Analysis & Synthesis report for avs_to_hram_converter
Thu Nov 30 15:30:08 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |avs_to_hram_converter|avs_to_hram_converter_CU:CU|present_state
 11. State Machine - |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4
 17. Parameter Settings for User Entity Instance: Top-level Entity: |avs_to_hram_converter
 18. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU
 19. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:addr_reg
 20. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:burstcnt_reg
 21. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:datain_reg
 22. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:conf_reg
 23. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|conf_builder:conf_builder_inst
 24. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_4to1:dq_mux
 25. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_4to1:address_mux
 26. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0
 27. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1
 28. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2
 29. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|mux_4to1:CA_mux
 30. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|tristate_buffer:dq_buffer
 31. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg
 32. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux
 33. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component
 34. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer
 35. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb
 36. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb
 37. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter
 38. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11
 39. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10
 40. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01
 41. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00
 42. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|mux_4to1:datamux
 43. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg
 44. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen
 45. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component
 46. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp
 47. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter
 48. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe
 49. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_2to1:readdatamux
 50. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe1
 51. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe2
 52. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe3
 53. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component
 54. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|comparator_Nbit:burst_cmp
 55. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp
 56. Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt
 57. Parameter Settings for Inferred Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0
 58. altpll Parameter Settings by Entity Instance
 59. altshift_taps Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff"
 61. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff"
 62. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff"
 63. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff"
 64. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:9:chain_tff"
 65. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff"
 66. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff"
 67. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:6:chain_tff"
 68. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff"
 69. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff"
 70. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:3:chain_tff"
 71. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff"
 72. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff"
 73. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff"
 74. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt"
 75. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|sr_flipflop:dpd_tracker"
 76. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|sr_flipflop:init_tracker"
 77. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:op_tracker"
 78. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:dpd_req_tracker"
 79. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:burst_tracker"
 80. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp"
 81. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen"
 82. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe3"
 83. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe2"
 84. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe1"
 85. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|mux_2to1:readdatamux"
 86. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe"
 87. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe"
 88. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:valid_pipe"
 89. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter"
 90. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen"
 91. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg"
 92. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00"
 93. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01"
 94. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10"
 95. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11"
 96. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff"
 97. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff"
 98. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb"
 99. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb"
100. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:rwds_tracker"
101. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer"
102. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component"
103. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:hCKen_pipe"
104. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg"
105. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|mux_4to1:CA_mux"
106. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2"
107. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1"
108. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0"
109. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|mux_4to1:address_mux"
110. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:conf_reg"
111. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:datain_reg"
112. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:burstcnt_reg"
113. Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:addr_reg"
114. Post-Synthesis Netlist Statistics for Top Partition
115. Elapsed Time Per Partition
116. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 30 15:30:08 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; avs_to_hram_converter                          ;
; Top-level Entity Name              ; avs_to_hram_converter                          ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 493                                            ;
;     Total combinational functions  ; 335                                            ;
;     Dedicated logic registers      ; 326                                            ;
; Total registers                    ; 326                                            ;
; Total pins                         ; 10                                             ;
; Total virtual pins                 ; 84                                             ;
; Total memory bits                  ; 33                                             ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                    ;
+------------------------------------------------------------------+-----------------------+-----------------------+
; Option                                                           ; Setting               ; Default Value         ;
+------------------------------------------------------------------+-----------------------+-----------------------+
; Device                                                           ; 10CL025YE144C8G       ;                       ;
; Top-level entity name                                            ; avs_to_hram_converter ; avs_to_hram_converter ;
; Family name                                                      ; Cyclone 10 LP         ; Cyclone V             ;
; Use smart compilation                                            ; Off                   ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                    ; On                    ;
; Enable compact report table                                      ; Off                   ; Off                   ;
; Restructure Multiplexers                                         ; Auto                  ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                   ; Off                   ;
; Preserve fewer node names                                        ; On                    ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                ; Enable                ;
; Verilog Version                                                  ; Verilog_2001          ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993             ; VHDL_1993             ;
; State Machine Processing                                         ; Auto                  ; Auto                  ;
; Safe State Machine                                               ; Off                   ; Off                   ;
; Extract Verilog State Machines                                   ; On                    ; On                    ;
; Extract VHDL State Machines                                      ; On                    ; On                    ;
; Ignore Verilog initial constructs                                ; Off                   ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000                  ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                   ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                    ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                    ; On                    ;
; Parallel Synthesis                                               ; On                    ; On                    ;
; DSP Block Balancing                                              ; Auto                  ; Auto                  ;
; NOT Gate Push-Back                                               ; On                    ; On                    ;
; Power-Up Don't Care                                              ; On                    ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                   ; Off                   ;
; Remove Duplicate Registers                                       ; On                    ; On                    ;
; Ignore CARRY Buffers                                             ; Off                   ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                   ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                   ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                   ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                   ; Off                   ;
; Ignore SOFT Buffers                                              ; On                    ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                   ; Off                   ;
; Optimization Technique                                           ; Balanced              ; Balanced              ;
; Carry Chain Length                                               ; 70                    ; 70                    ;
; Auto Carry Chains                                                ; On                    ; On                    ;
; Auto Open-Drain Pins                                             ; On                    ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                   ; Off                   ;
; Auto ROM Replacement                                             ; On                    ; On                    ;
; Auto RAM Replacement                                             ; On                    ; On                    ;
; Auto DSP Block Replacement                                       ; On                    ; On                    ;
; Auto Shift Register Replacement                                  ; Auto                  ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                  ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                    ; On                    ;
; Strict RAM Replacement                                           ; Off                   ; Off                   ;
; Allow Synchronous Control Signals                                ; On                    ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                   ; Off                   ;
; Auto RAM Block Balancing                                         ; On                    ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                   ; Off                   ;
; Auto Resource Sharing                                            ; Off                   ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                   ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                   ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                   ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                    ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                   ; Off                   ;
; Timing-Driven Synthesis                                          ; On                    ; On                    ;
; Report Parameter Settings                                        ; On                    ; On                    ;
; Report Source Assignments                                        ; On                    ; On                    ;
; Report Connectivity Checks                                       ; On                    ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                   ; Off                   ;
; Synchronization Register Chain Length                            ; 2                     ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation    ; Normal compilation    ;
; HDL message level                                                ; Level2                ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                   ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                  ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                  ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                   ; 100                   ;
; Clock MUX Protection                                             ; On                    ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                   ; Off                   ;
; Block Design Naming                                              ; Auto                  ; Auto                  ;
; SDC constraint protection                                        ; Off                   ; Off                   ;
; Synthesis Effort                                                 ; Auto                  ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                    ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                   ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium                ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto                  ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                    ; On                    ;
+------------------------------------------------------------------+-----------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                             ; Library   ;
+-----------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
; hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd                             ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd                             ; clkctrl   ;
; hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v       ; yes             ; User Verilog HDL File        ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v       ; clkctrl   ;
; hdl/clk_gater/clk_gater/synthesis/submodules/clk_gater_altclkctrl_0.v ; yes             ; User Verilog HDL File        ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis/submodules/clk_gater_altclkctrl_0.v ; clk_gater ;
; hdl/dll_90/dll_90.vhd                                                 ; yes             ; User Wizard-Generated File   ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd                                                 ;           ;
; hdl/counter_11bit_updown/counter_11bit_updown.vhd                     ; yes             ; User Wizard-Generated File   ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd                     ;           ;
; hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd                           ; yes             ; User Wizard-Generated File   ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd                           ;           ;
; hdl/tristate_buffer.vhd                                               ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd                                               ;           ;
; hdl/timer_14bit.vhd                                                   ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd                                                   ;           ;
; hdl/t_flipflop.vhd                                                    ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd                                                    ;           ;
; hdl/synchronizer_EU.vhd                                               ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd                                               ;           ;
; hdl/synchronizer_CU.vhd                                               ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd                                               ;           ;
; hdl/synchronizer.vhd                                                  ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd                                                  ;           ;
; hdl/sr_flipflop.vhd                                                   ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd                                                   ;           ;
; hdl/SDR_to_DDR_converter.vhd                                          ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd                                          ;           ;
; hdl/reg_negedge.vhd                                                   ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd                                                   ;           ;
; hdl/reg.vhd                                                           ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd                                                           ;           ;
; hdl/mux_4to1.vhd                                                      ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd                                                      ;           ;
; hdl/mux_2to1.vhd                                                      ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd                                                      ;           ;
; hdl/decoder_2bit.vhd                                                  ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd                                                  ;           ;
; hdl/DDR_to_SDR_converter.vhd                                          ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd                                          ;           ;
; hdl/d_flipflop.vhd                                                    ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd                                                    ;           ;
; hdl/counter_Nbit.vhd                                                  ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd                                                  ;           ;
; hdl/conf_builder.vhd                                                  ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd                                                  ;           ;
; hdl/comparator_Nbit.vhd                                               ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd                                               ;           ;
; hdl/CA_unpacker.vhd                                                   ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd                                                   ;           ;
; hdl/CA_builder.vhd                                                    ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd                                                    ;           ;
; hdl/avs_to_hram_converter_EU.vhd                                      ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd                                      ;           ;
; hdl/avs_to_hram_converter_CU.vhd                                      ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd                                      ;           ;
; hdl/avs_to_hram_converter.vhd                                         ; yes             ; User VHDL File               ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd                                         ;           ;
; altpll.tdf                                                            ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                           ;           ;
; aglobal221.inc                                                        ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                       ;           ;
; stratix_pll.inc                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                      ;           ;
; stratixii_pll.inc                                                     ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                    ;           ;
; cycloneii_pll.inc                                                     ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                    ;           ;
; db/dll_90_altpll.v                                                    ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/dll_90_altpll.v                                                    ;           ;
; lpm_counter.tdf                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                      ;           ;
; lpm_constant.inc                                                      ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                     ;           ;
; lpm_decode.inc                                                        ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                       ;           ;
; lpm_add_sub.inc                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                      ;           ;
; cmpconst.inc                                                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                         ;           ;
; lpm_compare.inc                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                      ;           ;
; lpm_counter.inc                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                      ;           ;
; dffeea.inc                                                            ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                           ;           ;
; alt_counter_stratix.inc                                               ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                              ;           ;
; db/cntr_7lh.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_7lh.tdf                                                       ;           ;
; lpm_add_sub.tdf                                                       ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                      ;           ;
; addcore.inc                                                           ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/addcore.inc                                                                          ;           ;
; look_add.inc                                                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/look_add.inc                                                                         ;           ;
; bypassff.inc                                                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                         ;           ;
; altshift.inc                                                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                         ;           ;
; alt_stratix_add_sub.inc                                               ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                              ;           ;
; db/add_sub_89k.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_89k.tdf                                                    ;           ;
; altshift_taps.tdf                                                     ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altshift_taps.tdf                                                                    ;           ;
; altdpram.inc                                                          ; yes             ; Megafunction                 ; /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                         ;           ;
; db/shift_taps_06m.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shift_taps_06m.tdf                                                 ;           ;
; db/altsyncram_ik31.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/altsyncram_ik31.tdf                                                ;           ;
; db/add_sub_r3e.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_r3e.tdf                                                    ;           ;
; db/cntr_vof.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_vof.tdf                                                       ;           ;
; db/cmpr_hgc.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cmpr_hgc.tdf                                                       ;           ;
+-----------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 493       ;
;                                             ;           ;
; Total combinational functions               ; 335       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 195       ;
;     -- 3 input functions                    ; 57        ;
;     -- <=2 input functions                  ; 83        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 302       ;
;     -- arithmetic mode                      ; 33        ;
;                                             ;           ;
; Total registers                             ; 326       ;
;     -- Dedicated logic registers            ; 326       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; Virtual pins                                ; 84        ;
; I/O pins                                    ; 10        ;
; Total memory bits                           ; 33        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 252       ;
; Total fan-out                               ; 2210      ;
; Average fan-out                             ; 2.81      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                  ; Entity Name              ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |avs_to_hram_converter                                                    ; 335 (1)             ; 326 (0)                   ; 33          ; 0            ; 0       ; 0         ; 10   ; 84           ; |avs_to_hram_converter                                                                                                                                                                               ; avs_to_hram_converter    ; work         ;
;    |avs_to_hram_converter_CU:CU|                                          ; 68 (68)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_CU:CU                                                                                                                                                   ; avs_to_hram_converter_CU ; work         ;
;    |avs_to_hram_converter_EU:EU|                                          ; 266 (13)            ; 283 (0)                   ; 33          ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU                                                                                                                                                   ; avs_to_hram_converter_EU ; work         ;
;       |CA_unpacker:CA_unpacker_inst|                                      ; 1 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst                                                                                                                      ; CA_unpacker              ; work         ;
;          |reg:CA0|                                                        ; 1 (1)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0                                                                                                              ; reg                      ; work         ;
;          |reg:CA1|                                                        ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1                                                                                                              ; reg                      ; work         ;
;          |reg:CA2|                                                        ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2                                                                                                              ; reg                      ; work         ;
;       |DDR_to_SDR_converter:readdata_converter|                           ; 0 (0)               ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter                                                                                                           ; DDR_to_SDR_converter     ; work         ;
;          |reg:msb|                                                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb                                                                                                   ; reg                      ; work         ;
;          |reg_negedge:lsb|                                                ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb                                                                                           ; reg_negedge              ; work         ;
;       |SDR_to_DDR_converter:writedata_converter|                          ; 12 (0)              ; 16 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter                                                                                                          ; SDR_to_DDR_converter     ; work         ;
;          |mux_2to1:outmux|                                                ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux                                                                                          ; mux_2to1                 ; work         ;
;          |reg:input_reg|                                                  ; 4 (4)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg                                                                                            ; reg                      ; work         ;
;       |adder_22bit_1pipe:addressgen|                                      ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen                                                                                                                      ; adder_22bit_1pipe        ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                              ; 22 (0)              ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component                                                                                    ; lpm_add_sub              ; work         ;
;             |add_sub_89k:auto_generated|                                  ; 22 (22)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89k:auto_generated                                                         ; add_sub_89k              ; work         ;
;       |clkctrl:clk_gater_inst|                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst                                                                                                                            ; clkctrl                  ; clkctrl      ;
;          |clkctrl_altclkctrl_0:altclkctrl_0|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0                                                                                          ; clkctrl_altclkctrl_0     ; clkctrl      ;
;             |clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component                              ; clkctrl_altclkctrl_0_sub ; clkctrl      ;
;       |comparator_Nbit:burst_cmp|                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|comparator_Nbit:burst_cmp                                                                                                                         ; comparator_Nbit          ; work         ;
;       |comparator_Nbit:fakeburst_cmp|                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp                                                                                                                     ; comparator_Nbit          ; work         ;
;       |d_flipflop:burst_tracker|                                          ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:burst_tracker                                                                                                                          ; d_flipflop               ; work         ;
;       |d_flipflop:dpd_req_tracker|                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:dpd_req_tracker                                                                                                                        ; d_flipflop               ; work         ;
;       |d_flipflop:hCKen_pipe|                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:hCKen_pipe                                                                                                                             ; d_flipflop               ; work         ;
;       |d_flipflop:op_tracker|                                             ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:op_tracker                                                                                                                             ; d_flipflop               ; work         ;
;       |d_flipflop:rwds_tracker|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|d_flipflop:rwds_tracker                                                                                                                           ; d_flipflop               ; work         ;
;       |dll_90:clk_shifter|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter                                                                                                                                ; dll_90                   ; work         ;
;          |altpll:altpll_component|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component                                                                                                        ; altpll                   ; work         ;
;             |dll_90_altpll:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated                                                                           ; dll_90_altpll            ; work         ;
;       |mux_2to1:readdatamux|                                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_2to1:readdatamux                                                                                                                              ; mux_2to1                 ; work         ;
;       |mux_4to1:address_mux|                                              ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_4to1:address_mux                                                                                                                              ; mux_4to1                 ; work         ;
;       |mux_4to1:dq_mux|                                                   ; 37 (37)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|mux_4to1:dq_mux                                                                                                                                   ; mux_4to1                 ; work         ;
;       |reg:addr_reg|                                                      ; 0 (0)               ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:addr_reg                                                                                                                                      ; reg                      ; work         ;
;       |reg:burstcnt_reg|                                                  ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:burstcnt_reg                                                                                                                                  ; reg                      ; work         ;
;       |reg:cntpipe1|                                                      ; 7 (0)               ; 4 (0)                     ; 33          ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1                                                                                                                                      ; reg                      ; work         ;
;          |altshift_taps:dout_rtl_0|                                       ; 7 (0)               ; 4 (0)                     ; 33          ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0                                                                                                             ; altshift_taps            ; work         ;
;             |shift_taps_06m:auto_generated|                               ; 7 (2)               ; 4 (2)                     ; 33          ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated                                                                               ; shift_taps_06m           ; work         ;
;                |altsyncram_ik31:altsyncram4|                              ; 0 (0)               ; 0 (0)                     ; 33          ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4                                                   ; altsyncram_ik31          ; work         ;
;                |cntr_vof:cntr1|                                           ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1                                                                ; cntr_vof                 ; work         ;
;       |reg:datain_reg|                                                    ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|reg:datain_reg                                                                                                                                    ; reg                      ; work         ;
;       |sr_flipflop:dpd_tracker|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|sr_flipflop:dpd_tracker                                                                                                                           ; sr_flipflop              ; work         ;
;       |sr_flipflop:init_tracker|                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|sr_flipflop:init_tracker                                                                                                                          ; sr_flipflop              ; work         ;
;       |synchronizer:synchronizer_inst|                                    ; 87 (0)              ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst                                                                                                                    ; synchronizer             ; work         ;
;          |synchronizer_CU:CU|                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU                                                                                                 ; synchronizer_CU          ; work         ;
;          |synchronizer_EU:EU|                                             ; 80 (3)              ; 125 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU                                                                                                 ; synchronizer_EU          ; work         ;
;             |comparator_Nbit:burstlen_cmp|                                ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp                                                                    ; comparator_Nbit          ; work         ;
;             |counter_11bit_updown:burstlen_counter|                       ; 13 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter                                                           ; counter_11bit_updown     ; work         ;
;                |lpm_counter:LPM_COUNTER_component|                        ; 13 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component                         ; lpm_counter              ; work         ;
;                   |cntr_7lh:auto_generated|                               ; 13 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated ; cntr_7lh                 ; work         ;
;             |counter_Nbit:code_counter|                                   ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter                                                                       ; counter_Nbit             ; work         ;
;                |t_flipflop:\g1:1:chain_tff|                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff                                            ; t_flipflop               ; work         ;
;                |t_flipflop:entry_tff|                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff                                                  ; t_flipflop               ; work         ;
;             |counter_Nbit:data_counter|                                   ; 3 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter                                                                       ; counter_Nbit             ; work         ;
;                |t_flipflop:\g1:1:chain_tff|                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff                                            ; t_flipflop               ; work         ;
;                |t_flipflop:entry_tff|                                     ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff                                                  ; t_flipflop               ; work         ;
;             |d_flipflop:busy_pipe|                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe                                                                            ; d_flipflop               ; work         ;
;             |d_flipflop:valid_pipe|                                       ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:valid_pipe                                                                           ; d_flipflop               ; work         ;
;             |decoder_2bit:dec|                                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec                                                                                ; decoder_2bit             ; work         ;
;             |mux_4to1:datamux|                                            ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|mux_4to1:datamux                                                                                ; mux_4to1                 ; work         ;
;             |reg:burstlen|                                                ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen                                                                                    ; reg                      ; work         ;
;             |reg:din00|                                                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00                                                                                       ; reg                      ; work         ;
;             |reg:din01|                                                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01                                                                                       ; reg                      ; work         ;
;             |reg:din10|                                                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10                                                                                       ; reg                      ; work         ;
;             |reg:din11|                                                   ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11                                                                                       ; reg                      ; work         ;
;             |reg:outpipe|                                                 ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe                                                                                     ; reg                      ; work         ;
;             |reg:outreg|                                                  ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg                                                                                      ; reg                      ; work         ;
;             |sr_flipflop:synchronizer|                                    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer                                                                        ; sr_flipflop              ; work         ;
;       |timer_14bit:deadline_timer|                                        ; 35 (12)             ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer                                                                                                                        ; timer_14bit              ; work         ;
;          |counter_Nbit:cnt|                                               ; 23 (7)              ; 14 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt                                                                                                       ; counter_Nbit             ; work         ;
;             |t_flipflop:\g1:10:chain_tff|                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff                                                                           ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:11:chain_tff|                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff                                                                           ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:12:chain_tff|                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff                                                                           ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:13:chain_tff|                                 ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff                                                                           ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:1:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:2:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:3:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:3:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:4:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:5:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:6:chain_tff|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:6:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:7:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:8:chain_tff|                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:\g1:9:chain_tff|                                  ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:9:chain_tff                                                                            ; t_flipflop               ; work         ;
;             |t_flipflop:entry_tff|                                        ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff                                                                                  ; t_flipflop               ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 11           ; 3            ; 11           ; 33   ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                            ; IP Include File                                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 22.1    ; N/A          ; N/A          ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen                                                            ; hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd       ;
; N/A    ; altclkctrl   ; 22.1    ; N/A          ; N/A          ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst                                                                  ; hdl/clkctrl/clkctrl.qsys                          ;
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|dll_90:clk_shifter                                                                      ; hdl/dll_90/dll_90.vhd                             ;
; Altera ; LPM_COUNTER  ; 22.1    ; N/A          ; N/A          ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter ; hdl/counter_11bit_updown/counter_11bit_updown.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |avs_to_hram_converter|avs_to_hram_converter_CU:CU|present_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------+--------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+-------------------------------+-------------------------+------------------------+-----------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------+---------------------------+---------------------------+----------------------+--------------------+--------------------+--------------------+-----------------------------+----------------------------+-----------------------------+---------------------------+------------------------------+------------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+
; Name                            ; present_state.restore_burst ; present_state.idle_burst ; present_state.stop_burst_2 ; present_state.stop_burst_1 ; present_state.writeburst_last ; present_state.writeburst ; present_state.writeburst_prep ; present_state.write_end ; present_state.writemem ; present_state.writemem_wait ; present_state.synch_restoring_2 ; present_state.synch_restoring_1 ; present_state.read_end_2 ; present_state.read_end_1 ; present_state.read_wait_2 ; present_state.read_wait_1 ; present_state.CA_end ; present_state.CA_2 ; present_state.CA_1 ; present_state.CA_0 ; present_state.writemem_prep ; present_state.readmem_prep ; present_state.read_virtconf ; present_state.wait_dpd_in ; present_state.writeconf0_end ; present_state.writeconf1_end ; present_state.writeconf1 ; present_state.writeconf0 ; present_state.writeconf_CA2 ; present_state.writeconf_CA1 ; present_state.writeconf_CA0 ; present_state.writeconf1_prep ; present_state.writeconf0_prep ; present_state.write_virtconf ; present_state.wait_dpd_out ; present_state.dummycmd_end ; present_state.dummycmd_last ; present_state.dummycmd ; present_state.idle ; present_state.reset_exit ; present_state.reset_exit_begin ; present_state.reset_wait ; present_state.reset ;
+---------------------------------+-----------------------------+--------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+-------------------------------+-------------------------+------------------------+-----------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------+---------------------------+---------------------------+----------------------+--------------------+--------------------+--------------------+-----------------------------+----------------------------+-----------------------------+---------------------------+------------------------------+------------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+
; present_state.reset             ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 0                   ;
; present_state.reset_wait        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 1                        ; 1                   ;
; present_state.reset_exit_begin  ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 1                              ; 0                        ; 1                   ;
; present_state.reset_exit        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 1                        ; 0                              ; 0                        ; 1                   ;
; present_state.idle              ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 1                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.dummycmd          ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 1                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.dummycmd_last     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 1                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.dummycmd_end      ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 1                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.wait_dpd_out      ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 1                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.write_virtconf    ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 1                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf0_prep   ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 1                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf1_prep   ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 1                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf_CA0     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 1                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf_CA1     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 1                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf_CA2     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 1                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf0        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 1                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf1        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 1                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf1_end    ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 1                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeconf0_end    ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 1                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.wait_dpd_in       ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 1                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_virtconf     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 1                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.readmem_prep      ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 1                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_prep     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 1                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_0              ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 1                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_1              ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 1                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_2              ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 1                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.CA_end            ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 1                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_wait_1       ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 1                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_wait_2       ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 1                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_end_1        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 1                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.read_end_2        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 1                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.synch_restoring_1 ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 1                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.synch_restoring_2 ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 1                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem_wait     ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 1                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writemem          ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 1                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.write_end         ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 1                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeburst_prep   ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 1                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeburst        ; 0                           ; 0                        ; 0                          ; 0                          ; 0                             ; 1                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.writeburst_last   ; 0                           ; 0                        ; 0                          ; 0                          ; 1                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.stop_burst_1      ; 0                           ; 0                        ; 0                          ; 1                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.stop_burst_2      ; 0                           ; 0                        ; 1                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.idle_burst        ; 0                           ; 1                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
; present_state.restore_burst     ; 1                           ; 0                        ; 0                          ; 0                          ; 0                             ; 0                        ; 0                             ; 0                       ; 0                      ; 0                           ; 0                               ; 0                               ; 0                        ; 0                        ; 0                         ; 0                         ; 0                    ; 0                  ; 0                  ; 0                  ; 0                           ; 0                          ; 0                           ; 0                         ; 0                            ; 0                            ; 0                        ; 0                        ; 0                           ; 0                           ; 0                           ; 0                             ; 0                             ; 0                            ; 0                          ; 0                          ; 0                           ; 0                      ; 0                  ; 0                        ; 0                              ; 0                        ; 1                   ;
+---------------------------------+-----------------------------+--------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+-------------------------------+-------------------------+------------------------+-----------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------+---------------------------+---------------------------+----------------------+--------------------+--------------------+--------------------+-----------------------------+----------------------------+-----------------------------+---------------------------+------------------------------+------------------------------+--------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-------------------------------+-------------------------------+------------------------------+----------------------------+----------------------------+-----------------------------+------------------------+--------------------+--------------------------+--------------------------------+--------------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state                                                        ;
+------------------------------+--------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+
; Name                         ; present_state.idle_clear ; present_state.reception ; present_state.reception_init ; present_state.idle_disabled ; present_state.idle ; present_state.reset ;
+------------------------------+--------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+
; present_state.reset          ; 0                        ; 0                       ; 0                            ; 0                           ; 0                  ; 0                   ;
; present_state.idle           ; 0                        ; 0                       ; 0                            ; 0                           ; 1                  ; 1                   ;
; present_state.idle_disabled  ; 0                        ; 0                       ; 0                            ; 1                           ; 0                  ; 1                   ;
; present_state.reception_init ; 0                        ; 0                       ; 1                            ; 0                           ; 0                  ; 1                   ;
; present_state.reception      ; 0                        ; 1                       ; 0                            ; 0                           ; 0                  ; 1                   ;
; present_state.idle_clear     ; 1                        ; 0                       ; 0                            ; 0                           ; 0                  ; 1                   ;
+------------------------------+--------------------------+-------------------------+------------------------------+-----------------------------+--------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                    ;
+------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                ; Reason for Removal                     ;
+------------------------------------------------------------------------------+----------------------------------------+
; avs_to_hram_converter_EU:EU|reg:conf_reg|dout[0,1]                           ; Stuck at GND due to stuck port data_in ;
; avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2|dout[3..15] ; Stuck at GND due to stuck port data_in ;
; avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0|dout[3..13] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 26                                       ;                                        ;
+------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 326   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 248   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                            ;
+------------------------------------------------------+-----------------------------------------------------+------------+
; Register Name                                        ; Megafunction                                        ; Type       ;
+------------------------------------------------------+-----------------------------------------------------+------------+
; avs_to_hram_converter_EU:EU|reg:cntpipe3|dout[0..10] ; avs_to_hram_converter_EU:EU|reg:cntpipe1|dout_rtl_0 ; SHIFT_TAPS ;
; avs_to_hram_converter_EU:EU|reg:cntpipe2|dout[0..10] ; avs_to_hram_converter_EU:EU|reg:cntpipe1|dout_rtl_0 ; SHIFT_TAPS ;
; avs_to_hram_converter_EU:EU|reg:cntpipe1|dout[0..10] ; avs_to_hram_converter_EU:EU|reg:cntpipe1|dout_rtl_0 ; SHIFT_TAPS ;
+------------------------------------------------------+-----------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1|dout[15]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe|dout ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[3]              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[14]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |avs_to_hram_converter|avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |avs_to_hram_converter|avs_to_hram_converter_CU:CU|next_state.writeburst_last                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |avs_to_hram_converter|avs_to_hram_converter_CU:CU|next_state.readmem_prep                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |avs_to_hram_converter|avs_to_hram_converter_CU:CU|next_state.writeburst_prep                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |avs_to_hram_converter ;
+------------------------------+-------+------------------------------------------------+
; Parameter Name               ; Value ; Type                                           ;
+------------------------------+-------+------------------------------------------------+
; hybrid_burst_enable          ; '1'   ; Enumerated                                     ;
; burst_lenght                 ; 11    ; Unsigned Binary                                ;
; initial_latency              ; 0001  ; Unsigned Binary                                ;
; drive_strength               ; 000   ; Unsigned Binary                                ;
; distributed_refresh_interval ; 10    ; Unsigned Binary                                ;
+------------------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU ;
+------------------------------+-------+-----------------------------------+
; Parameter Name               ; Value ; Type                              ;
+------------------------------+-------+-----------------------------------+
; hybrid_burst_enable          ; '1'   ; Enumerated                        ;
; burst_lenght                 ; 11    ; Unsigned Binary                   ;
; initial_latency              ; 0001  ; Unsigned Binary                   ;
; drive_strength               ; 000   ; Unsigned Binary                   ;
; distributed_refresh_interval ; 10    ; Unsigned Binary                   ;
+------------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:addr_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:burstcnt_reg ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:datain_reg ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:conf_reg ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|conf_builder:conf_builder_inst ;
+------------------------------+-------+------------------------------------------------------------------+
; Parameter Name               ; Value ; Type                                                             ;
+------------------------------+-------+------------------------------------------------------------------+
; hybrid_burst_enable          ; '1'   ; Enumerated                                                       ;
; burst_lenght                 ; 11    ; Unsigned Binary                                                  ;
; initial_latency              ; 0001  ; Unsigned Binary                                                  ;
; drive_strength               ; 000   ; Unsigned Binary                                                  ;
; distributed_refresh_interval ; 10    ; Unsigned Binary                                                  ;
+------------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_4to1:dq_mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_4to1:address_mux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|mux_4to1:CA_mux ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|tristate_buffer:dq_buffer ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component ;
+-------------------------------+--------------------------+----------------------------------------------------------+
; Parameter Name                ; Value                    ; Type                                                     ;
+-------------------------------+--------------------------+----------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                                                  ;
; PLL_TYPE                      ; AUTO                     ; Untyped                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dll_90 ; Untyped                                                  ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                                                  ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                                                  ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 10000                    ; Signed Integer                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                                                  ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                                                  ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                                                  ;
; LOCK_HIGH                     ; 1                        ; Untyped                                                  ;
; LOCK_LOW                      ; 1                        ; Untyped                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                                                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                                                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                                                  ;
; SKIP_VCO                      ; OFF                      ; Untyped                                                  ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                                                  ;
; BANDWIDTH                     ; 0                        ; Untyped                                                  ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                                                  ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                                                  ;
; DOWN_SPREAD                   ; 0                        ; Untyped                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                                                  ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                                                  ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                                                  ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                                                  ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                                                  ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                                                  ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                                                  ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                                                  ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                                                  ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                                                  ;
; CLK0_MULTIPLY_BY              ; 1                        ; Signed Integer                                           ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                                                  ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                                                  ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                                                  ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                                                  ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                                                  ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                                                  ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                                                  ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                                                  ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                                                  ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer                                           ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                                                  ;
; CLK0_PHASE_SHIFT              ; 2500                     ; Untyped                                                  ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                                                  ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                                                  ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                                                  ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                                                  ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                                                  ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                                                  ;
; DPA_DIVIDER                   ; 0                        ; Untyped                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                                                  ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                                                  ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                                                  ;
; VCO_MIN                       ; 0                        ; Untyped                                                  ;
; VCO_MAX                       ; 0                        ; Untyped                                                  ;
; VCO_CENTER                    ; 0                        ; Untyped                                                  ;
; PFD_MIN                       ; 0                        ; Untyped                                                  ;
; PFD_MAX                       ; 0                        ; Untyped                                                  ;
; M_INITIAL                     ; 0                        ; Untyped                                                  ;
; M                             ; 0                        ; Untyped                                                  ;
; N                             ; 1                        ; Untyped                                                  ;
; M2                            ; 1                        ; Untyped                                                  ;
; N2                            ; 1                        ; Untyped                                                  ;
; SS                            ; 1                        ; Untyped                                                  ;
; C0_HIGH                       ; 0                        ; Untyped                                                  ;
; C1_HIGH                       ; 0                        ; Untyped                                                  ;
; C2_HIGH                       ; 0                        ; Untyped                                                  ;
; C3_HIGH                       ; 0                        ; Untyped                                                  ;
; C4_HIGH                       ; 0                        ; Untyped                                                  ;
; C5_HIGH                       ; 0                        ; Untyped                                                  ;
; C6_HIGH                       ; 0                        ; Untyped                                                  ;
; C7_HIGH                       ; 0                        ; Untyped                                                  ;
; C8_HIGH                       ; 0                        ; Untyped                                                  ;
; C9_HIGH                       ; 0                        ; Untyped                                                  ;
; C0_LOW                        ; 0                        ; Untyped                                                  ;
; C1_LOW                        ; 0                        ; Untyped                                                  ;
; C2_LOW                        ; 0                        ; Untyped                                                  ;
; C3_LOW                        ; 0                        ; Untyped                                                  ;
; C4_LOW                        ; 0                        ; Untyped                                                  ;
; C5_LOW                        ; 0                        ; Untyped                                                  ;
; C6_LOW                        ; 0                        ; Untyped                                                  ;
; C7_LOW                        ; 0                        ; Untyped                                                  ;
; C8_LOW                        ; 0                        ; Untyped                                                  ;
; C9_LOW                        ; 0                        ; Untyped                                                  ;
; C0_INITIAL                    ; 0                        ; Untyped                                                  ;
; C1_INITIAL                    ; 0                        ; Untyped                                                  ;
; C2_INITIAL                    ; 0                        ; Untyped                                                  ;
; C3_INITIAL                    ; 0                        ; Untyped                                                  ;
; C4_INITIAL                    ; 0                        ; Untyped                                                  ;
; C5_INITIAL                    ; 0                        ; Untyped                                                  ;
; C6_INITIAL                    ; 0                        ; Untyped                                                  ;
; C7_INITIAL                    ; 0                        ; Untyped                                                  ;
; C8_INITIAL                    ; 0                        ; Untyped                                                  ;
; C9_INITIAL                    ; 0                        ; Untyped                                                  ;
; C0_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C1_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C2_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C3_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C4_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C5_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C6_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C7_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C8_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C9_MODE                       ; BYPASS                   ; Untyped                                                  ;
; C0_PH                         ; 0                        ; Untyped                                                  ;
; C1_PH                         ; 0                        ; Untyped                                                  ;
; C2_PH                         ; 0                        ; Untyped                                                  ;
; C3_PH                         ; 0                        ; Untyped                                                  ;
; C4_PH                         ; 0                        ; Untyped                                                  ;
; C5_PH                         ; 0                        ; Untyped                                                  ;
; C6_PH                         ; 0                        ; Untyped                                                  ;
; C7_PH                         ; 0                        ; Untyped                                                  ;
; C8_PH                         ; 0                        ; Untyped                                                  ;
; C9_PH                         ; 0                        ; Untyped                                                  ;
; L0_HIGH                       ; 1                        ; Untyped                                                  ;
; L1_HIGH                       ; 1                        ; Untyped                                                  ;
; G0_HIGH                       ; 1                        ; Untyped                                                  ;
; G1_HIGH                       ; 1                        ; Untyped                                                  ;
; G2_HIGH                       ; 1                        ; Untyped                                                  ;
; G3_HIGH                       ; 1                        ; Untyped                                                  ;
; E0_HIGH                       ; 1                        ; Untyped                                                  ;
; E1_HIGH                       ; 1                        ; Untyped                                                  ;
; E2_HIGH                       ; 1                        ; Untyped                                                  ;
; E3_HIGH                       ; 1                        ; Untyped                                                  ;
; L0_LOW                        ; 1                        ; Untyped                                                  ;
; L1_LOW                        ; 1                        ; Untyped                                                  ;
; G0_LOW                        ; 1                        ; Untyped                                                  ;
; G1_LOW                        ; 1                        ; Untyped                                                  ;
; G2_LOW                        ; 1                        ; Untyped                                                  ;
; G3_LOW                        ; 1                        ; Untyped                                                  ;
; E0_LOW                        ; 1                        ; Untyped                                                  ;
; E1_LOW                        ; 1                        ; Untyped                                                  ;
; E2_LOW                        ; 1                        ; Untyped                                                  ;
; E3_LOW                        ; 1                        ; Untyped                                                  ;
; L0_INITIAL                    ; 1                        ; Untyped                                                  ;
; L1_INITIAL                    ; 1                        ; Untyped                                                  ;
; G0_INITIAL                    ; 1                        ; Untyped                                                  ;
; G1_INITIAL                    ; 1                        ; Untyped                                                  ;
; G2_INITIAL                    ; 1                        ; Untyped                                                  ;
; G3_INITIAL                    ; 1                        ; Untyped                                                  ;
; E0_INITIAL                    ; 1                        ; Untyped                                                  ;
; E1_INITIAL                    ; 1                        ; Untyped                                                  ;
; E2_INITIAL                    ; 1                        ; Untyped                                                  ;
; E3_INITIAL                    ; 1                        ; Untyped                                                  ;
; L0_MODE                       ; BYPASS                   ; Untyped                                                  ;
; L1_MODE                       ; BYPASS                   ; Untyped                                                  ;
; G0_MODE                       ; BYPASS                   ; Untyped                                                  ;
; G1_MODE                       ; BYPASS                   ; Untyped                                                  ;
; G2_MODE                       ; BYPASS                   ; Untyped                                                  ;
; G3_MODE                       ; BYPASS                   ; Untyped                                                  ;
; E0_MODE                       ; BYPASS                   ; Untyped                                                  ;
; E1_MODE                       ; BYPASS                   ; Untyped                                                  ;
; E2_MODE                       ; BYPASS                   ; Untyped                                                  ;
; E3_MODE                       ; BYPASS                   ; Untyped                                                  ;
; L0_PH                         ; 0                        ; Untyped                                                  ;
; L1_PH                         ; 0                        ; Untyped                                                  ;
; G0_PH                         ; 0                        ; Untyped                                                  ;
; G1_PH                         ; 0                        ; Untyped                                                  ;
; G2_PH                         ; 0                        ; Untyped                                                  ;
; G3_PH                         ; 0                        ; Untyped                                                  ;
; E0_PH                         ; 0                        ; Untyped                                                  ;
; E1_PH                         ; 0                        ; Untyped                                                  ;
; E2_PH                         ; 0                        ; Untyped                                                  ;
; E3_PH                         ; 0                        ; Untyped                                                  ;
; M_PH                          ; 0                        ; Untyped                                                  ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                                                  ;
; CLK0_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK1_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK2_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK3_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK4_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK5_COUNTER                  ; G0                       ; Untyped                                                  ;
; CLK6_COUNTER                  ; E0                       ; Untyped                                                  ;
; CLK7_COUNTER                  ; E1                       ; Untyped                                                  ;
; CLK8_COUNTER                  ; E2                       ; Untyped                                                  ;
; CLK9_COUNTER                  ; E3                       ; Untyped                                                  ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                                                  ;
; M_TIME_DELAY                  ; 0                        ; Untyped                                                  ;
; N_TIME_DELAY                  ; 0                        ; Untyped                                                  ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                                                  ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                                                  ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                                                  ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                                                  ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                                                  ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                                                  ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                                                  ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                                                  ;
; VCO_POST_SCALE                ; 0                        ; Untyped                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP            ; Untyped                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                                                  ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                                                  ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_LOCKED                   ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                                                  ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                                                  ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                                                  ;
; CBXI_PARAMETER                ; dll_90_altpll            ; Untyped                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                                                  ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer                                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                                                  ;
; DEVICE_FAMILY                 ; Cyclone 10 LP            ; Untyped                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                                                  ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE                                           ;
+-------------------------------+--------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; n              ; 1     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|mux_4to1:datamux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                      ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                            ;
; LPM_WIDTH              ; 11            ; Signed Integer                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                   ;
; LPM_MODULUS            ; 0             ; Untyped                                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                                                                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_USED     ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                        ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                        ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                   ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                   ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER         ; cntr_7lh      ; Untyped                                                                                                                                                   ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; n              ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|mux_2to1:readdatamux ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe1 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe2 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe3 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                           ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 22            ; Signed Integer                                                                                 ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                        ;
; LPM_DIRECTION          ; ADD           ; Untyped                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                        ;
; LPM_PIPELINE           ; 1             ; Signed Integer                                                                                 ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                        ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                        ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                        ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                             ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                                                                        ;
; USE_WYS                ; OFF           ; Untyped                                                                                        ;
; STYLE                  ; FAST          ; Untyped                                                                                        ;
; CBXI_PARAMETER         ; add_sub_89k   ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                 ;
+------------------------+---------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|comparator_Nbit:burst_cmp ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 11    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; n              ; 14    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                          ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                          ;
; WIDTH          ; 11             ; Untyped                                                                          ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                          ;
; CBXI_PARAMETER ; shift_taps_06m ; Untyped                                                                          ;
+----------------+----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                            ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                 ;
;     -- TAP_DISTANCE        ; 3                                                                 ;
;     -- WIDTH               ; 11                                                                ;
+----------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:9:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:6:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:3:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt" ;
+---------+-------+----------+------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                ;
+---------+-------+----------+------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                           ;
+---------+-------+----------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|sr_flipflop:dpd_tracker" ;
+-------+-------+----------+------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                              ;
+-------+-------+----------+------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                         ;
+-------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|sr_flipflop:init_tracker" ;
+-------+-------+----------+-------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                               ;
+-------+-------+----------+-------------------------------------------------------+
; rst_n ; Input ; Info     ; Stuck at VCC                                          ;
+-------+-------+----------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:op_tracker" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                     ;
; reset_n ; Input ; Info     ; Stuck at VCC                                     ;
+---------+-------+----------+--------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:dpd_req_tracker" ;
+---------+-------+----------+-------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                               ;
+---------+-------+----------+-------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                          ;
+---------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:burst_tracker" ;
+---------+-------+----------+-----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                             ;
+---------+-------+----------+-----------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                        ;
; reset_n ; Input ; Info     ; Stuck at VCC                                        ;
+---------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|comparator_Nbit:fakeburst_cmp" ;
+--------------+-------+----------+-----------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                             ;
+--------------+-------+----------+-----------------------------------------------------+
; din_1[10..1] ; Input ; Info     ; Stuck at GND                                        ;
; din_1[0]     ; Input ; Info     ; Stuck at VCC                                        ;
+--------------+-------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen" ;
+---------------+-------+----------+---------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                           ;
+---------------+-------+----------+---------------------------------------------------+
; dataa[21..11] ; Input ; Info     ; Stuck at GND                                      ;
+---------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe3" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                            ;
; clear_n ; Input ; Info     ; Stuck at VCC                            ;
; reset_n ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe2" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                            ;
; clear_n ; Input ; Info     ; Stuck at VCC                            ;
; reset_n ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:cntpipe1" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                            ;
; clear_n ; Input ; Info     ; Stuck at VCC                            ;
; reset_n ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|mux_2to1:readdatamux" ;
+--------------+-------+----------+--------------------------------------------+
; Port         ; Type  ; Severity ; Details                                    ;
+--------------+-------+----------+--------------------------------------------+
; din_1[15..2] ; Input ; Info     ; Stuck at GND                               ;
+--------------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outpipe" ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:busy_pipe" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|d_flipflop:valid_pipe" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                              ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                            ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                           ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                           ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                           ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11" ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                           ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                      ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb" ;
+---------+-------+----------+----------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                               ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                               ;
+---------+-------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb" ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                       ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:rwds_tracker" ;
+---------+-------+----------+----------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                            ;
+---------+-------+----------+----------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                       ;
; reset_n ; Input ; Info     ; Stuck at VCC                                       ;
+---------+-------+----------+----------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at GND                                              ;
+------+-------+----------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                     ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; inclk[3..1] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+-------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|d_flipflop:hCKen_pipe" ;
+---------+-------+----------+--------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                          ;
+---------+-------+----------+--------------------------------------------------+
; enable  ; Input ; Info     ; Stuck at VCC                                     ;
; reset_n ; Input ; Info     ; Stuck at VCC                                     ;
+---------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg" ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                                      ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|mux_4to1:CA_mux" ;
+--------+-------+----------+--------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                  ;
+--------+-------+----------+--------------------------------------------------------------------------+
; din_11 ; Input ; Info     ; Stuck at GND                                                             ;
+--------+-------+----------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA2" ;
+---------+-------+----------+-----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                         ;
+---------+-------+----------+-----------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                    ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                    ;
+---------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA1" ;
+---------+-------+----------+-----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                         ;
+---------+-------+----------+-----------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                    ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                    ;
+---------+-------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst|reg:CA0" ;
+---------+-------+----------+-----------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                         ;
+---------+-------+----------+-----------------------------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                                    ;
; reset_n ; Input ; Info     ; Stuck at VCC                                                    ;
+---------+-------+----------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|mux_4to1:address_mux" ;
+----------------+-------+----------+------------------------------------------+
; Port           ; Type  ; Severity ; Details                                  ;
+----------------+-------+----------+------------------------------------------+
; din_01[31..12] ; Input ; Info     ; Stuck at GND                             ;
; din_01[10..0]  ; Input ; Info     ; Stuck at GND                             ;
; din_01[11]     ; Input ; Info     ; Stuck at VCC                             ;
; din_10[31..12] ; Input ; Info     ; Stuck at GND                             ;
; din_10[10..1]  ; Input ; Info     ; Stuck at GND                             ;
; din_10[11]     ; Input ; Info     ; Stuck at VCC                             ;
; din_10[0]      ; Input ; Info     ; Stuck at VCC                             ;
; din_11[31..22] ; Input ; Info     ; Stuck at GND                             ;
+----------------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:conf_reg" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:datain_reg" ;
+---------+-------+----------+-------------------------------------------+
; Port    ; Type  ; Severity ; Details                                   ;
+---------+-------+----------+-------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                              ;
; reset_n ; Input ; Info     ; Stuck at VCC                              ;
+---------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:burstcnt_reg" ;
+---------+-------+----------+---------------------------------------------+
; Port    ; Type  ; Severity ; Details                                     ;
+---------+-------+----------+---------------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                                ;
; reset_n ; Input ; Info     ; Stuck at VCC                                ;
+---------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "avs_to_hram_converter_EU:EU|reg:addr_reg" ;
+---------+-------+----------+-----------------------------------------+
; Port    ; Type  ; Severity ; Details                                 ;
+---------+-------+----------+-----------------------------------------+
; clear_n ; Input ; Info     ; Stuck at VCC                            ;
; reset_n ; Input ; Info     ; Stuck at VCC                            ;
+---------+-------+----------+-----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 94                          ;
; cycloneiii_clkctrl    ; 1                           ;
; cycloneiii_ff         ; 326                         ;
;     CLR               ; 52                          ;
;     ENA               ; 237                         ;
;     ENA SLD           ; 11                          ;
;     plain             ; 26                          ;
; cycloneiii_io_obuf    ; 9                           ;
; cycloneiii_lcell_comb ; 337                         ;
;     arith             ; 33                          ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 21                          ;
;     normal            ; 304                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 65                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 195                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 11                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Nov 30 15:29:54 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off avs_to_hram_converter -c avs_to_hram_converter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd
    Info (12022): Found design unit 1: clkctrl-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd Line: 17
    Info (12023): Found entity 1: clkctrl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v
    Info (12023): Found entity 1: clkctrl_altclkctrl_0_sub File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clkctrl_altclkctrl_0 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 90
Info (12021): Found 2 design units, including 1 entities, in source file hdl/d_flipflop_negedge.vhd
    Info (12022): Found design unit 1: d_flipflop_negedge-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop_negedge.vhd Line: 19
    Info (12023): Found entity 1: d_flipflop_negedge File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop_negedge.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/clk_gater/clk_gater/synthesis/clk_gater.vhd
    Info (12022): Found design unit 1: clk_gater-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis/clk_gater.vhd Line: 17
    Info (12023): Found entity 1: clk_gater File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis/clk_gater.vhd Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file hdl/clk_gater/clk_gater/synthesis/submodules/clk_gater_altclkctrl_0.v
    Info (12023): Found entity 1: clk_gater_altclkctrl_0_sub File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis/submodules/clk_gater_altclkctrl_0.v Line: 29
    Info (12023): Found entity 2: clk_gater_altclkctrl_0 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clk_gater/clk_gater/synthesis/submodules/clk_gater_altclkctrl_0.v Line: 94
Info (12021): Found 2 design units, including 1 entities, in source file hdl/delayer_360.vhd
    Info (12022): Found design unit 1: delayer_360-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/delayer_360.vhd Line: 15
    Info (12023): Found entity 1: delayer_360 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/delayer_360.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/delayer_90.vhd
    Info (12022): Found design unit 1: delayer_90-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/delayer_90.vhd Line: 15
    Info (12023): Found entity 1: delayer_90 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/delayer_90.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dll_90/dll_90.vhd
    Info (12022): Found design unit 1: dll_90-SYN File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd Line: 53
    Info (12023): Found entity 1: dll_90 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file hdl/counter_11bit_updown/counter_11bit_updown.vhd
    Info (12022): Found design unit 1: counter_11bit_updown-SYN File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd Line: 55
    Info (12023): Found entity 1: counter_11bit_updown File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd
    Info (12022): Found design unit 1: adder_22bit_1pipe-SYN File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd Line: 55
    Info (12023): Found entity 1: adder_22bit_1pipe File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file hdl/tristate_buffer.vhd
    Info (12022): Found design unit 1: tristate_buffer-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd Line: 20
    Info (12023): Found entity 1: tristate_buffer File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/tristate_buffer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/timer_14bit.vhd
    Info (12022): Found design unit 1: timer_14bit-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd Line: 21
    Info (12023): Found entity 1: timer_14bit File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/t_flipflop.vhd
    Info (12022): Found design unit 1: t_flipflop-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd Line: 21
    Info (12023): Found entity 1: t_flipflop File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/t_flipflop.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/synchronizer_EU.vhd
    Info (12022): Found design unit 1: synchronizer_EU-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 47
    Info (12023): Found entity 1: synchronizer_EU File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/synchronizer_CU.vhd
    Info (12022): Found design unit 1: synchronizer_CU-fsm File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd Line: 34
    Info (12023): Found entity 1: synchronizer_CU File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_CU.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/synchronizer.vhd
    Info (12022): Found design unit 1: synchronizer-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd Line: 41
    Info (12023): Found entity 1: synchronizer File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file hdl/sr_flipflop.vhd
    Info (12022): Found design unit 1: sr_flipflop-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd Line: 17
    Info (12023): Found entity 1: sr_flipflop File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/sr_flipflop.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hdl/SDR_to_DDR_converter.vhd
    Info (12022): Found design unit 1: SDR_to_DDR_converter-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd Line: 17
    Info (12023): Found entity 1: SDR_to_DDR_converter File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/reg_negedge.vhd
    Info (12022): Found design unit 1: reg_negedge-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd Line: 23
    Info (12023): Found entity 1: reg_negedge File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg_negedge.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/reg.vhd
    Info (12022): Found design unit 1: reg-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd Line: 23
    Info (12023): Found entity 1: reg File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/reg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/mux_4to1.vhd
    Info (12022): Found design unit 1: mux_4to1-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd Line: 23
    Info (12023): Found entity 1: mux_4to1 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_4to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/mux_2to1.vhd
    Info (12022): Found design unit 1: mux_2to1-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd Line: 21
    Info (12023): Found entity 1: mux_2to1 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/mux_2to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/decoder_2bit.vhd
    Info (12022): Found design unit 1: decoder_2bit-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd Line: 18
    Info (12023): Found entity 1: decoder_2bit File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/decoder_2bit.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/DDR_to_SDR_converter.vhd
    Info (12022): Found design unit 1: DDR_to_SDR_converter-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd Line: 19
    Info (12023): Found entity 1: DDR_to_SDR_converter File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd Line: 19
    Info (12023): Found entity 1: d_flipflop File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/d_flipflop.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/counter_Nbit.vhd
    Info (12022): Found design unit 1: counter_Nbit-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd Line: 24
    Info (12023): Found entity 1: counter_Nbit File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hdl/conf_builder.vhd
    Info (12022): Found design unit 1: conf_builder-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd Line: 24
    Info (12023): Found entity 1: conf_builder File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/conf_builder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/comparator_Nbit.vhd
    Info (12022): Found design unit 1: comparator_Nbit-behavior File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd Line: 21
    Info (12023): Found entity 1: comparator_Nbit File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/comparator_Nbit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/CA_unpacker.vhd
    Info (12022): Found design unit 1: CA_unpacker-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd Line: 18
    Info (12023): Found entity 1: CA_unpacker File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_unpacker.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/CA_builder.vhd
    Info (12022): Found design unit 1: CA_builder-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd Line: 17
    Info (12023): Found entity 1: CA_builder File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/CA_builder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter_EU.vhd
    Info (12022): Found design unit 1: avs_to_hram_converter_EU-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 93
    Info (12023): Found entity 1: avs_to_hram_converter_EU File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter_CU.vhd
    Info (12022): Found design unit 1: avs_to_hram_converter_CU-fsm File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd Line: 69
    Info (12023): Found entity 1: avs_to_hram_converter_CU File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_CU.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/avs_to_hram_converter.vhd
    Info (12022): Found design unit 1: avs_to_hram_converter-rtl File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 39
    Info (12023): Found entity 1: avs_to_hram_converter File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 7
Info (12127): Elaborating entity "avs_to_hram_converter" for the top level hierarchy
Info (12128): Elaborating entity "avs_to_hram_converter_EU" for hierarchy "avs_to_hram_converter_EU:EU" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 249
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_hram_converter_EU:EU|reg:addr_reg" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 406
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_hram_converter_EU:EU|reg:burstcnt_reg" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 422
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_hram_converter_EU:EU|reg:datain_reg" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 438
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_hram_converter_EU:EU|reg:conf_reg" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 454
Info (12128): Elaborating entity "conf_builder" for hierarchy "avs_to_hram_converter_EU:EU|conf_builder:conf_builder_inst" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 470
Info (12128): Elaborating entity "mux_4to1" for hierarchy "avs_to_hram_converter_EU:EU|mux_4to1:dq_mux" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 487
Info (12128): Elaborating entity "mux_4to1" for hierarchy "avs_to_hram_converter_EU:EU|mux_4to1:address_mux" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 503
Info (12128): Elaborating entity "CA_builder" for hierarchy "avs_to_hram_converter_EU:EU|CA_builder:CA_builder_inst" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 519
Info (12128): Elaborating entity "CA_unpacker" for hierarchy "avs_to_hram_converter_EU:EU|CA_unpacker:CA_unpacker_inst" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 529
Info (12128): Elaborating entity "tristate_buffer" for hierarchy "avs_to_hram_converter_EU:EU|tristate_buffer:dq_buffer" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 540
Info (12128): Elaborating entity "SDR_to_DDR_converter" for hierarchy "avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 553
Info (12128): Elaborating entity "mux_2to1" for hierarchy "avs_to_hram_converter_EU:EU|SDR_to_DDR_converter:writedata_converter|mux_2to1:outmux" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/SDR_to_DDR_converter.vhd Line: 79
Info (12128): Elaborating entity "dll_90" for hierarchy "avs_to_hram_converter_EU:EU|dll_90:clk_shifter" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 563
Info (12128): Elaborating entity "altpll" for hierarchy "avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd Line: 136
Info (12133): Instantiated megafunction "avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component" with the following parameter: File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/dll_90/dll_90.vhd Line: 136
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "2500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dll_90"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dll_90_altpll.v
    Info (12023): Found entity 1: dll_90_altpll File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/dll_90_altpll.v Line: 30
Info (12128): Elaborating entity "dll_90_altpll" for hierarchy "avs_to_hram_converter_EU:EU|dll_90:clk_shifter|altpll:altpll_component|dll_90_altpll:auto_generated" File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "d_flipflop" for hierarchy "avs_to_hram_converter_EU:EU|d_flipflop:hCKen_pipe" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 572
Info (12128): Elaborating entity "clkctrl" for hierarchy "avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 585
Info (12128): Elaborating entity "clkctrl_altclkctrl_0" for hierarchy "avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/clkctrl.vhd Line: 28
Info (12128): Elaborating entity "clkctrl_altclkctrl_0_sub" for hierarchy "avs_to_hram_converter_EU:EU|clkctrl:clk_gater_inst|clkctrl_altclkctrl_0:altclkctrl_0|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/clkctrl/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v Line: 120
Info (12128): Elaborating entity "tristate_buffer" for hierarchy "avs_to_hram_converter_EU:EU|tristate_buffer:RWDS_buffer" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 595
Info (12128): Elaborating entity "DDR_to_SDR_converter" for hierarchy "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 622
Info (12128): Elaborating entity "reg_negedge" for hierarchy "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg_negedge:lsb" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd Line: 63
Info (12128): Elaborating entity "reg" for hierarchy "avs_to_hram_converter_EU:EU|DDR_to_SDR_converter:readdata_converter|reg:msb" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/DDR_to_SDR_converter.vhd Line: 79
Info (12128): Elaborating entity "synchronizer" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 634
Info (12128): Elaborating entity "synchronizer_EU" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd Line: 128
Info (12128): Elaborating entity "counter_Nbit" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 195
Info (12128): Elaborating entity "t_flipflop" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_Nbit.vhd Line: 49
Info (12128): Elaborating entity "sr_flipflop" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 210
Info (12128): Elaborating entity "decoder_2bit" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|decoder_2bit:dec" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 221
Info (12128): Elaborating entity "counter_11bit_updown" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 344
Info (12128): Elaborating entity "lpm_counter" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd Line: 80
Info (12130): Elaborated megafunction instantiation "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd Line: 80
Info (12133): Instantiated megafunction "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component" with the following parameter: File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/counter_11bit_updown/counter_11bit_updown.vhd Line: 80
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_port_updown" = "PORT_USED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7lh.tdf
    Info (12023): Found entity 1: cntr_7lh File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_7lh.tdf Line: 26
Info (12128): Elaborating entity "cntr_7lh" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated" File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "comparator_Nbit" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|comparator_Nbit:burstlen_cmp" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer_EU.vhd Line: 355
Info (12128): Elaborating entity "synchronizer_CU" for hierarchy "avs_to_hram_converter_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/synchronizer.vhd Line: 162
Info (12128): Elaborating entity "mux_2to1" for hierarchy "avs_to_hram_converter_EU:EU|mux_2to1:readdatamux" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 659
Info (12128): Elaborating entity "adder_22bit_1pipe" for hierarchy "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 724
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd Line: 82
Info (12130): Elaborated megafunction instantiation "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd Line: 82
Info (12133): Instantiated megafunction "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter: File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/adder_22bit_1pipe/adder_22bit_1pipe.vhd Line: 82
    Info (12134): Parameter "lpm_direction" = "ADD"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "22"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_89k.tdf
    Info (12023): Found entity 1: add_sub_89k File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_89k.tdf Line: 23
Info (12128): Elaborating entity "add_sub_89k" for hierarchy "avs_to_hram_converter_EU:EU|adder_22bit_1pipe:addressgen|lpm_add_sub:LPM_ADD_SUB_component|add_sub_89k:auto_generated" File: /home/andrea/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 119
Info (12128): Elaborating entity "timer_14bit" for hierarchy "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter_EU.vhd Line: 824
Info (12128): Elaborating entity "counter_Nbit" for hierarchy "avs_to_hram_converter_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/timer_14bit.vhd Line: 44
Info (12128): Elaborating entity "avs_to_hram_converter_CU" for hierarchy "avs_to_hram_converter_CU:CU" File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 331
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "avs_to_hram_converter_EU:EU|reg:cntpipe1|dout_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 11
Info (12130): Elaborated megafunction instantiation "avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0"
Info (12133): Instantiated megafunction "avs_to_hram_converter_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_06m.tdf
    Info (12023): Found entity 1: shift_taps_06m File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/shift_taps_06m.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ik31.tdf
    Info (12023): Found entity 1: altsyncram_ik31 File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/altsyncram_ik31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf
    Info (12023): Found entity 1: add_sub_r3e File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/add_sub_r3e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf
    Info (12023): Found entity 1: cntr_vof File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cntr_vof.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf
    Info (12023): Found entity 1: cmpr_hgc File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/db/cmpr_hgc.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 16 assignments for entity "clk_gater" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "clk_gater_altclkctrl_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 84 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "avs_readdata[0]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[1]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[2]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[3]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[4]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[5]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[6]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[7]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[8]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[9]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[10]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[11]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[12]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[13]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[14]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_readdata[15]" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 23
    Info (15719): Pin "avs_waitrequest" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 26
    Info (15719): Pin "avs_readdatavalid" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 27
    Info (15719): Pin "hram_RESET_n" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 31
    Info (15719): Pin "hram_CK" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 32
    Info (15719): Pin "hram_CS_n" is virtual output pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 35
    Info (15718): Pin "avs_read" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 22
    Info (15718): Pin "avs_address[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[11]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[14]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[15]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[12]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[13]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[16]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[17]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[18]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[19]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[22]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[20]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[21]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[23]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[24]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[25]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[26]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[27]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[28]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[29]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[30]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "avs_address[31]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 21
    Info (15718): Pin "reset_n" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 19
    Info (15718): Pin "avs_write" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 24
    Info (15718): Pin "avs_writedata[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_beginbursttransfer" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 28
    Info (15718): Pin "avs_burstcount[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[0]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_burstcount[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 29
    Info (15718): Pin "avs_writedata[8]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[9]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[1]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[10]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[2]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[11]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[3]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[12]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[4]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[13]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[5]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[14]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[6]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[15]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
    Info (15718): Pin "avs_writedata[7]" is virtual input pin File: /home/andrea/Documents/Tesi_287628/287628/hyperram_system/ip/avs_to_hram_converter/hdl/avs_to_hram_converter.vhd Line: 25
Warning (15752): Ignored 11 Virtual Pin logic option assignments
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[0]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[1]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[2]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[3]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[4]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[5]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[6]"
    Warning (15721): Ignored Virtual Pin assignment made to bidirectional pin "hram_DQ[7]"
    Warning (15741): Ignoring Virtual Pin assignment on "Cyclone 10 LP" PLL pin "clk"
    Warning (15751): Ignored Virtual Pin assignment to "avs_to_hram_converter_EU:EU".
    Warning (15751): Ignored Virtual Pin assignment to "avs_to_hram_converter_CU:CU".
Info (21057): Implemented 577 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 554 logic cells
    Info (21064): Implemented 11 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Thu Nov 30 15:30:08 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:29


