v 20080110 1
P 100 6500 300 6500 1 0 0
{
T 300 6550 5 8 1 1 0 6 1
pinnumber=1
T 300 6450 5 8 0 1 0 8 1
pinseq=1
T 450 6500 9 8 1 1 0 0 1
pinlabel=PEN
T 450 6500 5 8 0 1 0 2 1
pintype=in
}
V 350 6500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 6300 400 6300 1 0 0
{
T 300 6350 5 8 1 1 0 6 1
pinnumber=2
T 300 6250 5 8 0 1 0 8 1
pinseq=2
T 450 6300 9 8 1 1 0 0 1
pinlabel=(RXD0/PDI)PE0
T 450 6300 5 8 0 1 0 2 1
pintype=io
}
P 100 6100 400 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=3
T 300 6050 5 8 0 1 0 8 1
pinseq=3
T 450 6100 9 8 1 1 0 0 1
pinlabel=(TXD0/PDO)PE1
T 450 6100 5 8 0 1 0 2 1
pintype=io
}
P 100 5900 400 5900 1 0 0
{
T 300 5950 5 8 1 1 0 6 1
pinnumber=4
T 300 5850 5 8 0 1 0 8 1
pinseq=4
T 450 5900 9 8 1 1 0 0 1
pinlabel=(XCK0/AIN0)PE2
T 450 5900 5 8 0 1 0 2 1
pintype=io
}
P 100 5700 400 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=5
T 300 5650 5 8 0 1 0 8 1
pinseq=5
T 450 5700 9 8 1 1 0 0 1
pinlabel=(OC3A/AIN1)PE3
T 450 5700 5 8 0 1 0 2 1
pintype=io
}
P 100 5500 400 5500 1 0 0
{
T 300 5550 5 8 1 1 0 6 1
pinnumber=6
T 300 5450 5 8 0 1 0 8 1
pinseq=6
T 450 5500 9 8 1 1 0 0 1
pinlabel=(OC3B/INT4)PE4
T 450 5500 5 8 0 1 0 2 1
pintype=io
}
P 100 5300 400 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=7
T 300 5250 5 8 0 1 0 8 1
pinseq=7
T 450 5300 9 8 1 1 0 0 1
pinlabel=(OC3C/INT5)PE5
T 450 5300 5 8 0 1 0 2 1
pintype=io
}
P 100 5100 400 5100 1 0 0
{
T 300 5150 5 8 1 1 0 6 1
pinnumber=8
T 300 5050 5 8 0 1 0 8 1
pinseq=8
T 450 5100 9 8 1 1 0 0 1
pinlabel=(T3/INT6)PE6
T 450 5100 5 8 0 1 0 2 1
pintype=io
}
P 100 4900 400 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=9
T 300 4850 5 8 0 1 0 8 1
pinseq=9
T 450 4900 9 8 1 1 0 0 1
pinlabel=(ICP3/INT7)PE7
T 450 4900 5 8 0 1 0 2 1
pintype=io
}
P 100 4700 400 4700 1 0 0
{
T 300 4750 5 8 1 1 0 6 1
pinnumber=10
T 300 4650 5 8 0 1 0 8 1
pinseq=10
T 450 4700 9 8 1 1 0 0 1
pinlabel=(SS)PB0
T 450 4700 5 8 0 1 0 2 1
pintype=io
}
P 100 4500 400 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=11
T 300 4450 5 8 0 1 0 8 1
pinseq=11
T 450 4500 9 8 1 1 0 0 1
pinlabel=(SCK)PB1
T 450 4500 5 8 0 1 0 2 1
pintype=io
}
P 100 4300 400 4300 1 0 0
{
T 300 4350 5 8 1 1 0 6 1
pinnumber=12
T 300 4250 5 8 0 1 0 8 1
pinseq=12
T 450 4300 9 8 1 1 0 0 1
pinlabel=(MOSI)PB2
T 450 4300 5 8 0 1 0 2 1
pintype=io
}
P 100 4100 400 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=13
T 300 4050 5 8 0 1 0 8 1
pinseq=13
T 450 4100 9 8 1 1 0 0 1
pinlabel=(MISO)PB3
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
P 100 3900 400 3900 1 0 0
{
T 300 3950 5 8 1 1 0 6 1
pinnumber=14
T 300 3850 5 8 0 1 0 8 1
pinseq=14
T 450 3900 9 8 1 1 0 0 1
pinlabel=(OC0)PB4
T 450 3900 5 8 0 1 0 2 1
pintype=io
}
P 100 3700 400 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=15
T 300 3650 5 8 0 1 0 8 1
pinseq=15
T 450 3700 9 8 1 1 0 0 1
pinlabel=(OC1A)PB5
T 450 3700 5 8 0 1 0 2 1
pintype=io
}
P 100 3500 400 3500 1 0 0
{
T 300 3550 5 8 1 1 0 6 1
pinnumber=16
T 300 3450 5 8 0 1 0 8 1
pinseq=16
T 450 3500 9 8 1 1 0 0 1
pinlabel=(OC1B)PB6
T 450 3500 5 8 0 1 0 2 1
pintype=io
}
P 100 3300 400 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=17
T 300 3250 5 8 0 1 0 8 1
pinseq=17
T 450 3300 9 8 1 1 0 0 1
pinlabel=(OC2/OC1C)PB7
T 450 3300 5 8 0 1 0 2 1
pintype=io
}
P 100 3100 400 3100 1 0 0
{
T 300 3150 5 8 1 1 0 6 1
pinnumber=18
T 300 3050 5 8 0 1 0 8 1
pinseq=18
T 450 3100 9 8 1 1 0 0 1
pinlabel=TOSC2/PG3
T 450 3100 5 8 0 1 0 2 1
pintype=io
}
P 100 2900 400 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=19
T 300 2850 5 8 0 1 0 8 1
pinseq=19
T 450 2900 9 8 1 1 0 0 1
pinlabel=TOSC1/PG4
T 450 2900 5 8 0 1 0 2 1
pintype=io
}
P 100 2700 300 2700 1 0 0
{
T 300 2750 5 8 1 1 0 6 1
pinnumber=20
T 300 2650 5 8 0 1 0 8 1
pinseq=20
T 450 2700 9 8 1 1 0 0 1
pinlabel=RESET
T 450 2700 5 8 0 1 0 2 1
pintype=in
}
V 350 2700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2500 400 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=21
T 300 2450 5 8 0 1 0 8 1
pinseq=21
T 450 2500 9 8 1 1 0 0 1
pinlabel=VCC
T 450 2500 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2300 400 2300 1 0 0
{
T 300 2350 5 8 1 1 0 6 1
pinnumber=22
T 300 2250 5 8 0 1 0 8 1
pinseq=22
T 450 2300 9 8 1 1 0 0 1
pinlabel=GND
T 450 2300 5 8 0 1 0 2 1
pintype=pwr
}
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=23
T 300 2050 5 8 0 1 0 8 1
pinseq=23
T 525 2100 9 8 1 1 0 0 1
pinlabel=XTAL2
T 525 2100 5 8 0 1 0 2 1
pintype=out
}
L 500 2100 400 2175 3 0 0 0 -1 -1
L 500 2100 400 2025 3 0 0 0 -1 -1
P 100 1900 400 1900 1 0 0
{
T 300 1950 5 8 1 1 0 6 1
pinnumber=24
T 300 1850 5 8 0 1 0 8 1
pinseq=24
T 525 1900 9 8 1 1 0 0 1
pinlabel=XTAL1
T 525 1900 5 8 0 1 0 2 1
pintype=in
}
L 500 1900 400 1975 3 0 0 0 -1 -1
L 500 1900 400 1825 3 0 0 0 -1 -1
P 100 1700 400 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=25
T 300 1650 5 8 0 1 0 8 1
pinseq=25
T 450 1700 9 8 1 1 0 0 1
pinlabel=(SCL/INT0)PD0
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
P 100 1500 400 1500 1 0 0
{
T 300 1550 5 8 1 1 0 6 1
pinnumber=26
T 300 1450 5 8 0 1 0 8 1
pinseq=26
T 450 1500 9 8 1 1 0 0 1
pinlabel=(SDA/INT1)PD1
T 450 1500 5 8 0 1 0 2 1
pintype=io
}
P 100 1300 400 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=27
T 300 1250 5 8 0 1 0 8 1
pinseq=27
T 450 1300 9 8 1 1 0 0 1
pinlabel=(RXD1/INT2)PD2
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
P 100 1100 400 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6 1
pinnumber=28
T 300 1050 5 8 0 1 0 8 1
pinseq=28
T 450 1100 9 8 1 1 0 0 1
pinlabel=(TXD1/INT3)PD3
T 450 1100 5 8 0 1 0 2 1
pintype=io
}
P 100 900 400 900 1 0 0
{
T 300 950 5 8 1 1 0 6 1
pinnumber=29
T 300 850 5 8 0 1 0 8 1
pinseq=29
T 450 900 9 8 1 1 0 0 1
pinlabel=(ICP1)PD4
T 450 900 5 8 0 1 0 2 1
pintype=io
}
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=30
T 300 650 5 8 0 1 0 8 1
pinseq=30
T 450 700 9 8 1 1 0 0 1
pinlabel=(XCK1)PD5
T 450 700 5 8 0 1 0 2 1
pintype=io
}
P 100 500 400 500 1 0 0
{
T 300 550 5 8 1 1 0 6 1
pinnumber=31
T 300 450 5 8 0 1 0 8 1
pinseq=31
T 450 500 9 8 1 1 0 0 1
pinlabel=(T1)PD6
T 450 500 5 8 0 1 0 2 1
pintype=io
}
P 100 300 400 300 1 0 0
{
T 300 350 5 8 1 1 0 6 1
pinnumber=32
T 300 250 5 8 0 1 0 8 1
pinseq=32
T 450 300 9 8 1 1 0 0 1
pinlabel=(T2)PD7
T 450 300 5 8 0 1 0 2 1
pintype=io
}
P 3100 6500 2800 6500 1 0 0
{
T 2900 6550 5 8 1 1 0 0 1
pinnumber=64
T 2900 6450 5 8 0 1 0 2 1
pinseq=33
T 2750 6500 9 8 1 1 0 6 1
pinlabel=AVCC
T 2750 6500 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 6300 2800 6300 1 0 0
{
T 2900 6350 5 8 1 1 0 0 1
pinnumber=63
T 2900 6250 5 8 0 1 0 2 1
pinseq=34
T 2750 6300 9 8 1 1 0 6 1
pinlabel=GND
T 2750 6300 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 6100 2800 6100 1 0 0
{
T 2900 6150 5 8 1 1 0 0 1
pinnumber=62
T 2900 6050 5 8 0 1 0 2 1
pinseq=35
T 2750 6100 9 8 1 1 0 6 1
pinlabel=AREF
T 2750 6100 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 5900 2800 5900 1 0 0
{
T 2900 5950 5 8 1 1 0 0 1
pinnumber=61
T 2900 5850 5 8 0 1 0 2 1
pinseq=36
T 2750 5900 9 8 1 1 0 6 1
pinlabel=PF0(ADC0)
T 2750 5900 5 8 0 1 0 8 1
pintype=io
}
P 3100 5700 2800 5700 1 0 0
{
T 2900 5750 5 8 1 1 0 0 1
pinnumber=60
T 2900 5650 5 8 0 1 0 2 1
pinseq=37
T 2750 5700 9 8 1 1 0 6 1
pinlabel=PF1(ADC1)
T 2750 5700 5 8 0 1 0 8 1
pintype=io
}
P 3100 5500 2800 5500 1 0 0
{
T 2900 5550 5 8 1 1 0 0 1
pinnumber=59
T 2900 5450 5 8 0 1 0 2 1
pinseq=38
T 2750 5500 9 8 1 1 0 6 1
pinlabel=PF2(ADC2)
T 2750 5500 5 8 0 1 0 8 1
pintype=io
}
P 3100 5300 2800 5300 1 0 0
{
T 2900 5350 5 8 1 1 0 0 1
pinnumber=58
T 2900 5250 5 8 0 1 0 2 1
pinseq=39
T 2750 5300 9 8 1 1 0 6 1
pinlabel=PF3(ADC3)
T 2750 5300 5 8 0 1 0 8 1
pintype=io
}
P 3100 5100 2800 5100 1 0 0
{
T 2900 5150 5 8 1 1 0 0 1
pinnumber=57
T 2900 5050 5 8 0 1 0 2 1
pinseq=40
T 2750 5100 9 8 1 1 0 6 1
pinlabel=PF4(ADC4/TCK)
T 2750 5100 5 8 0 1 0 8 1
pintype=io
}
P 3100 4900 2800 4900 1 0 0
{
T 2900 4950 5 8 1 1 0 0 1
pinnumber=56
T 2900 4850 5 8 0 1 0 2 1
pinseq=41
T 2750 4900 9 8 1 1 0 6 1
pinlabel=PF5(ADC5/TMS)
T 2750 4900 5 8 0 1 0 8 1
pintype=io
}
P 3100 4700 2800 4700 1 0 0
{
T 2900 4750 5 8 1 1 0 0 1
pinnumber=55
T 2900 4650 5 8 0 1 0 2 1
pinseq=42
T 2750 4700 9 8 1 1 0 6 1
pinlabel=PF6(ADC6/TDO)
T 2750 4700 5 8 0 1 0 8 1
pintype=io
}
P 3100 4500 2800 4500 1 0 0
{
T 2900 4550 5 8 1 1 0 0 1
pinnumber=54
T 2900 4450 5 8 0 1 0 2 1
pinseq=43
T 2750 4500 9 8 1 1 0 6 1
pinlabel=PF7(ADC7/TDI)
T 2750 4500 5 8 0 1 0 8 1
pintype=io
}
P 3100 4300 2800 4300 1 0 0
{
T 2900 4350 5 8 1 1 0 0 1
pinnumber=53
T 2900 4250 5 8 0 1 0 2 1
pinseq=44
T 2750 4300 9 8 1 1 0 6 1
pinlabel=GND
T 2750 4300 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 4100 2800 4100 1 0 0
{
T 2900 4150 5 8 1 1 0 0 1
pinnumber=52
T 2900 4050 5 8 0 1 0 2 1
pinseq=45
T 2750 4100 9 8 1 1 0 6 1
pinlabel=VCC
T 2750 4100 5 8 0 1 0 8 1
pintype=pwr
}
P 3100 3900 2800 3900 1 0 0
{
T 2900 3950 5 8 1 1 0 0 1
pinnumber=51
T 2900 3850 5 8 0 1 0 2 1
pinseq=46
T 2750 3900 9 8 1 1 0 6 1
pinlabel=PA0(AD0)
T 2750 3900 5 8 0 1 0 8 1
pintype=io
}
P 3100 3700 2800 3700 1 0 0
{
T 2900 3750 5 8 1 1 0 0 1
pinnumber=50
T 2900 3650 5 8 0 1 0 2 1
pinseq=47
T 2750 3700 9 8 1 1 0 6 1
pinlabel=PA1(AD1)
T 2750 3700 5 8 0 1 0 8 1
pintype=io
}
P 3100 3500 2800 3500 1 0 0
{
T 2900 3550 5 8 1 1 0 0 1
pinnumber=49
T 2900 3450 5 8 0 1 0 2 1
pinseq=48
T 2750 3500 9 8 1 1 0 6 1
pinlabel=PA2(AD2)
T 2750 3500 5 8 0 1 0 8 1
pintype=io
}
P 3100 3300 2800 3300 1 0 0
{
T 2900 3350 5 8 1 1 0 0 1
pinnumber=48
T 2900 3250 5 8 0 1 0 2 1
pinseq=49
T 2750 3300 9 8 1 1 0 6 1
pinlabel=PA3(AD3)
T 2750 3300 5 8 0 1 0 8 1
pintype=io
}
P 3100 3100 2800 3100 1 0 0
{
T 2900 3150 5 8 1 1 0 0 1
pinnumber=47
T 2900 3050 5 8 0 1 0 2 1
pinseq=50
T 2750 3100 9 8 1 1 0 6 1
pinlabel=PA4(AD4)
T 2750 3100 5 8 0 1 0 8 1
pintype=io
}
P 3100 2900 2800 2900 1 0 0
{
T 2900 2950 5 8 1 1 0 0 1
pinnumber=46
T 2900 2850 5 8 0 1 0 2 1
pinseq=51
T 2750 2900 9 8 1 1 0 6 1
pinlabel=PA5(AD5)
T 2750 2900 5 8 0 1 0 8 1
pintype=io
}
P 3100 2700 2800 2700 1 0 0
{
T 2900 2750 5 8 1 1 0 0 1
pinnumber=45
T 2900 2650 5 8 0 1 0 2 1
pinseq=52
T 2750 2700 9 8 1 1 0 6 1
pinlabel=PA6(AD6)
T 2750 2700 5 8 0 1 0 8 1
pintype=io
}
P 3100 2500 2800 2500 1 0 0
{
T 2900 2550 5 8 1 1 0 0 1
pinnumber=44
T 2900 2450 5 8 0 1 0 2 1
pinseq=53
T 2750 2500 9 8 1 1 0 6 1
pinlabel=PA7(AD7)
T 2750 2500 5 8 0 1 0 8 1
pintype=io
}
P 3100 2300 2800 2300 1 0 0
{
T 2900 2350 5 8 1 1 0 0 1
pinnumber=43
T 2900 2250 5 8 0 1 0 2 1
pinseq=54
T 2750 2300 9 8 1 1 0 6 1
pinlabel=PG2(ALE)
T 2750 2300 5 8 0 1 0 8 1
pintype=io
}
P 3100 2100 2800 2100 1 0 0
{
T 2900 2150 5 8 1 1 0 0 1
pinnumber=42
T 2900 2050 5 8 0 1 0 2 1
pinseq=55
T 2750 2100 9 8 1 1 0 6 1
pinlabel=PC7(A15)
T 2750 2100 5 8 0 1 0 8 1
pintype=io
}
P 3100 1900 2800 1900 1 0 0
{
T 2900 1950 5 8 1 1 0 0 1
pinnumber=41
T 2900 1850 5 8 0 1 0 2 1
pinseq=56
T 2750 1900 9 8 1 1 0 6 1
pinlabel=PC6(A14)
T 2750 1900 5 8 0 1 0 8 1
pintype=io
}
P 3100 1700 2800 1700 1 0 0
{
T 2900 1750 5 8 1 1 0 0 1
pinnumber=40
T 2900 1650 5 8 0 1 0 2 1
pinseq=57
T 2750 1700 9 8 1 1 0 6 1
pinlabel=PC5(A13)
T 2750 1700 5 8 0 1 0 8 1
pintype=io
}
P 3100 1500 2800 1500 1 0 0
{
T 2900 1550 5 8 1 1 0 0 1
pinnumber=39
T 2900 1450 5 8 0 1 0 2 1
pinseq=58
T 2750 1500 9 8 1 1 0 6 1
pinlabel=PC4(A12)
T 2750 1500 5 8 0 1 0 8 1
pintype=io
}
P 3100 1300 2800 1300 1 0 0
{
T 2900 1350 5 8 1 1 0 0 1
pinnumber=38
T 2900 1250 5 8 0 1 0 2 1
pinseq=59
T 2750 1300 9 8 1 1 0 6 1
pinlabel=PC3(A11)
T 2750 1300 5 8 0 1 0 8 1
pintype=io
}
P 3100 1100 2800 1100 1 0 0
{
T 2900 1150 5 8 1 1 0 0 1
pinnumber=37
T 2900 1050 5 8 0 1 0 2 1
pinseq=60
T 2750 1100 9 8 1 1 0 6 1
pinlabel=PC2(A10
T 2750 1100 5 8 0 1 0 8 1
pintype=io
}
P 3100 900 2800 900 1 0 0
{
T 2900 950 5 8 1 1 0 0 1
pinnumber=36
T 2900 850 5 8 0 1 0 2 1
pinseq=61
T 2750 900 9 8 1 1 0 6 1
pinlabel=PC1(A9)
T 2750 900 5 8 0 1 0 8 1
pintype=io
}
P 3100 700 2800 700 1 0 0
{
T 2900 750 5 8 1 1 0 0 1
pinnumber=35
T 2900 650 5 8 0 1 0 2 1
pinseq=62
T 2750 700 9 8 1 1 0 6 1
pinlabel=PC0(A8)
T 2750 700 5 8 0 1 0 8 1
pintype=io
}
P 3100 500 2800 500 1 0 0
{
T 2900 550 5 8 1 1 0 0 1
pinnumber=34
T 2900 450 5 8 0 1 0 2 1
pinseq=63
T 2750 500 9 8 1 1 0 6 1
pinlabel=PG1(RD)
T 2750 500 5 8 0 1 0 8 1
pintype=io
}
P 3100 300 2800 300 1 0 0
{
T 2900 350 5 8 1 1 0 0 1
pinnumber=33
T 2900 250 5 8 0 1 0 2 1
pinseq=64
T 2750 300 9 8 1 1 0 6 1
pinlabel=PG0(WR)
T 2750 300 5 8 0 1 0 8 1
pintype=io
}
B 400 100 2400 6600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2800 6800 8 10 1 1 0 6 1
refdes=U?
T 400 6800 9 10 1 0 0 0 1
ATMEGA64
T 400 7000 5 10 0 0 0 0 1
device=ATMEGA64
T 400 7200 5 10 0 0 0 0 1
footprint=TQFP64_14
T 400 7400 5 10 0 0 0 0 1
author=Cory Cross
T 400 7600 5 10 0 0 0 0 1
documentation=www.atmel.com/dyn/resources/prod_documents/doc2490.pdf
T 400 7800 5 10 0 0 0 0 1
description=Atmel 8-bit microprocessor
T 400 8000 5 10 0 0 0 0 1
numslots=0
