pin,slack
uart_reader_i/LED1_0_3_1_i:A,17495
uart_reader_i/LED1_0_3_1_i:B,17458
uart_reader_i/LED1_0_3_1_i:C,17392
uart_reader_i/LED1_0_3_1_i:Y,17392
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:A,16240
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:B,16199
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:C,16154
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:D,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1:Y,16056
uart_i/COREUART_C0_0/make_TX/tx_byte[7]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[7]:CLK,16458
uart_i/COREUART_C0_0/make_TX/tx_byte[7]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[7]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[7]:Q,16458
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_pulse:A,17189
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_pulse:B,17291
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_pulse:Y,17189
tx_obuf/U_IOPAD:D,
tx_obuf/U_IOPAD:E,
tx_obuf/U_IOPAD:PAD,
data_out_obuf[7]/U_IOPAD:D,
data_out_obuf[7]/U_IOPAD:E,
data_out_obuf[7]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:B,18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:CC,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:P,18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:S,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQ30B9[11]:Y3A,
clk_ibuf/U_IOIN:Y,
clk_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[6]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[1]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[5]:Q,19105
uart_reader_i/DATA_IN[7]:CLK,19111
uart_reader_i/DATA_IN[7]:D,19105
uart_reader_i/DATA_IN[7]:EN,18014
uart_reader_i/DATA_IN[7]:Q,19111
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a2[0]:A,18329
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a2[0]:B,18294
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a2[0]:Y,18294
uart_i/COREUART_C0_0/make_RX/framing_error_int:ALn,
uart_i/COREUART_C0_0/make_RX/framing_error_int:CLK,18133
uart_i/COREUART_C0_0/make_RX/framing_error_int:D,17397
uart_i/COREUART_C0_0/make_RX/framing_error_int:EN,18844
uart_i/COREUART_C0_0/make_RX/framing_error_int:Q,18133
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[3]:A,18364
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[3]:B,18318
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[3]:C,18250
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[3]:D,17285
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[3]:Y,17285
uart_i/COREUART_C0_0/tx_hold_reg[7]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[7]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[7]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[7]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[7]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:A,16661
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:B,15937
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:C,18226
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:D,17260
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2:Y,15937
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:CLK,16174
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:D,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[5]:Q,16174
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:A,16853
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:B,16820
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:C,16755
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:D,16661
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1:Y,16661
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_i_a2_0_0[3]:A,17437
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_i_a2_0_0[3]:B,17369
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_i_a2_0_0[3]:C,16536
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_i_a2_0_0[3]:Y,16536
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:CLK,16699
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:D,16608
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[0]:Q,16699
uart_i/COREUART_C0_0/make_RX/framing_error_i_0_sqmuxa:A,18231
uart_i/COREUART_C0_0/make_RX/framing_error_i_0_sqmuxa:B,18327
uart_i/COREUART_C0_0/make_RX/framing_error_i_0_sqmuxa:Y,18231
data_out_Z[6]:CLK,
data_out_Z[6]:D,19105
data_out_Z[6]:Q,
button1_ibuf/U_IOIN:Y,
button1_ibuf/U_IOIN:YIN,
overflow_err_out_obuf/U_IOPAD:D,
overflow_err_out_obuf/U_IOPAD:E,
overflow_err_out_obuf/U_IOPAD:PAD,
uart_reader_i/OEN:CLK,18077
uart_reader_i/OEN:D,18206
uart_reader_i/OEN:EN,18239
uart_reader_i/OEN:Q,18077
uart_reader_i/OEN:SLn,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:A,16678
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:B,16484
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:C,18077
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_1_sqmuxa_i:Y,16484
parity_err_out_Z:CLK,
parity_err_out_Z:D,19105
parity_err_out_Z:Q,
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:A,17360
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:B,15824
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2]:Y,15824
parity_err_out_obuf/U_IOTRI:D,
parity_err_out_obuf/U_IOTRI:DOUT,
parity_err_out_obuf/U_IOTRI:EOUT,
rx_ibuf/U_IOIN:Y,
rx_ibuf/U_IOIN:YIN,
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:A,18335
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:B,18300
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:C,16370
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:D,18130
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[2]:Y,16370
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:A,16461
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:B,18283
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:C,16633
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[0]:Y,16461
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:CLK,16154
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:D,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[1]:Q,16154
data_out_Z[3]:CLK,
data_out_Z[3]:D,19105
data_out_Z[3]:Q,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.un8_baud_clock_int:A,18359
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.un8_baud_clock_int:B,18327
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.un8_baud_clock_int:C,18250
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.un8_baud_clock_int:D,18212
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.un8_baud_clock_int:Y,18212
uart_reader_i/LED1_RNO:A,17392
uart_reader_i/LED1_RNO:B,
uart_reader_i/LED1_RNO:Y,17392
uart_i/COREUART_C0_0/make_TX/tx_byte[0]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[0]:CLK,15866
uart_i/COREUART_C0_0/make_TX/tx_byte[0]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[0]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[0]:Q,15866
uart_i/COREUART_C0_0/make_RX/receive_count[0]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[0]:CLK,15824
uart_i/COREUART_C0_0/make_RX/receive_count[0]:D,16461
uart_i/COREUART_C0_0/make_RX/receive_count[0]:EN,18844
uart_i/COREUART_C0_0/make_RX/receive_count[0]:Q,15824
uart_reader_i/uart_wr_state_srsts[1]:A,18341
uart_reader_i/uart_wr_state_srsts[1]:B,18316
uart_reader_i/uart_wr_state_srsts[1]:Y,18316
uart_i/COREUART_C0_0/make_TX/xmit_state_RNI57E9[3]:A,17251
uart_i/COREUART_C0_0/make_TX/xmit_state_RNI57E9[3]:B,18141
uart_i/COREUART_C0_0/make_TX/xmit_state_RNI57E9[3]:Y,17251
uart_i/COREUART_C0_0/make_RX/rcv_sm.un47_baud_clock_NE_0:A,16711
uart_i/COREUART_C0_0/make_RX/rcv_sm.un47_baud_clock_NE_0:B,16678
uart_i/COREUART_C0_0/make_RX/rcv_sm.un47_baud_clock_NE_0:Y,16678
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:A,17377
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:B,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:C,18112
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:D,17915
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa:Y,17242
uart_i/COREUART_C0_0/tx_hold_reg[6]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[6]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[6]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[6]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[6]:Q,19111
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CC[0],16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CC[1],15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:CI,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:P[0],18104
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:P[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3A[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3A[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_1:Y3[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:CLK,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:D,16400
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[0]:Q,16056
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[1]:SLn,18180
data_out_obuf[4]/U_IOTRI:D,
data_out_obuf[4]/U_IOTRI:DOUT,
data_out_obuf[4]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4:A,15891
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4:B,18323
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4:C,18270
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4:Y,15891
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[2]:SLn,18180
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:A,17553
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:B,15824
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:C,17462
uart_i/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1_1.CO1:Y,15824
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:CLK,18318
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:D,17376
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[2]:Q,18318
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:B,17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:CC,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:P,17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:S,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNITQEV8[10]:Y3A,
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:A,17360
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:B,16608
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:D,18147
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1]:Y,16608
uart_i/COREUART_C0_0/make_TX/tx_byte[6]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[6]:CLK,15717
uart_i/COREUART_C0_0/make_TX/tx_byte[6]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[6]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[6]:Q,15717
parity_err_out_obuf/U_IOPAD:D,
parity_err_out_obuf/U_IOPAD:E,
parity_err_out_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:D,19111
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[0]:Q,19105
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:A,18329
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:B,17522
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:C,18261
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:D,18153
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3]:Y,17522
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[0]:A,18353
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[0]:B,17383
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[0]:C,18256
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[0]:D,18212
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[0]:Y,17383
uart_reader_i/LED2_RNO:A,18213
uart_reader_i/LED2_RNO:B,
uart_reader_i/LED2_RNO:Y,18213
rxrdy_out_obuf/U_IOPAD:D,
rxrdy_out_obuf/U_IOPAD:E,
rxrdy_out_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/samples[2]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[2]:CLK,16542
uart_i/COREUART_C0_0/make_RX/samples[2]:D,
uart_i/COREUART_C0_0/make_RX/samples[2]:EN,18844
uart_i/COREUART_C0_0/make_RX/samples[2]:Q,16542
data_out_obuf[1]/U_IOPAD:D,
data_out_obuf[1]/U_IOPAD:E,
data_out_obuf[1]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/make_parity_err.un98_baud_clock:A,17486
uart_i/COREUART_C0_0/make_RX/make_parity_err.un98_baud_clock:B,16678
uart_i/COREUART_C0_0/make_RX/make_parity_err.un98_baud_clock:C,17381
uart_i/COREUART_C0_0/make_RX/make_parity_err.un98_baud_clock:Y,16678
uart_reader_i/uart_wr_state[1]:CLK,18014
uart_reader_i/uart_wr_state[1]:D,18316
uart_reader_i/uart_wr_state[1]:EN,
uart_reader_i/uart_wr_state[1]:Q,18014
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:CLK,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[0]:SLn,18180
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[7]:Q,19105
uart_i/COREUART_C0_0/make_TX/tx_parity_RNO:A,18231
uart_i/COREUART_C0_0/make_TX/tx_parity_RNO:B,18164
uart_i/COREUART_C0_0/make_TX/tx_parity_RNO:C,17189
uart_i/COREUART_C0_0/make_TX/tx_parity_RNO:Y,17189
uart_reader_i/LED3:CLK,
uart_reader_i/LED3:EN,18225
uart_reader_i/LED3:Q,
uart_reader_i/LED3:SLn,
uart_i/COREUART_C0_0/make_RX/receive_count[1]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[1]:CLK,15945
uart_i/COREUART_C0_0/make_RX/receive_count[1]:D,16461
uart_i/COREUART_C0_0/make_RX/receive_count[1]:EN,18844
uart_i/COREUART_C0_0/make_RX/receive_count[1]:Q,15945
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:CLK,16678
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:D,15824
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[2]:Q,16678
uart_i/COREUART_C0_0/tx_hold_reg[0]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[0]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[0]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[0]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[0]:Q,19111
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:A,17513
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:B,16633
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:C,17428
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:D,17358
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a5[0]:Y,16633
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[4]:SLn,18180
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:CLK,15791
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:D,18294
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:EN,18033
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[0]:Q,15791
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:CLK,16199
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[10]:Q,16199
uart_reader_i/uart_wr_state_srsts[0]:A,18355
uart_reader_i/uart_wr_state_srsts[0]:B,18304
uart_reader_i/uart_wr_state_srsts[0]:C,18264
uart_reader_i/uart_wr_state_srsts[0]:Y,18264
uart_reader_i/DATA_IN[5]:CLK,19111
uart_reader_i/DATA_IN[5]:D,19105
uart_reader_i/DATA_IN[5]:EN,18014
uart_reader_i/DATA_IN[5]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:A,15937
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:B,16686
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:C,16627
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10:Y,15937
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_1_sqmuxa_i:A,18163
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_1_sqmuxa_i:B,18066
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_1_sqmuxa_i:C,18139
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1_1_sqmuxa_i:Y,18066
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:B,17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:CC,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:P,17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:S,16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIRBH55[5]:Y3A,
I_1/U0:A,
I_1/U0:Y,
uart_i/COREUART_C0_0/make_RX/receive_count[3]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[3]:CLK,15879
uart_i/COREUART_C0_0/make_RX/receive_count[3]:D,15858
uart_i/COREUART_C0_0/make_RX/receive_count[3]:EN,18844
uart_i/COREUART_C0_0/make_RX/receive_count[3]:Q,15879
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_0:A,15822
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_0:B,16634
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_0:C,16607
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_0:D,16563
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_0:Y,15822
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:CLK,17376
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:D,18231
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[0]:Q,17376
framing_err_out_Z:CLK,
framing_err_out_Z:D,19105
framing_err_out_Z:Q,
uart_reader_i/OEN_RNO:A,18239
uart_reader_i/OEN_RNO:B,
uart_reader_i/OEN_RNO:Y,18239
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[4]:Q,19105
uart_reader_i/DATA_IN[4]:CLK,19111
uart_reader_i/DATA_IN[4]:D,19105
uart_reader_i/DATA_IN[4]:EN,18014
uart_reader_i/DATA_IN[4]:Q,19111
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0:A,15968
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0:B,15937
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0:Y,15937
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4_RNO:A,17606
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4_RNO:B,15957
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4_RNO:C,15891
uart_i/COREUART_C0_0/make_TX/xmit_par_calc.tx_parity_4_RNO:Y,15891
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:A,18163
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:B,18066
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:C,18133
uart_i/COREUART_C0_0/make_RX/framing_error_i_RNO:Y,18066
data_out_obuf[3]/U_IOPAD:D,
data_out_obuf[3]/U_IOPAD:E,
data_out_obuf[3]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_TX/xmit_state[2]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[2]:CLK,17462
uart_i/COREUART_C0_0/make_TX/xmit_state[2]:D,16536
uart_i/COREUART_C0_0/make_TX/xmit_state[2]:Q,17462
uart_i/COREUART_C0_0/make_RX/samples[0]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[0]:CLK,16613
uart_i/COREUART_C0_0/make_RX/samples[0]:D,19100
uart_i/COREUART_C0_0/make_RX/samples[0]:EN,18844
uart_i/COREUART_C0_0/make_RX/samples[0]:Q,16613
LED4_obuf/U_IOPAD:D,
LED4_obuf/U_IOPAD:E,
LED4_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_TX/xmit_state[0]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[0]:CLK,18212
uart_i/COREUART_C0_0/make_TX/xmit_state[0]:D,19100
uart_i/COREUART_C0_0/make_TX/xmit_state[0]:EN,18033
uart_i/COREUART_C0_0/make_TX/xmit_state[0]:Q,18212
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:A,15893
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:B,15858
uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2:Y,15858
uart_reader_i/rstn_1:A,
uart_reader_i/rstn_1:B,
uart_reader_i/rstn_1:Y,
data_out_obuf[1]/U_IOTRI:D,
data_out_obuf[1]/U_IOTRI:DOUT,
data_out_obuf[1]/U_IOTRI:EOUT,
data_out_Z[2]:CLK,
data_out_Z[2]:D,19105
data_out_Z[2]:Q,
uart_reader_i/DATA_IN[6]:CLK,19111
uart_reader_i/DATA_IN[6]:D,19105
uart_reader_i/DATA_IN[6]:EN,18014
uart_reader_i/DATA_IN[6]:Q,19111
LED3_obuf/U_IOTRI:D,
LED3_obuf/U_IOTRI:DOUT,
LED3_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:A,17548
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:B,17520
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:C,17397
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:D,17399
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5:Y,17397
uart_reader_i/DATA_IN_0_sqmuxa_0_a2_i:A,18353
uart_reader_i/DATA_IN_0_sqmuxa_0_a2_i:B,18300
uart_reader_i/DATA_IN_0_sqmuxa_0_a2_i:C,
uart_reader_i/DATA_IN_0_sqmuxa_0_a2_i:D,18206
uart_reader_i/DATA_IN_0_sqmuxa_0_a2_i:Y,18206
uart_i/COREUART_C0_0/make_RX/receive_full_int:ALn,
uart_i/COREUART_C0_0/make_RX/receive_full_int:CLK,18112
uart_i/COREUART_C0_0/make_RX/receive_full_int:D,19018
uart_i/COREUART_C0_0/make_RX/receive_full_int:EN,17276
uart_i/COREUART_C0_0/make_RX/receive_full_int:Q,18112
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:A,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:B,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:C,16044
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_8:Y,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:B,18229
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:CC,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:P,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:S,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNO[12]:Y3A,
rxrdy_out_obuf/U_IOTRI:D,
rxrdy_out_obuf/U_IOTRI:DOUT,
rxrdy_out_obuf/U_IOTRI:EOUT,
clk_ibuf/U_IOPAD:PAD,
clk_ibuf/U_IOPAD:Y,
framing_err_out_obuf/U_IOTRI:D,
framing_err_out_obuf/U_IOTRI:DOUT,
framing_err_out_obuf/U_IOTRI:EOUT,
tx_obuf/U_IOTRI:D,
tx_obuf/U_IOTRI:DOUT,
tx_obuf/U_IOTRI:EOUT,
rstn_ibuf/U_IOIN:Y,
rstn_ibuf/U_IOIN:YIN,
data_out_obuf[3]/U_IOTRI:D,
data_out_obuf[3]/U_IOTRI:DOUT,
data_out_obuf[3]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[2]:A,18359
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[2]:B,18312
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[2]:C,17376
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[2]:Y,17376
data_out_obuf[0]/U_IOPAD:D,
data_out_obuf[0]/U_IOPAD:E,
data_out_obuf[0]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:A,17360
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:B,15824
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:C,18250
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:D,18159
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3]:Y,15824
LED2_obuf/U_IOTRI:D,
LED2_obuf/U_IOTRI:DOUT,
LED2_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:CLK,17291
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:D,18212
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:EN,18844
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_clock:Q,17291
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:B,17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:CC,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:P,17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:S,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNICDNS6[7]:Y3A,
uart_i/COREUART_C0_0/make_TX/tx_xhdl2:ALn,
uart_i/COREUART_C0_0/make_TX/tx_xhdl2:CLK,
uart_i/COREUART_C0_0/make_TX/tx_xhdl2:D,15717
uart_i/COREUART_C0_0/make_TX/tx_xhdl2:EN,17189
uart_i/COREUART_C0_0/make_TX/tx_xhdl2:Q,
uart_i/COREUART_C0_0/make_TX/tx_byte[1]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[1]:CLK,16607
uart_i/COREUART_C0_0/make_TX/tx_byte[1]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[1]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[1]:Q,16607
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[4]:A,18329
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[4]:B,18322
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[4]:C,16627
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[4]:D,17226
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[4]:Y,16627
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:B,17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:CC,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:P,17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:S,16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIJSKD3[1]:Y3A,
uart_reader_i/LED2:CLK,
uart_reader_i/LED2:EN,18213
uart_reader_i/LED2:Q,
uart_reader_i/LED2:SLn,
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:A,17422
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:B,17377
uart_i/COREUART_C0_0/make_RX/rx_state_s1_0_a5:Y,17377
uart_i/COREUART_C0_0/make_RX/overflow_int:ALn,
uart_i/COREUART_C0_0/make_RX/overflow_int:CLK,18139
uart_i/COREUART_C0_0/make_RX/overflow_int:D,17345
uart_i/COREUART_C0_0/make_RX/overflow_int:EN,18844
uart_i/COREUART_C0_0/make_RX/overflow_int:Q,18139
uart_i/COREUART_C0_0/make_TX/tx_parity:ALn,
uart_i/COREUART_C0_0/make_TX/tx_parity:CLK,18323
uart_i/COREUART_C0_0/make_TX/tx_parity:D,15891
uart_i/COREUART_C0_0/make_TX/tx_parity:EN,17189
uart_i/COREUART_C0_0/make_TX/tx_parity:Q,18323
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[10],15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[11],15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[1],17070
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[2],16279
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[3],16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[4],16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[5],15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[6],16053
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[7],16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[8],15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CC[9],16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:CO,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[0],16784
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[10],17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[11],17995
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[1],15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[2],17848
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[3],16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[4],17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[5],17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[6],17869
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[7],16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[8],17910
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:P[9],16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[10],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[11],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[2],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[3],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[4],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[5],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[6],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[7],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[8],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3A[9],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[0],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[10],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[11],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[1],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[2],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[3],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[4],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[5],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[6],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[7],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[8],
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1_CC_0:Y3[9],
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:A,17486
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:B,18323
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:C,18174
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2_RNO:Y,17486
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:A,18239
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:B,18205
uart_i/COREUART_C0_0/RXRDY_NEW.un1_rx_fifo:Y,18205
uart_i/COREUART_C0_0/make_TX/xmit_state[1]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[1]:CLK,18322
uart_i/COREUART_C0_0/make_TX/xmit_state[1]:D,16627
uart_i/COREUART_C0_0/make_TX/xmit_state[1]:Q,18322
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:A,18335
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:B,18292
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:C,18250
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1]:Y,18250
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[0]:A,18231
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[0]:B,18318
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[0]:Y,18231
framing_err_out_obuf/U_IOPAD:D,
framing_err_out_obuf/U_IOPAD:E,
framing_err_out_obuf/U_IOPAD:PAD,
data_out_Z[1]:CLK,
data_out_Z[1]:D,19105
data_out_Z[1]:Q,
LED4_obuf/U_IOTRI:DOUT,
LED4_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/tx_hold_reg[5]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[5]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[5]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[5]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[5]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,16591
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,16543
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,16370
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,16370
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:A,16661
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:B,16667
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:C,17491
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:D,17395
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1:Y,16661
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:ALn,
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:CLK,17458
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:D,19018
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:EN,18066
uart_i/COREUART_C0_0/make_RX/overflow_xhdl1:Q,17458
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:CLK,16667
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:D,15824
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[3]:Q,16667
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_1_wmux:A,15847
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_1_wmux:B,15791
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_1_wmux:C,15761
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_1_wmux:D,15717
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_1_wmux:Y,15717
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:B,16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:C,17789
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:CC,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:P,16015
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:S,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIQVBS6[6]:Y3A,
uart_reader_i/DATA_IN[2]:CLK,19111
uart_reader_i/DATA_IN[2]:D,19105
uart_reader_i/DATA_IN[2]:EN,18014
uart_reader_i/DATA_IN[2]:Q,19111
data_out_obuf[2]/U_IOPAD:D,
data_out_obuf[2]/U_IOPAD:E,
data_out_obuf[2]/U_IOPAD:PAD,
uart_reader_i/LED3_RNO:A,18225
uart_reader_i/LED3_RNO:B,
uart_reader_i/LED3_RNO:Y,18225
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:CLK,18250
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:D,17479
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[1]:Q,18250
LED1_obuf/U_IOPAD:D,
LED1_obuf/U_IOPAD:E,
LED1_obuf/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:A,16461
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:B,18294
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:C,18221
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[1]:Y,16461
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:A,18329
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:B,17522
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:C,18244
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2]:Y,17522
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:ALn,
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:CLK,18261
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:D,17366
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:EN,18844
uart_i/COREUART_C0_0/make_RX/rx_parity_calc:Q,18261
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:A,16650
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:B,16668
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:C,16542
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:D,16370
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o5[0]:Y,16370
uart_i/COREUART_C0_0/make_RX/rx_state[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_state[1]:CLK,15893
uart_i/COREUART_C0_0/make_RX/rx_state[1]:D,15937
uart_i/COREUART_C0_0/make_RX/rx_state[1]:EN,18103
uart_i/COREUART_C0_0/make_RX/rx_state[1]:Q,15893
uart_reader_i/LED1:CLK,
uart_reader_i/LED1:EN,17392
uart_reader_i/LED1:Q,
uart_reader_i/LED1:SLn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:B,17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:CC,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:P,17934
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:S,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI1JTJ8[9]:Y3A,
LED2_obuf/U_IOPAD:D,
LED2_obuf/U_IOPAD:E,
LED2_obuf/U_IOPAD:PAD,
button1_ibuf/U_IOPAD:PAD,
button1_ibuf/U_IOPAD:Y,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[3]:Q,19105
data_out_obuf[2]/U_IOTRI:D,
data_out_obuf[2]/U_IOTRI:DOUT,
data_out_obuf[2]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:D,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[7]:SLn,18180
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_a5_1:A,16729
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_a5_1:B,15858
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_a5_1:C,16655
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_a5_1:D,16544
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_a5_1:Y,15858
data_out_Z[4]:CLK,
data_out_Z[4]:D,19105
data_out_Z[4]:Q,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[1]:A,17479
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[1]:B,18312
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.SUM[1]:Y,17479
data_out_obuf[5]/U_IOTRI:D,
data_out_obuf[5]/U_IOTRI:DOUT,
data_out_obuf[5]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rx_state[0]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_state[0]:CLK,15858
uart_i/COREUART_C0_0/make_RX/rx_state[0]:D,15937
uart_i/COREUART_C0_0/make_RX/rx_state[0]:EN,18844
uart_i/COREUART_C0_0/make_RX/rx_state[0]:Q,15858
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:CLK,16240
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:D,16003
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[11]:Q,16240
data_out_obuf[6]/U_IOPAD:D,
data_out_obuf[6]/U_IOPAD:E,
data_out_obuf[6]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/tx_hold_reg[4]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[4]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[4]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[4]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[4]:Q,19111
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:A,18057
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:B,17196
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:C,17081
uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0:Y,17081
uart_reader_i/DATA_IN[0]:CLK,19111
uart_reader_i/DATA_IN[0]:D,19105
uart_reader_i/DATA_IN[0]:EN,18014
uart_reader_i/DATA_IN[0]:Q,19111
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0_0:A,17553
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0_0:B,17520
uart_i/COREUART_C0_0/make_RX/framing_error_int_0_sqmuxa_0_a5_0_0:Y,17520
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:A,17360
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:B,16608
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:C,18238
uart_i/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0]:Y,16608
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[6]:SLn,18180
uart_i/COREUART_C0_0/make_TX/tx_byte[5]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[5]:CLK,16502
uart_i/COREUART_C0_0/make_TX/tx_byte[5]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[5]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[5]:Q,16502
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:B,17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:CC,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:P,17919
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:S,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIB0655[4]:Y3A,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0:A,17285
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0:B,17376
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/make_xmit_clock.xmit_cntr_3_1.CO0:Y,17285
rxrdy_out_Z:CLK,
rxrdy_out_Z:D,19082
rxrdy_out_Z:Q,
uart_reader_i/uart_wr_state[0]:CLK,18198
uart_reader_i/uart_wr_state[0]:D,18264
uart_reader_i/uart_wr_state[0]:EN,
uart_reader_i/uart_wr_state[0]:Q,18198
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:A,17486
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:B,17366
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:C,18261
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:D,17399
uart_i/COREUART_C0_0/make_RX/rx_par_calc.rx_parity_calc_3_u:Y,17366
data_out_Z[5]:CLK,
data_out_Z[5]:D,19105
data_out_Z[5]:Q,
uart_i/COREUART_C0_0/tx_hold_reg[2]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[2]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[2]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[2]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[2]:Q,19111
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:CLK,16370
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:D,17266
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int:Q,16370
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:CLK,16711
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:D,16608
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt[1]:Q,16711
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:CLK,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:D,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[3]:Q,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:A,17018
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:B,16056
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:C,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:CC,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:D,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:P,16784
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_1_RNIE7FM1:Y3A,
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:A,18103
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:B,18170
uart_i/COREUART_C0_0/make_RX/rx_statece[1]:Y,18103
txrdy_out_obuf/U_IOPAD:D,
txrdy_out_obuf/U_IOPAD:E,
txrdy_out_obuf/U_IOPAD:PAD,
LED3_obuf/U_IOPAD:D,
LED3_obuf/U_IOPAD:E,
LED3_obuf/U_IOPAD:PAD,
data_out_obuf[6]/U_IOTRI:D,
data_out_obuf[6]/U_IOTRI:DOUT,
data_out_obuf[6]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:A,16645
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:B,16613
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:C,16542
uart_i/COREUART_C0_0/make_RX/rx_filtered_i_o2:Y,16542
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:A,17407
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:B,17505
uart_i/COREUART_C0_0/make_RX/stop_strobe_i_1_sqmuxa_0_a5:Y,17407
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1[0]:A,16762
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1[0]:B,16710
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1[0]:C,16650
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1[0]:Y,16650
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:CLK,17018
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:D,15957
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[12]:Q,17018
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:A,17448
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:B,15937
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:C,18226
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18:Y,15937
uart_i/COREUART_C0_0/make_TX/tx_xhdl2_RNO:A,18236
uart_i/COREUART_C0_0/make_TX/tx_xhdl2_RNO:B,18194
uart_i/COREUART_C0_0/make_TX/tx_xhdl2_RNO:C,17189
uart_i/COREUART_C0_0/make_TX/tx_xhdl2_RNO:Y,17189
uart_i/COREUART_C0_0/make_RX/receive_count[2]:ALn,
uart_i/COREUART_C0_0/make_RX/receive_count[2]:CLK,15937
uart_i/COREUART_C0_0/make_RX/receive_count[2]:D,16370
uart_i/COREUART_C0_0/make_RX/receive_count[2]:EN,18844
uart_i/COREUART_C0_0/make_RX/receive_count[2]:Q,15937
uart_i/COREUART_C0_0/tx_hold_reg[1]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[1]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[1]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[1]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[1]:Q,19111
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:B,16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:C,17917
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:CC,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:P,16143
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:S,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNID3IJ8[8]:Y3A,
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO:A,17517
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO:B,17462
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO:C,15822
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO:D,15717
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i_RNO:Y,15717
data_out_obuf[4]/U_IOPAD:D,
data_out_obuf[4]/U_IOPAD:E,
data_out_obuf[4]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_TX/tx_byte[4]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[4]:CLK,15761
uart_i/COREUART_C0_0/make_TX/tx_byte[4]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[4]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[4]:Q,15761
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:CLK,18327
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:D,17285
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/xmit_cntr[3]:Q,18327
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i:A,18361
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i:B,18323
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i:C,15717
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i:D,18153
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_3_iv_i:Y,15717
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:CLK,17437
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:D,17522
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:EN,18033
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[3]:Q,17437
data_out_obuf[0]/U_IOTRI:D,
data_out_obuf[0]/U_IOTRI:DOUT,
data_out_obuf[0]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:CLK,17369
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:D,17522
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:EN,18033
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[2]:Q,17369
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:A,15824
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:B,16611
uart_i/COREUART_C0_0/make_RX/make_parity_err.un87_baud_clock_0_a5:Y,15824
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:A,17276
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:B,17381
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:C,18077
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:D,17276
uart_i/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_1_i:Y,17276
uart_i/COREUART_C0_0/make_TX/tx_byte[2]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[2]:CLK,15822
uart_i/COREUART_C0_0/make_TX/tx_byte[2]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[2]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[2]:Q,15822
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:EN,17242
uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5[2]:Q,19105
uart_reader_i/DATA_IN[3]:CLK,19111
uart_reader_i/DATA_IN[3]:D,19105
uart_reader_i/DATA_IN[3]:EN,18014
uart_reader_i/DATA_IN[3]:Q,19111
txrdy_out_obuf/U_IOTRI:D,
txrdy_out_obuf/U_IOTRI:DOUT,
txrdy_out_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_0:A,16724
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_0:B,15858
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_0:C,17422
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_0:D,17306
uart_i/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_2_131_i_0:Y,15858
rx_ibuf/U_IOPAD:PAD,
rx_ibuf/U_IOPAD:Y,
rstn_ibuf/U_IOPAD:PAD,
rstn_ibuf/U_IOPAD:Y,
uart_reader_i/DATA_IN[1]:CLK,19111
uart_reader_i/DATA_IN[1]:D,19105
uart_reader_i/DATA_IN[1]:EN,18014
uart_reader_i/DATA_IN[1]:Q,19111
uart_i/COREUART_C0_0/tx_hold_reg[3]:ALn,
uart_i/COREUART_C0_0/tx_hold_reg[3]:CLK,19111
uart_i/COREUART_C0_0/tx_hold_reg[3]:D,19111
uart_i/COREUART_C0_0/tx_hold_reg[3]:EN,18901
uart_i/COREUART_C0_0/tx_hold_reg[3]:Q,19111
uart_i/COREUART_C0_0/make_TX/xmit_state[4]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[4]:CLK,18236
uart_i/COREUART_C0_0/make_TX/xmit_state[4]:D,18322
uart_i/COREUART_C0_0/make_TX/xmit_state[4]:Q,18236
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:B,16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:C,17849
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:CC,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:P,16075
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:S,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNIECF45[2]:Y3A,
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:ALn,
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:CLK,18205
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:D,17407
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:EN,18844
uart_i/COREUART_C0_0/make_RX/stop_strobe_i:Q,18205
uart_i/COREUART_C0_0/make_TX/txrdy_int:ALn,
uart_i/COREUART_C0_0/make_TX/txrdy_int:CLK,18225
uart_i/COREUART_C0_0/make_TX/txrdy_int:D,19018
uart_i/COREUART_C0_0/make_TX/txrdy_int:EN,17255
uart_i/COREUART_C0_0/make_TX/txrdy_int:Q,18225
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[3]:SLn,18180
LED1_obuf/U_IOTRI:D,
LED1_obuf/U_IOTRI:DOUT,
LED1_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:B,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:C,17720
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:CC,17070
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:P,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:S,16400
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNI7L9D3[0]:Y3A,
uart_i/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:A,18163
uart_i/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:B,17255
uart_i/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:C,18116
uart_i/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i:Y,17255
overflow_err_out_Z:CLK,
overflow_err_out_Z:D,19105
overflow_err_out_Z:Q,
overflow_err_out_obuf/U_IOTRI:D,
overflow_err_out_obuf/U_IOTRI:DOUT,
overflow_err_out_obuf/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_a2[1]:A,18355
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_a2[1]:B,18322
uart_i/COREUART_C0_0/make_TX/xmit_state_ns_a2[1]:Y,18322
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_2_wmux:A,15952
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_2_wmux:B,15894
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_2_wmux:C,15866
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_2_wmux:D,15822
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_2_wmux:Y,15822
uart_i/COREUART_C0_0/make_RX/samples[1]:ALn,
uart_i/COREUART_C0_0/make_RX/samples[1]:CLK,16645
uart_i/COREUART_C0_0/make_RX/samples[1]:D,19100
uart_i/COREUART_C0_0/make_RX/samples[1]:EN,18844
uart_i/COREUART_C0_0/make_RX/samples[1]:Q,16645
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:A,16174
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:B,16133
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:C,16088
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:D,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr_7:Y,15990
I_1/U0_RGB1:A,
I_1/U0_RGB1:Y,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:ALn,
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:CLK,17495
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:D,17486
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:EN,16484
uart_i/COREUART_C0_0/make_RX/parity_err_xhdl2:Q,17495
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0_0:A,17489
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0_0:B,17434
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0_0:C,17276
uart_i/COREUART_C0_0/make_RX/un1_samples8_2_0_0:Y,17276
uart_i/COREUART_C0_0/make_TX/xmit_state_RNO[2]:A,18347
uart_i/COREUART_C0_0/make_TX/xmit_state_RNO[2]:B,18288
uart_i/COREUART_C0_0/make_TX/xmit_state_RNO[2]:C,17317
uart_i/COREUART_C0_0/make_TX/xmit_state_RNO[2]:D,16536
uart_i/COREUART_C0_0/make_TX/xmit_state_RNO[2]:Y,16536
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:CLK,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:D,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:Q,19105
uart_i/COREUART_C0_0/make_RX/rx_shift[5]:SLn,18180
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:CLK,16044
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:D,15972
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[7]:Q,16044
CFG0_GND_INST:Y,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:CLK,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:D,16029
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[8]:Q,16089
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:B,17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:CC,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:P,17846
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:S,16022
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:Y3,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr_RNISLQ45[3]:Y3A,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:CLK,15847
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:D,18250
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:EN,18033
uart_i/COREUART_C0_0/make_TX/xmit_bit_sel[1]:Q,15847
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[2]:A,18347
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[2]:B,17379
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[2]:C,18261
uart_i/COREUART_C0_0/make_TX/xmit_state_ns[2]:Y,17379
uart_reader_i/DATA_IN_0_sqmuxa_0_a2:A,18198
uart_reader_i/DATA_IN_0_sqmuxa_0_a2:B,18135
uart_reader_i/DATA_IN_0_sqmuxa_0_a2:C,
uart_reader_i/DATA_IN_0_sqmuxa_0_a2:D,18014
uart_reader_i/DATA_IN_0_sqmuxa_0_a2:Y,18014
uart_i/COREUART_C0_0/make_TX/tx_byte[3]:ALn,
uart_i/COREUART_C0_0/make_TX/tx_byte[3]:CLK,16563
uart_i/COREUART_C0_0/make_TX/tx_byte[3]:D,19111
uart_i/COREUART_C0_0/make_TX/tx_byte[3]:EN,17251
uart_i/COREUART_C0_0/make_TX/tx_byte[3]:Q,16563
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:CLK,15946
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:D,16007
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[6]:Q,15946
uart_i/COREUART_C0_0/rxrdy_xhdl4:ALn,
uart_i/COREUART_C0_0/rxrdy_xhdl4:CLK,18135
uart_i/COREUART_C0_0/rxrdy_xhdl4:D,19094
uart_i/COREUART_C0_0/rxrdy_xhdl4:EN,18205
uart_i/COREUART_C0_0/rxrdy_xhdl4:Q,18135
uart_i/COREUART_C0_0/make_TX/xmit_state[3]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[3]:CLK,18116
uart_i/COREUART_C0_0/make_TX/xmit_state[3]:D,17379
uart_i/COREUART_C0_0/make_TX/xmit_state[3]:Q,18116
data_out_obuf[5]/U_IOPAD:D,
data_out_obuf[5]/U_IOPAD:E,
data_out_obuf[5]/U_IOPAD:PAD,
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:A,17439
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:B,17399
uart_i/COREUART_C0_0/make_RX/rx_state_s2_0_o2:Y,17399
data_out_obuf[7]/U_IOTRI:D,
data_out_obuf[7]/U_IOTRI:DOUT,
data_out_obuf[7]/U_IOTRI:EOUT,
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_1:A,15717
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_1:B,16533
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_1:C,16502
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_1:D,16458
uart_i/COREUART_C0_0/make_TX/xmit_sel.tx_xhdl2_1_7_1_wmux_1:Y,15717
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:A,16818
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:B,16775
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:C,16699
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:D,16667
uart_i/COREUART_C0_0/make_RX/rx_bit_cnt_RNI2O091[1]:Y,16667
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:A,16561
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:B,16536
uart_i/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_o2[1]:Y,16536
uart_i/COREUART_C0_0/make_TX/xmit_state[5]:ALn,
uart_i/COREUART_C0_0/make_TX/xmit_state[5]:CLK,18194
uart_i/COREUART_C0_0/make_TX/xmit_state[5]:D,17383
uart_i/COREUART_C0_0/make_TX/xmit_state[5]:Q,18194
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:ALn,
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:CLK,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:D,18227
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:EN,17081
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:Q,19111
uart_i/COREUART_C0_0/make_RX/rx_shift[8]:SLn,18180
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:A,17488
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:B,17451
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:C,15858
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:D,17213
uart_i/COREUART_C0_0/make_RX/receive_count_RNO[3]:Y,15858
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:CLK,16133
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:D,15994
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[4]:Q,16133
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:A,15988
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:B,15945
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:C,15879
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:D,15824
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8:Y,15824
data_out_Z[7]:CLK,
data_out_Z[7]:D,19105
data_out_Z[7]:Q,
uart_i/COREUART_C0_0/make_RX/framing_error_i:ALn,
uart_i/COREUART_C0_0/make_RX/framing_error_i:CLK,17392
uart_i/COREUART_C0_0/make_RX/framing_error_i:D,18231
uart_i/COREUART_C0_0/make_RX/framing_error_i:EN,18066
uart_i/COREUART_C0_0/make_RX/framing_error_i:Q,17392
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:A,17582
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:B,17544
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:C,15937
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:D,17386
uart_i/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14:Y,15937
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:CLK,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:D,15976
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[9]:Q,16130
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:ALn,
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:CLK,15990
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:D,16073
uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_cntr[2]:Q,15990
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:A,18353
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:B,17509
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:C,17345
uart_i/COREUART_C0_0/make_RX/rcv_sm.overflow_int_3:Y,17345
data_out_Z[0]:CLK,
data_out_Z[0]:D,19105
data_out_Z[0]:Q,
txrdy_out_Z:CLK,
txrdy_out_Z:D,19094
txrdy_out_Z:Q,
data_out[7],
data_out[6],
data_out[5],
data_out[4],
data_out[3],
data_out[2],
data_out[1],
data_out[0],
clk,
rstn,
button1,
LED1,
LED2,
LED3,
LED4,
framing_err_out,
overflow_err_out,
parity_err_out,
rxrdy_out,
txrdy_out,
rx,
tx,
button2,
