Flow report for uc
Sun May 14 05:08:53 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+---------------------------+--------------------------------------------+
; Flow Status               ; Successful - Sun May 14 05:08:53 2017      ;
; Quartus II 64-Bit Version ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name             ; uc                                         ;
; Top-level Entity Name     ; Div                                        ;
; Family                    ; MAX V                                      ;
; Total logic elements      ; 0 / 570 ( 0 % )                            ;
; Total pins                ; 137 / 159 ( 86 % )                         ;
; Total virtual pins        ; 0                                          ;
; UFM blocks                ; 0 / 1 ( 0 % )                              ;
; Device                    ; 5M570ZF256C4                               ;
; Timing Models             ; Final                                      ;
+---------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/14/2017 05:07:21 ;
; Main task         ; Compilation         ;
; Revision Name     ; uc                  ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                               ;
+---------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; Assignment Name                 ; Value                                         ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------+-----------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID           ; 189211247684705.149474924112192               ; --            ; --          ; --             ;
; EDA_GENERATE_FUNCTIONAL_NETLIST ; On                                            ; --            ; --          ; eda_simulation ;
; EDA_NETLIST_WRITER_OUTPUT_DIR   ; /home/pet/Documents/Hardware/simulation/qsim/ ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT          ; Verilog Hdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL             ; ModelSim-Altera (Verilog)                     ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                  ; 1 ps                                          ; --            ; --          ; eda_simulation ;
; PROJECT_OUTPUT_DIRECTORY        ; output_files                                  ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                ; Div                                           ; uc            ; --          ; --             ;
+---------------------------------+-----------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:02     ; 1.0                     ; 661 MB              ; 00:00:01                           ;
; Fitter                    ; 00:00:04     ; 1.0                     ; 789 MB              ; 00:00:03                           ;
; Assembler                 ; 00:00:01     ; 1.0                     ; 592 MB              ; 00:00:01                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 580 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 827 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 858 MB              ; 00:00:01                           ;
; EDA Netlist Writer        ; 00:00:01     ; 1.0                     ; 858 MB              ; 00:00:01                           ;
; Total                     ; 00:00:11     ; --                      ; --                  ; 00:00:09                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                             ;
+---------------------------+------------------+----------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+---------------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis      ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; Fitter                    ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; Assembler                 ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; TimeQuest Timing Analyzer ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
; EDA Netlist Writer        ; ubuntu-pet04     ; Ubuntu 14.04.5 ; 14         ; x86_64         ;
+---------------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off uc -c uc
quartus_fit --read_settings_files=off --write_settings_files=off uc -c uc
quartus_asm --read_settings_files=off --write_settings_files=off uc -c uc
quartus_sta uc -c uc
quartus_eda --read_settings_files=off --write_settings_files=off uc -c uc
quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog uc -c uc --vector_source=/home/pet/Documents/Hardware/div.vwf --testbench_file=/home/pet/Documents/Hardware/simulation/qsim/div.vwf.vt
quartus_eda --functional=on --flatten_buses=off --simulation=on --tool=modelsim_oem --format=verilog --output_directory=/home/pet/Documents/Hardware/simulation/qsim/ uc -c uc



