# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
![image](https://github.com/AjayM014/Experiment--02-Implementation-of-combinational-logic-/assets/150011759/8a93795c-db0e-43c2-ae7f-641c92ba20bd)

/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: AJAY M
RegisterNumber:  23013424
*/
## RTL realization
![image](https://github.com/AjayM014/Experiment--02-Implementation-of-combinational-logic-/assets/150011759/b59f3401-0a84-416f-9a97-c6d02861b993)

## Output:
![image](https://github.com/AjayM014/Experiment--02-Implementation-of-combinational-logic-/assets/150011759/cfbdebd8-562e-444b-bc68-5dc4aa548a3f)

## RTL
## Timing Diagram
## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
