From c5c98d6c23132c2a73a4488316e55f627f1387a7 Mon Sep 17 00:00:00 2001
From: Han Xu <b45815@freescale.com>
Date: Fri, 8 May 2015 13:33:57 -0500
Subject: [PATCH 1070/1594] MLK-10766: mtd: qspi: disable DDR_EN bit before SW
 reset

commit cc2500bb20a620e191cbb20c346660d260d1e7d7 from
git://git.freescale.com/imx/linux-2.6-imx.git

i.MX7D QSPI does not work if SW reset SWRSTHD and SWRSTSD bit in MCR
register with DDR_EN bit enabled. Disable DDR_EN before any SW reset as
a workaround to solve the issue TKT264660.

Signed-off-by: Han Xu <b45815@freescale.com>
---
 drivers/mtd/spi-nor/fsl-quadspi.c |    5 +++++
 1 files changed, 5 insertions(+), 0 deletions(-)

diff --git a/drivers/mtd/spi-nor/fsl-quadspi.c b/drivers/mtd/spi-nor/fsl-quadspi.c
index 5ea65fe..185f651 100644
--- a/drivers/mtd/spi-nor/fsl-quadspi.c
+++ b/drivers/mtd/spi-nor/fsl-quadspi.c
@@ -766,6 +766,11 @@ static int fsl_qspi_nor_setup(struct fsl_qspi *q)
 	if (ret)
 		return ret;
 
+	/* clear the DDR_EN bit */
+	reg = readl(base + QUADSPI_MCR);
+	writel(~(QUADSPI_MCR_DDR_EN_MASK) & reg, base + QUADSPI_MCR);
+	udelay(1);
+
 	/* Reset the module */
 	writel(QUADSPI_MCR_SWRSTSD_MASK | QUADSPI_MCR_SWRSTHD_MASK,
 		base + QUADSPI_MCR);
-- 
1.7.5.4

