prob:You are given a module my_dff with two inputs and one output (that implements a D flip-flop). Instantiate three of them, then chain them together to make a shift register of length 3. The clk port needs to be connected to all instances.

The module provided to you is: module my_dff ( input clk, input d, output q );

sol:
module top_module (
    input clk,
    input d,
    output q
);

    // Declare internal wires for connecting the flip-flops
    wire q1, q2;

    // Instantiate the first D flip-flop
    my_dff dff1 (
        .clk(clk),
        .d(d),
        .q(q1)
    );

    // Instantiate the second D flip-flop
    my_dff dff2 (
        .clk(clk),
        .d(q1),
        .q(q2)
    );

    // Instantiate the third D flip-flop
    my_dff dff3 (
        .clk(clk),
        .d(q2),
        .q(q)
    );

endmodule
