
sbreak.elf:     file format elf32-littleriscv


Disassembly of section .text.init:

00000000 <_start>:
   0:	0040006f          	j	4 <reset_vector>

00000004 <reset_vector>:
   4:	00000093          	li	ra,0
   8:	00000113          	li	sp,0
   c:	00000193          	li	gp,0
  10:	00000213          	li	tp,0
  14:	00000293          	li	t0,0
  18:	00000313          	li	t1,0
  1c:	00000393          	li	t2,0
  20:	00000413          	li	s0,0
  24:	00000493          	li	s1,0
  28:	00000513          	li	a0,0
  2c:	00000593          	li	a1,0
  30:	00000613          	li	a2,0
  34:	00000693          	li	a3,0
  38:	00000713          	li	a4,0
  3c:	00000793          	li	a5,0
  40:	00000813          	li	a6,0
  44:	00000893          	li	a7,0
  48:	00000913          	li	s2,0
  4c:	00000993          	li	s3,0
  50:	00000a13          	li	s4,0
  54:	00000a93          	li	s5,0
  58:	00000b13          	li	s6,0
  5c:	00000b93          	li	s7,0
  60:	00000c13          	li	s8,0
  64:	00000c93          	li	s9,0
  68:	00000d13          	li	s10,0
  6c:	00000d93          	li	s11,0
  70:	00000e13          	li	t3,0
  74:	00000e93          	li	t4,0
  78:	00000f13          	li	t5,0
  7c:	00000f93          	li	t6,0
  80:	00000193          	li	gp,0
  84:	00100513          	li	a0,1
  88:	01f51513          	sll	a0,a0,0x1f
  8c:	02054263          	bltz	a0,b0 <reset_vector+0xac>
  90:	0ff0000f          	fence
  94:	04f00513          	li	a0,79
  98:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  9c:	06b00513          	li	a0,107
  a0:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  a4:	00a00513          	li	a0,10
  a8:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  ac:	00100193          	li	gp,1
  b0:	30005073          	csrw	mstatus,0
  b4:	00000297          	auipc	t0,0x0
  b8:	01028293          	add	t0,t0,16 # c4 <reset_vector+0xc0>
  bc:	34129073          	csrw	mepc,t0
  c0:	f1402573          	csrr	a0,mhartid
  c4:	00200193          	li	gp,2
  c8:	00000297          	auipc	t0,0x0
  cc:	05c28293          	add	t0,t0,92 # 124 <mtvec_handler>
  d0:	30529073          	csrw	mtvec,t0

000000d4 <do_break>:
  d4:	00100073          	ebreak
  d8:	0080006f          	j	e0 <fail>
  dc:	02301263          	bne	zero,gp,100 <pass>

000000e0 <fail>:
  e0:	0ff0000f          	fence
  e4:	04e00513          	li	a0,78
  e8:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  ec:	06f00513          	li	a0,111
  f0:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  f4:	00a00513          	li	a0,10
  f8:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
  fc:	c0001073          	unimp

00000100 <pass>:
 100:	0ff0000f          	fence
 104:	04f00513          	li	a0,79
 108:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
 10c:	06b00513          	li	a0,107
 110:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
 114:	00a00513          	li	a0,10
 118:	fea00fa3          	sb	a0,-1(zero) # ffffffff <_end+0xffffefff>
 11c:	00100193          	li	gp,1
 120:	c0001073          	unimp

00000124 <mtvec_handler>:
 124:	00300313          	li	t1,3
 128:	342022f3          	csrr	t0,mcause
 12c:	305023f3          	csrr	t2,mtvec
 130:	0023f393          	and	t2,t2,2
 134:	00038463          	beqz	t2,13c <skip_mask>
 138:	0ff2f293          	zext.b	t0,t0

0000013c <skip_mask>:
 13c:	fa6292e3          	bne	t0,t1,e0 <fail>
 140:	00000317          	auipc	t1,0x0
 144:	f9430313          	add	t1,t1,-108 # d4 <do_break>
 148:	341022f3          	csrr	t0,mepc
 14c:	f8629ae3          	bne	t0,t1,e0 <fail>
 150:	fb1ff06f          	j	100 <pass>
 154:	c0001073          	unimp
	...
