// Seed: 4252553805
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9[-1'b0 :-1],
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd24,
    parameter id_4  = 32'd58,
    parameter id_7  = 32'd54
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9[id_7 : id_4],
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  input wire id_5;
  output wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout tri1 id_1;
  logic _id_12;
  wire id_13;
  logic [7:0][id_12] id_14;
  logic id_15;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_11,
      id_2,
      id_8,
      id_3,
      id_10,
      id_3,
      id_3,
      id_6,
      id_9,
      id_1,
      id_1,
      id_1,
      id_3,
      id_6,
      id_11,
      id_1,
      id_3
  );
endmodule
