
*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1485.934 ; gain = 301.801 ; free physical = 1282 ; free virtual = 11752
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1579.965 ; gain = 94.031 ; free physical = 1280 ; free virtual = 11741

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1085a9b5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2024.465 ; gain = 444.500 ; free physical = 819 ; free virtual = 11287

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 190d908c3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 190d908c3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1827b3d1e

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1827b3d1e

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1506052c0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1506052c0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
Ending Logic Optimization Task | Checksum: 1506052c0

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1506052c0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1506052c0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2024.465 ; gain = 0.000 ; free physical = 819 ; free virtual = 11287
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 2024.465 ; gain = 538.531 ; free physical = 819 ; free virtual = 11287
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2056.480 ; gain = 0.000 ; free physical = 816 ; free virtual = 11285
INFO: [Common 17-1381] The checkpoint '/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rochor/APPLICATIONS/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 704 ; free virtual = 11184
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6b8df7cf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 704 ; free virtual = 11184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 704 ; free virtual = 11184

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18406a0e6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 679 ; free virtual = 11158

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 217b99889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 680 ; free virtual = 11159

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 217b99889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 680 ; free virtual = 11159
Phase 1 Placer Initialization | Checksum: 217b99889

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2144.523 ; gain = 0.000 ; free physical = 680 ; free virtual = 11159

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18b3cc5a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2188.195 ; gain = 43.672 ; free physical = 674 ; free virtual = 11153

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 613 ; free virtual = 11095

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19d245f3a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 613 ; free virtual = 11095
Phase 2 Global Placement | Checksum: 27106fad5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 602 ; free virtual = 11077

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27106fad5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 602 ; free virtual = 11077

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 241256bb5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 602 ; free virtual = 11076

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aee08079

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 602 ; free virtual = 11076

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aee08079

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 602 ; free virtual = 11076

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b9c000b9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 599 ; free virtual = 11074

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 15f95cf23

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 599 ; free virtual = 11074

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15f95cf23

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 599 ; free virtual = 11074
Phase 3 Detail Placement | Checksum: 15f95cf23

Time (s): cpu = 00:00:36 ; elapsed = 00:00:07 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 599 ; free virtual = 11074

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1321c51b5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1321c51b5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17ca52453

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075
Phase 4.1 Post Commit Optimization | Checksum: 17ca52453

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ca52453

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17ca52453

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1baeabe35

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1baeabe35

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 600 ; free virtual = 11075
Ending Placer Task | Checksum: 152bb9c19

Time (s): cpu = 00:00:37 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 610 ; free virtual = 11085
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 2196.199 ; gain = 51.676 ; free physical = 610 ; free virtual = 11085
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 604 ; free virtual = 11080
INFO: [Common 17-1381] The checkpoint '/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 607 ; free virtual = 11079
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 611 ; free virtual = 11082
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 611 ; free virtual = 11083
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5b2b3dda ConstDB: 0 ShapeSum: f7905e3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12acb249a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 556 ; free virtual = 11032
Post Restoration Checksum: NetGraph: f73fd3d9 NumContArr: 338b50c1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12acb249a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2196.199 ; gain = 0.000 ; free physical = 556 ; free virtual = 11032

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12acb249a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.004 ; gain = 1.805 ; free physical = 526 ; free virtual = 11002

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12acb249a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2198.004 ; gain = 1.805 ; free physical = 526 ; free virtual = 11002
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cf472394

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 516 ; free virtual = 10992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.137  | TNS=0.000  | WHS=-0.096 | THS=-1.935 |

Phase 2 Router Initialization | Checksum: 1e19860d0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 516 ; free virtual = 10993

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bd72abda

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.792  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1fcff50af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997
Phase 4 Rip-up And Reroute | Checksum: 1fcff50af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a702fab4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.683  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2a702fab4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a702fab4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10997
Phase 5 Delay and Skew Optimization | Checksum: 2a702fab4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10996

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21cd11052

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10996
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.683  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 259367aa0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10996
Phase 6 Post Hold Fix | Checksum: 259367aa0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10996

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.230089 %
  Global Horizontal Routing Utilization  = 0.179204 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f4ae131d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 520 ; free virtual = 10996

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f4ae131d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 519 ; free virtual = 10996

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13f1c4a72

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 519 ; free virtual = 10996

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.683  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13f1c4a72

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 521 ; free virtual = 10994
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 551 ; free virtual = 11025

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 2214.004 ; gain = 17.805 ; free physical = 552 ; free virtual = 11025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2214.004 ; gain = 0.000 ; free physical = 550 ; free virtual = 11026
INFO: [Common 17-1381] The checkpoint '/home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rochor/Desktop/lolol/pgm/FPGA/Xilinx/EE2026/SoundDisplay/SoundDisplay.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2527.715 ; gain = 193.617 ; free physical = 599 ; free virtual = 11078
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 10:18:10 2020...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1182.121 ; gain = 0.000 ; free physical = 1215 ; free virtual = 11818
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1908.582 ; gain = 0.000 ; free physical = 559 ; free virtual = 11182
Restored from archive | CPU: 0.170000 secs | Memory: 1.641266 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1908.582 ; gain = 0.000 ; free physical = 559 ; free virtual = 11182
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1908.582 ; gain = 726.461 ; free physical = 559 ; free virtual = 11182
Command: write_bitstream -force Top_Student.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rochor/APPLICATIONS/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Top_Student.bit...
Writing bitstream ./Top_Student.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2353.750 ; gain = 445.168 ; free physical = 506 ; free virtual = 11124
INFO: [Common 17-206] Exiting Vivado at Tue Mar 24 10:22:54 2020...
