# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../when_source.srcs/sources_1/new/when_source_beh.vhd" \
"../../../../when_source.srcs/sim_1/new/when_source_tb.vhd" \

# Do not sort compile order
nosort
