/*******************************************************************************
* File Name: cydevicegnu_trm.inc
* 
* PSoC Creator  3.3 DP1
*
* Description:
* This file provides all of the address values for the entire PSoC device.
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.set CYDEV_FLASH_BASE, 0x00000000
.set CYDEV_FLASH_SIZE, 0x00020000
.set CYREG_FLASH_DATA_MBASE, 0x00000000
.set CYREG_FLASH_DATA_MSIZE, 0x00020000
.set CYDEV_SFLASH_BASE, 0x0ffff000
.set CYDEV_SFLASH_SIZE, 0x00000800
.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff0ff
.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff100
.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff101
.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff102
.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff103
.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff104
.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff105
.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff106
.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff107
.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff108
.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff109
.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff10a
.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff10b
.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff10c
.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff10d
.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff10e
.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff10f
.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff110
.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff111
.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff112
.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff113
.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff114
.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff115
.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff116
.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff117
.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff118
.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff119
.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff11a
.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff11b
.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff11c
.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff11d
.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff11e
.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff11f
.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff120
.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff121
.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff122
.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff123
.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff124
.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff125
.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff126
.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff127
.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff128
.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff129
.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff12a
.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff12b
.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff12c
.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff12d
.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff12e
.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff12f
.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff130
.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff131
.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff132
.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff133
.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff134
.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff135
.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff136
.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff137
.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff138
.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff139
.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff13a
.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff13b
.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff13c
.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff13d
.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff13e
.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff13f
.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff140
.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff141
.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff142
.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff143
.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff144
.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff145
.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff146
.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff147
.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff148
.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff149
.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff14a
.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff14b
.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff14c
.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff14d
.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff14e
.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff14f
.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff150
.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff151
.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff152
.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff153
.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff154
.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff155
.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff156
.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff157
.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff158
.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff159
.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff15a
.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff15b
.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff15c
.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff15d
.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff15e
.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff15f
.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff160
.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff161
.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff162
.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff163
.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff164
.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff165
.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff166
.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff167
.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff168
.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff169
.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff16a
.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff16b
.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff16c
.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff16d
.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff16e
.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff16f
.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff170
.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff171
.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff172
.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff173
.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff174
.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff175
.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff176
.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff177
.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff178
.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff179
.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff17a
.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff17b
.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff17c
.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff17d
.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff17e
.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff17f
.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff200
.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff204
.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff208
.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff20c
.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff210
.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff214
.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff218
.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff21c
.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff220
.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff224
.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff228
.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff22c
.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff230
.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff234
.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff238
.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff23c
.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff240
.set CYREG_SFLASH_SILICON_ID, 0x0ffff244
.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
.set CYFLD_SFLASH_ID__SIZE, 0x00000010
.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff248
.set CYFLD_SFLASH_RAM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_SFLASH_RAM_PROT_LIMIT__SIZE, 0x00000009
.set CYREG_SFLASH_CPUSS_PRIV_ROM_BROM, 0x0ffff24a
.set CYFLD_SFLASH_BROM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_SFLASH_BROM_PROT_LIMIT__SIZE, 0x00000008
.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff24c
.set CYFLD_SFLASH_FLASH_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_SFLASH_FLASH_PROT_LIMIT__SIZE, 0x0000000b
.set CYREG_SFLASH_CPUSS_PRIV_ROM_SROM, 0x0ffff24e
.set CYFLD_SFLASH_SROM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_SFLASH_SROM_PROT_LIMIT__SIZE, 0x0000000a
.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff250
.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff252
.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff254
.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff258
.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
.set CYREG_SFLASH_FLASH_START, 0x0ffff25c
.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff269
.set CYFLD_SFLASH_SKIP__OFFSET, 0x00000000
.set CYFLD_SFLASH_SKIP__SIZE, 0x00000008
.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM1, 0x0ffff26a
.set CYFLD_SFLASH_REF_ITRIM__OFFSET, 0x00000000
.set CYFLD_SFLASH_REF_ITRIM__SIZE, 0x00000006
.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM1_INV, 0x0ffff26b
.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM2, 0x0ffff26c
.set CYREG_SFLASH_INITIAL_PWR_BG_TRIM2_INV, 0x0ffff26d
.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0, 0x0ffff26e
.set CYFLD_SFLASH_IDAC__OFFSET, 0x00000000
.set CYFLD_SFLASH_IDAC__SIZE, 0x00000005
.set CYFLD_SFLASH_SLOPE__OFFSET, 0x00000005
.set CYFLD_SFLASH_SLOPE__SIZE, 0x00000003
.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV, 0x0ffff26f
.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff270
.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff271
.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff272
.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff273
.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff274
.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff275
.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff276
.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff277
.set CYREG_SFLASH_DIE_LOT0, 0x0ffff278
.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_LOT1, 0x0ffff279
.set CYREG_SFLASH_DIE_LOT2, 0x0ffff27a
.set CYREG_SFLASH_DIE_WAFER, 0x0ffff27b
.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_X, 0x0ffff27c
.set CYFLD_SFLASH_X__OFFSET, 0x00000000
.set CYFLD_SFLASH_X__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_Y, 0x0ffff27d
.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
.set CYFLD_SFLASH_Y__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_SORT, 0x0ffff27e
.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
.set CYREG_SFLASH_DIE_MINOR, 0x0ffff27f
.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
.set CYREG_SFLASH_PE_TE_DATA0, 0x0ffff300
.set CYREG_SFLASH_PE_TE_DATA1, 0x0ffff301
.set CYREG_SFLASH_PE_TE_DATA2, 0x0ffff302
.set CYREG_SFLASH_PE_TE_DATA3, 0x0ffff303
.set CYREG_SFLASH_PE_TE_DATA4, 0x0ffff304
.set CYREG_SFLASH_PE_TE_DATA5, 0x0ffff305
.set CYREG_SFLASH_PE_TE_DATA6, 0x0ffff306
.set CYREG_SFLASH_PE_TE_DATA7, 0x0ffff307
.set CYREG_SFLASH_PE_TE_DATA8, 0x0ffff308
.set CYREG_SFLASH_PE_TE_DATA9, 0x0ffff309
.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff30a
.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff30b
.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff30c
.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff30d
.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff30e
.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff30f
.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff310
.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff311
.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff312
.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff313
.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff314
.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff315
.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff316
.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff317
.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff318
.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff319
.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff31a
.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff31b
.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff31c
.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff31d
.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff31e
.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff31f
.set CYREG_SFLASH_PP, 0x0ffff320
.set CYFLD_SFLASH_PERIOD__OFFSET, 0x00000000
.set CYFLD_SFLASH_PERIOD__SIZE, 0x00000018
.set CYFLD_SFLASH_PDAC__OFFSET, 0x00000018
.set CYFLD_SFLASH_PDAC__SIZE, 0x00000004
.set CYFLD_SFLASH_NDAC__OFFSET, 0x0000001c
.set CYFLD_SFLASH_NDAC__SIZE, 0x00000004
.set CYREG_SFLASH_E, 0x0ffff324
.set CYREG_SFLASH_P, 0x0ffff328
.set CYREG_SFLASH_EA_E, 0x0ffff32c
.set CYREG_SFLASH_EA_P, 0x0ffff330
.set CYREG_SFLASH_ES_E, 0x0ffff334
.set CYREG_SFLASH_ES_P_EO, 0x0ffff338
.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff33e
.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff33f
.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff34c
.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff34d
.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff34e
.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff34f
.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff350
.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff351
.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff352
.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff353
.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff354
.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff355
.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff356
.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff357
.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff358
.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff359
.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff35a
.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff35b
.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff35c
.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff35d
.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff35e
.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff35f
.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff360
.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff361
.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff362
.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff363
.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff364
.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff365
.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff366
.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff367
.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff368
.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff369
.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff36a
.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff36b
.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff36c
.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff36d
.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff36e
.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff36f
.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff370
.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff371
.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff372
.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff373
.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff374
.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff375
.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff376
.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff377
.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff378
.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff379
.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff37a
.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff37b
.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff37c
.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff37d
.set CYREG_SFLASH_CHECKSUM, 0x0ffff3fe
.set CYFLD_SFLASH_CHECKSUM__OFFSET, 0x00000000
.set CYFLD_SFLASH_CHECKSUM__SIZE, 0x00000010
.set CYDEV_ROM_BASE, 0x10000000
.set CYDEV_ROM_SIZE, 0x00002000
.set CYREG_ROM_DATA_MBASE, 0x10000000
.set CYREG_ROM_DATA_MSIZE, 0x00002000
.set CYDEV_SRAM_BASE, 0x20000000
.set CYDEV_SRAM_SIZE, 0x00002000
.set CYREG_SRAM_DATA_MBASE, 0x20000000
.set CYREG_SRAM_DATA_MSIZE, 0x00002000
.set CYDEV_PERI_BASE, 0x40010000
.set CYDEV_PERI_SIZE, 0x00010000
.set CYREG_PERI_DIV_CMD, 0x40010000
.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
.set CYREG_PERI_PCLK_CTL0, 0x40010100
.set CYREG_PERI_PCLK_CTL1, 0x40010104
.set CYREG_PERI_PCLK_CTL2, 0x40010108
.set CYREG_PERI_PCLK_CTL3, 0x4001010c
.set CYREG_PERI_PCLK_CTL4, 0x40010110
.set CYREG_PERI_PCLK_CTL5, 0x40010114
.set CYREG_PERI_PCLK_CTL6, 0x40010118
.set CYREG_PERI_PCLK_CTL7, 0x4001011c
.set CYREG_PERI_PCLK_CTL8, 0x40010120
.set CYREG_PERI_PCLK_CTL9, 0x40010124
.set CYREG_PERI_PCLK_CTL10, 0x40010128
.set CYREG_PERI_PCLK_CTL11, 0x4001012c
.set CYREG_PERI_PCLK_CTL12, 0x40010130
.set CYREG_PERI_PCLK_CTL13, 0x40010134
.set CYREG_PERI_DIV_8_CTL0, 0x40010200
.set CYFLD_PERI_EN__OFFSET, 0x00000000
.set CYFLD_PERI_EN__SIZE, 0x00000001
.set CYFLD_PERI_INT8_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_INT8_DIV__SIZE, 0x00000008
.set CYREG_PERI_DIV_8_CTL1, 0x40010204
.set CYREG_PERI_DIV_8_CTL2, 0x40010208
.set CYREG_PERI_DIV_8_CTL3, 0x4001020c
.set CYREG_PERI_DIV_8_CTL4, 0x40010210
.set CYREG_PERI_DIV_8_CTL5, 0x40010214
.set CYREG_PERI_DIV_16_CTL0, 0x40010300
.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
.set CYREG_PERI_DIV_16_CTL1, 0x40010304
.set CYREG_PERI_DIV_16_CTL2, 0x40010308
.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
.set CYREG_PERI_DIV_16_5_CTL3, 0x4001040c
.set CYDEV_HSIOM_BASE, 0x40020000
.set CYDEV_HSIOM_SIZE, 0x00004000
.set CYREG_HSIOM_PORT_SEL0, 0x40020000
.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
.set CYREG_HSIOM_PORT_SEL1, 0x40020100
.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
.set CYREG_HSIOM_PORT_SEL2, 0x40020200
.set CYREG_HSIOM_PORT_SEL3, 0x40020300
.set CYREG_HSIOM_PORT_SEL4, 0x40020400
.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
.set CYREG_PWR_CONTROL, 0x40030000
.set CYFLD__POWER_MODE__OFFSET, 0x00000000
.set CYFLD__POWER_MODE__SIZE, 0x00000004
.set CYVAL__POWER_MODE_RESET, 0x00000000
.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
.set CYVAL__POWER_MODE_SLEEP, 0x00000002
.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
.set CYFLD__LPM_READY__OFFSET, 0x00000005
.set CYFLD__LPM_READY__SIZE, 0x00000001
.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
.set CYFLD__SPARE__OFFSET, 0x00000012
.set CYFLD__SPARE__SIZE, 0x00000002
.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
.set CYFLD__EXT_VCCD__SIZE, 0x00000001
.set CYREG_PWR_KEY_DELAY, 0x40030004
.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
.set CYREG_PWR_DDFT_SELECT, 0x4003000c
.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
.set CYVAL__DDFT0_SEL_GND, 0x0000000e
.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
.set CYVAL__DDFT1_SEL_GND, 0x0000000e
.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
.set CYREG_TST_MODE, 0x40030014
.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
.set CYFLD__TEST_MODE__SIZE, 0x00000001
.set CYREG_TST_DDFT_CTRL, 0x40030018
.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
.set CYFLD__DFT_SEL0__SIZE, 0x00000004
.set CYVAL__DFT_SEL0_SRC0, 0x00000000
.set CYVAL__DFT_SEL0_SRC1, 0x00000001
.set CYVAL__DFT_SEL0_SRC2, 0x00000002
.set CYVAL__DFT_SEL0_SRC3, 0x00000003
.set CYVAL__DFT_SEL0_SRC4, 0x00000004
.set CYVAL__DFT_SEL0_SRC5, 0x00000005
.set CYVAL__DFT_SEL0_SRC6, 0x00000006
.set CYVAL__DFT_SEL0_SRC7, 0x00000007
.set CYVAL__DFT_SEL0_CLK0, 0x00000008
.set CYVAL__DFT_SEL0_CLK1, 0x00000009
.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
.set CYVAL__DFT_SEL0_RES0, 0x0000000c
.set CYVAL__DFT_SEL0_RES1, 0x0000000d
.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
.set CYVAL__DFT_SEL0_VSS, 0x0000000f
.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
.set CYFLD__DFT_SEL1__SIZE, 0x00000004
.set CYVAL__DFT_SEL1_SRC0, 0x00000000
.set CYVAL__DFT_SEL1_SRC1, 0x00000001
.set CYVAL__DFT_SEL1_SRC2, 0x00000002
.set CYVAL__DFT_SEL1_SRC3, 0x00000003
.set CYVAL__DFT_SEL1_SRC4, 0x00000004
.set CYVAL__DFT_SEL1_SRC5, 0x00000005
.set CYVAL__DFT_SEL1_SRC6, 0x00000006
.set CYVAL__DFT_SEL1_SRC7, 0x00000007
.set CYVAL__DFT_SEL1_CLK0, 0x00000008
.set CYVAL__DFT_SEL1_CLK1, 0x00000009
.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
.set CYVAL__DFT_SEL1_RES0, 0x0000000c
.set CYVAL__DFT_SEL1_RES1, 0x0000000d
.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
.set CYVAL__DFT_SEL1_VSS, 0x0000000f
.set CYFLD__ENABLE__OFFSET, 0x0000001f
.set CYFLD__ENABLE__SIZE, 0x00000001
.set CYREG_TST_TRIM_CNTR1, 0x4003001c
.set CYFLD__COUNTER__OFFSET, 0x00000000
.set CYFLD__COUNTER__SIZE, 0x00000010
.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
.set CYREG_TST_TRIM_CNTR2, 0x40030020
.set CYREG_TST_ADFT_CTRL, 0x40030024
.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
.set CYFLD__BUF_MODE__OFFSET, 0x00000008
.set CYFLD__BUF_MODE__SIZE, 0x00000002
.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
.set CYFLD__BUF_EN__OFFSET, 0x0000001f
.set CYFLD__BUF_EN__SIZE, 0x00000001
.set CYREG_CLK_SELECT, 0x40030028
.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
.set CYVAL__HFCLK_SEL_IMO, 0x00000000
.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
.set CYVAL__HFCLK_SEL_ECO, 0x00000002
.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
.set CYFLD__PUMP_SEL__SIZE, 0x00000002
.set CYVAL__PUMP_SEL_GND, 0x00000000
.set CYVAL__PUMP_SEL_IMO, 0x00000001
.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
.set CYREG_CLK_ILO_CONFIG, 0x4003002c
.set CYREG_CLK_IMO_CONFIG, 0x40030030
.set CYREG_CLK_DFT_SELECT, 0x40030034
.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
.set CYFLD__DFT_DIV0__SIZE, 0x00000002
.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
.set CYFLD__DFT_DIV1__SIZE, 0x00000002
.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
.set CYREG_WDT_DISABLE_KEY, 0x40030038
.set CYFLD__KEY__OFFSET, 0x00000000
.set CYFLD__KEY__SIZE, 0x00000020
.set CYREG_WDT_COUNTER, 0x4003003c
.set CYREG_WDT_MATCH, 0x40030040
.set CYFLD__MATCH__OFFSET, 0x00000000
.set CYFLD__MATCH__SIZE, 0x00000010
.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
.set CYREG_SRSS_INTR, 0x40030044
.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
.set CYFLD__WDT_MATCH__SIZE, 0x00000001
.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
.set CYREG_SRSS_INTR_SET, 0x40030048
.set CYREG_SRSS_INTR_MASK, 0x4003004c
.set CYREG_RES_CAUSE, 0x40030054
.set CYFLD__RESET_WDT__OFFSET, 0x00000000
.set CYFLD__RESET_WDT__SIZE, 0x00000001
.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
.set CYFLD__RESET_SOFT__SIZE, 0x00000001
.set CYREG_PWR_BG_TRIM1, 0x40030f00
.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
.set CYFLD__REF_VTRIM__SIZE, 0x00000006
.set CYREG_PWR_BG_TRIM2, 0x40030f04
.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
.set CYFLD__REF_ITRIM__SIZE, 0x00000006
.set CYREG_CLK_IMO_SELECT, 0x40030f08
.set CYFLD__FREQ__OFFSET, 0x00000000
.set CYFLD__FREQ__SIZE, 0x00000003
.set CYVAL__FREQ_24_MHZ, 0x00000000
.set CYVAL__FREQ_28_MHZ, 0x00000001
.set CYVAL__FREQ_32_MHZ, 0x00000002
.set CYVAL__FREQ_36_MHZ, 0x00000003
.set CYVAL__FREQ_40_MHZ, 0x00000004
.set CYVAL__FREQ_44_MHZ, 0x00000005
.set CYVAL__FREQ_48_MHZ, 0x00000006
.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
.set CYFLD__OFFSET__OFFSET, 0x00000000
.set CYFLD__OFFSET__SIZE, 0x00000008
.set CYREG_CLK_IMO_TRIM2, 0x40030f10
.set CYFLD__FSOFFSET__OFFSET, 0x00000000
.set CYFLD__FSOFFSET__SIZE, 0x00000003
.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
.set CYREG_CLK_IMO_TRIM3, 0x40030f18
.set CYFLD__STEPSIZE__OFFSET, 0x00000000
.set CYFLD__STEPSIZE__SIZE, 0x00000005
.set CYFLD__TCTRIM__OFFSET, 0x00000005
.set CYFLD__TCTRIM__SIZE, 0x00000002
.set CYDEV_GPIO_BASE, 0x40040000
.set CYDEV_GPIO_SIZE, 0x00004000
.set CYDEV_GPIO_PRT0_BASE, 0x40040000
.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
.set CYREG_GPIO_PRT0_DR, 0x40040000
.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PS, 0x40040004
.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PC, 0x40040008
.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET, 0x0000001b
.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET, 0x0000001c
.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE, 0x00000002
.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0, 0x00000000
.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1, 0x00000001
.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2, 0x00000002
.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3, 0x00000003
.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
.set CYREG_GPIO_PRT0_INTR, 0x40040010
.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PC2, 0x40040018
.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
.set CYDEV_GPIO_PRT1_BASE, 0x40040100
.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
.set CYREG_GPIO_PRT1_DR, 0x40040100
.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
.set CYREG_GPIO_PRT1_PS, 0x40040104
.set CYREG_GPIO_PRT1_PC, 0x40040108
.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
.set CYREG_GPIO_PRT1_INTR, 0x40040110
.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
.set CYREG_GPIO_PRT1_PC2, 0x40040118
.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
.set CYDEV_GPIO_PRT2_BASE, 0x40040200
.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
.set CYREG_GPIO_PRT2_DR, 0x40040200
.set CYREG_GPIO_PRT2_PS, 0x40040204
.set CYREG_GPIO_PRT2_PC, 0x40040208
.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
.set CYREG_GPIO_PRT2_INTR, 0x40040210
.set CYREG_GPIO_PRT2_PC2, 0x40040218
.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
.set CYDEV_GPIO_PRT3_BASE, 0x40040300
.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
.set CYREG_GPIO_PRT3_DR, 0x40040300
.set CYREG_GPIO_PRT3_PS, 0x40040304
.set CYREG_GPIO_PRT3_PC, 0x40040308
.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
.set CYREG_GPIO_PRT3_INTR, 0x40040310
.set CYREG_GPIO_PRT3_PC2, 0x40040318
.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
.set CYDEV_GPIO_PRT4_BASE, 0x40040400
.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
.set CYREG_GPIO_PRT4_DR, 0x40040400
.set CYREG_GPIO_PRT4_PS, 0x40040404
.set CYREG_GPIO_PRT4_PC, 0x40040408
.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
.set CYREG_GPIO_PRT4_INTR, 0x40040410
.set CYREG_GPIO_PRT4_PC2, 0x40040418
.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
.set CYREG_GPIO_INTR_CAUSE, 0x40041000
.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000005
.set CYDEV_SCB0_BASE, 0x40050000
.set CYDEV_SCB0_SIZE, 0x00010000
.set CYREG_SCB0_CTRL, 0x40050000
.set CYFLD_SCB_OVS__OFFSET, 0x00000000
.set CYFLD_SCB_OVS__SIZE, 0x00000004
.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
.set CYFLD_SCB_CMD_RESP_MODE__OFFSET, 0x0000000c
.set CYFLD_SCB_CMD_RESP_MODE__SIZE, 0x00000001
.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
.set CYFLD_SCB_MODE__OFFSET, 0x00000018
.set CYFLD_SCB_MODE__SIZE, 0x00000002
.set CYVAL_SCB_MODE_I2C, 0x00000000
.set CYVAL_SCB_MODE_SPI, 0x00000001
.set CYVAL_SCB_MODE_UART, 0x00000002
.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
.set CYREG_SCB0_STATUS, 0x40050004
.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
.set CYREG_SCB0_CMD_RESP_CTRL, 0x40050008
.set CYFLD_SCB_BASE_RD_ADDR__OFFSET, 0x00000000
.set CYFLD_SCB_BASE_RD_ADDR__SIZE, 0x00000005
.set CYFLD_SCB_BASE_WR_ADDR__OFFSET, 0x00000010
.set CYFLD_SCB_BASE_WR_ADDR__SIZE, 0x00000005
.set CYREG_SCB0_CMD_RESP_STATUS, 0x4005000c
.set CYFLD_SCB_CURR_RD_ADDR__OFFSET, 0x00000000
.set CYFLD_SCB_CURR_RD_ADDR__SIZE, 0x00000005
.set CYFLD_SCB_CURR_WR_ADDR__OFFSET, 0x00000010
.set CYFLD_SCB_CURR_WR_ADDR__SIZE, 0x00000005
.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__OFFSET, 0x0000001e
.set CYFLD_SCB_CMD_RESP_EC_BUS_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_CMD_RESP_EC_BUSY__OFFSET, 0x0000001f
.set CYFLD_SCB_CMD_RESP_EC_BUSY__SIZE, 0x00000001
.set CYREG_SCB0_SPI_CTRL, 0x40050020
.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
.set CYFLD_SCB_CPHA__SIZE, 0x00000001
.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
.set CYFLD_SCB_CPOL__SIZE, 0x00000001
.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
.set CYREG_SCB0_SPI_STATUS, 0x40050024
.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
.set CYREG_SCB0_UART_CTRL, 0x40050040
.set CYREG_SCB0_UART_TX_CTRL, 0x40050044
.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
.set CYFLD_SCB_PARITY__SIZE, 0x00000001
.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
.set CYREG_SCB0_UART_RX_CTRL, 0x40050048
.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
.set CYREG_SCB0_UART_RX_STATUS, 0x4005004c
.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
.set CYREG_SCB0_UART_FLOW_CTRL, 0x40050050
.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
.set CYREG_SCB0_I2C_CTRL, 0x40050060
.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
.set CYREG_SCB0_I2C_STATUS, 0x40050064
.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
.set CYFLD_SCB_S_READ__SIZE, 0x00000001
.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
.set CYFLD_SCB_M_READ__SIZE, 0x00000001
.set CYREG_SCB0_I2C_M_CMD, 0x40050068
.set CYFLD_SCB_M_START__OFFSET, 0x00000000
.set CYFLD_SCB_M_START__SIZE, 0x00000001
.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
.set CYREG_SCB0_I2C_S_CMD, 0x4005006c
.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
.set CYREG_SCB0_I2C_CFG, 0x40050070
.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
.set CYREG_SCB0_TX_CTRL, 0x40050200
.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
.set CYREG_SCB0_TX_FIFO_CTRL, 0x40050204
.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
.set CYREG_SCB0_TX_FIFO_STATUS, 0x40050208
.set CYFLD_SCB_USED__OFFSET, 0x00000000
.set CYFLD_SCB_USED__SIZE, 0x00000005
.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
.set CYREG_SCB0_TX_FIFO_WR, 0x40050240
.set CYFLD_SCB_DATA__OFFSET, 0x00000000
.set CYFLD_SCB_DATA__SIZE, 0x00000010
.set CYREG_SCB0_RX_CTRL, 0x40050300
.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
.set CYREG_SCB0_RX_FIFO_CTRL, 0x40050304
.set CYREG_SCB0_RX_FIFO_STATUS, 0x40050308
.set CYREG_SCB0_RX_MATCH, 0x40050310
.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
.set CYFLD_SCB_ADDR__SIZE, 0x00000008
.set CYFLD_SCB_MASK__OFFSET, 0x00000010
.set CYFLD_SCB_MASK__SIZE, 0x00000008
.set CYREG_SCB0_RX_FIFO_RD, 0x40050340
.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40050344
.set CYREG_SCB0_EZ_DATA0, 0x40050400
.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
.set CYREG_SCB0_EZ_DATA1, 0x40050404
.set CYREG_SCB0_EZ_DATA2, 0x40050408
.set CYREG_SCB0_EZ_DATA3, 0x4005040c
.set CYREG_SCB0_EZ_DATA4, 0x40050410
.set CYREG_SCB0_EZ_DATA5, 0x40050414
.set CYREG_SCB0_EZ_DATA6, 0x40050418
.set CYREG_SCB0_EZ_DATA7, 0x4005041c
.set CYREG_SCB0_EZ_DATA8, 0x40050420
.set CYREG_SCB0_EZ_DATA9, 0x40050424
.set CYREG_SCB0_EZ_DATA10, 0x40050428
.set CYREG_SCB0_EZ_DATA11, 0x4005042c
.set CYREG_SCB0_EZ_DATA12, 0x40050430
.set CYREG_SCB0_EZ_DATA13, 0x40050434
.set CYREG_SCB0_EZ_DATA14, 0x40050438
.set CYREG_SCB0_EZ_DATA15, 0x4005043c
.set CYREG_SCB0_EZ_DATA16, 0x40050440
.set CYREG_SCB0_EZ_DATA17, 0x40050444
.set CYREG_SCB0_EZ_DATA18, 0x40050448
.set CYREG_SCB0_EZ_DATA19, 0x4005044c
.set CYREG_SCB0_EZ_DATA20, 0x40050450
.set CYREG_SCB0_EZ_DATA21, 0x40050454
.set CYREG_SCB0_EZ_DATA22, 0x40050458
.set CYREG_SCB0_EZ_DATA23, 0x4005045c
.set CYREG_SCB0_EZ_DATA24, 0x40050460
.set CYREG_SCB0_EZ_DATA25, 0x40050464
.set CYREG_SCB0_EZ_DATA26, 0x40050468
.set CYREG_SCB0_EZ_DATA27, 0x4005046c
.set CYREG_SCB0_EZ_DATA28, 0x40050470
.set CYREG_SCB0_EZ_DATA29, 0x40050474
.set CYREG_SCB0_EZ_DATA30, 0x40050478
.set CYREG_SCB0_EZ_DATA31, 0x4005047c
.set CYREG_SCB0_INTR_CAUSE, 0x40050e00
.set CYFLD_SCB_M__OFFSET, 0x00000000
.set CYFLD_SCB_M__SIZE, 0x00000001
.set CYFLD_SCB_S__OFFSET, 0x00000001
.set CYFLD_SCB_S__SIZE, 0x00000001
.set CYFLD_SCB_TX__OFFSET, 0x00000002
.set CYFLD_SCB_TX__SIZE, 0x00000001
.set CYFLD_SCB_RX__OFFSET, 0x00000003
.set CYFLD_SCB_RX__SIZE, 0x00000001
.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
.set CYREG_SCB0_INTR_I2C_EC, 0x40050e80
.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40050e88
.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40050e8c
.set CYREG_SCB0_INTR_SPI_EC, 0x40050ec0
.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40050ec8
.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40050ecc
.set CYREG_SCB0_INTR_M, 0x40050f00
.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
.set CYREG_SCB0_INTR_M_SET, 0x40050f04
.set CYREG_SCB0_INTR_M_MASK, 0x40050f08
.set CYREG_SCB0_INTR_M_MASKED, 0x40050f0c
.set CYREG_SCB0_INTR_S, 0x40050f40
.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
.set CYREG_SCB0_INTR_S_SET, 0x40050f44
.set CYREG_SCB0_INTR_S_MASK, 0x40050f48
.set CYREG_SCB0_INTR_S_MASKED, 0x40050f4c
.set CYREG_SCB0_INTR_TX, 0x40050f80
.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
.set CYREG_SCB0_INTR_TX_SET, 0x40050f84
.set CYREG_SCB0_INTR_TX_MASK, 0x40050f88
.set CYREG_SCB0_INTR_TX_MASKED, 0x40050f8c
.set CYREG_SCB0_INTR_RX, 0x40050fc0
.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
.set CYFLD_SCB_FULL__OFFSET, 0x00000003
.set CYFLD_SCB_FULL__SIZE, 0x00000001
.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
.set CYREG_SCB0_INTR_RX_SET, 0x40050fc4
.set CYREG_SCB0_INTR_RX_MASK, 0x40050fc8
.set CYREG_SCB0_INTR_RX_MASKED, 0x40050fcc
.set CYDEV_SCB1_BASE, 0x40060000
.set CYDEV_SCB1_SIZE, 0x00010000
.set CYREG_SCB1_CTRL, 0x40060000
.set CYREG_SCB1_STATUS, 0x40060004
.set CYREG_SCB1_CMD_RESP_CTRL, 0x40060008
.set CYREG_SCB1_CMD_RESP_STATUS, 0x4006000c
.set CYREG_SCB1_SPI_CTRL, 0x40060020
.set CYREG_SCB1_SPI_STATUS, 0x40060024
.set CYREG_SCB1_UART_CTRL, 0x40060040
.set CYREG_SCB1_UART_TX_CTRL, 0x40060044
.set CYREG_SCB1_UART_RX_CTRL, 0x40060048
.set CYREG_SCB1_UART_RX_STATUS, 0x4006004c
.set CYREG_SCB1_UART_FLOW_CTRL, 0x40060050
.set CYREG_SCB1_I2C_CTRL, 0x40060060
.set CYREG_SCB1_I2C_STATUS, 0x40060064
.set CYREG_SCB1_I2C_M_CMD, 0x40060068
.set CYREG_SCB1_I2C_S_CMD, 0x4006006c
.set CYREG_SCB1_I2C_CFG, 0x40060070
.set CYREG_SCB1_TX_CTRL, 0x40060200
.set CYREG_SCB1_TX_FIFO_CTRL, 0x40060204
.set CYREG_SCB1_TX_FIFO_STATUS, 0x40060208
.set CYREG_SCB1_TX_FIFO_WR, 0x40060240
.set CYREG_SCB1_RX_CTRL, 0x40060300
.set CYREG_SCB1_RX_FIFO_CTRL, 0x40060304
.set CYREG_SCB1_RX_FIFO_STATUS, 0x40060308
.set CYREG_SCB1_RX_MATCH, 0x40060310
.set CYREG_SCB1_RX_FIFO_RD, 0x40060340
.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40060344
.set CYREG_SCB1_EZ_DATA0, 0x40060400
.set CYREG_SCB1_EZ_DATA1, 0x40060404
.set CYREG_SCB1_EZ_DATA2, 0x40060408
.set CYREG_SCB1_EZ_DATA3, 0x4006040c
.set CYREG_SCB1_EZ_DATA4, 0x40060410
.set CYREG_SCB1_EZ_DATA5, 0x40060414
.set CYREG_SCB1_EZ_DATA6, 0x40060418
.set CYREG_SCB1_EZ_DATA7, 0x4006041c
.set CYREG_SCB1_EZ_DATA8, 0x40060420
.set CYREG_SCB1_EZ_DATA9, 0x40060424
.set CYREG_SCB1_EZ_DATA10, 0x40060428
.set CYREG_SCB1_EZ_DATA11, 0x4006042c
.set CYREG_SCB1_EZ_DATA12, 0x40060430
.set CYREG_SCB1_EZ_DATA13, 0x40060434
.set CYREG_SCB1_EZ_DATA14, 0x40060438
.set CYREG_SCB1_EZ_DATA15, 0x4006043c
.set CYREG_SCB1_EZ_DATA16, 0x40060440
.set CYREG_SCB1_EZ_DATA17, 0x40060444
.set CYREG_SCB1_EZ_DATA18, 0x40060448
.set CYREG_SCB1_EZ_DATA19, 0x4006044c
.set CYREG_SCB1_EZ_DATA20, 0x40060450
.set CYREG_SCB1_EZ_DATA21, 0x40060454
.set CYREG_SCB1_EZ_DATA22, 0x40060458
.set CYREG_SCB1_EZ_DATA23, 0x4006045c
.set CYREG_SCB1_EZ_DATA24, 0x40060460
.set CYREG_SCB1_EZ_DATA25, 0x40060464
.set CYREG_SCB1_EZ_DATA26, 0x40060468
.set CYREG_SCB1_EZ_DATA27, 0x4006046c
.set CYREG_SCB1_EZ_DATA28, 0x40060470
.set CYREG_SCB1_EZ_DATA29, 0x40060474
.set CYREG_SCB1_EZ_DATA30, 0x40060478
.set CYREG_SCB1_EZ_DATA31, 0x4006047c
.set CYREG_SCB1_INTR_CAUSE, 0x40060e00
.set CYREG_SCB1_INTR_I2C_EC, 0x40060e80
.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40060e88
.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40060e8c
.set CYREG_SCB1_INTR_SPI_EC, 0x40060ec0
.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40060ec8
.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40060ecc
.set CYREG_SCB1_INTR_M, 0x40060f00
.set CYREG_SCB1_INTR_M_SET, 0x40060f04
.set CYREG_SCB1_INTR_M_MASK, 0x40060f08
.set CYREG_SCB1_INTR_M_MASKED, 0x40060f0c
.set CYREG_SCB1_INTR_S, 0x40060f40
.set CYREG_SCB1_INTR_S_SET, 0x40060f44
.set CYREG_SCB1_INTR_S_MASK, 0x40060f48
.set CYREG_SCB1_INTR_S_MASKED, 0x40060f4c
.set CYREG_SCB1_INTR_TX, 0x40060f80
.set CYREG_SCB1_INTR_TX_SET, 0x40060f84
.set CYREG_SCB1_INTR_TX_MASK, 0x40060f88
.set CYREG_SCB1_INTR_TX_MASKED, 0x40060f8c
.set CYREG_SCB1_INTR_RX, 0x40060fc0
.set CYREG_SCB1_INTR_RX_SET, 0x40060fc4
.set CYREG_SCB1_INTR_RX_MASK, 0x40060fc8
.set CYREG_SCB1_INTR_RX_MASKED, 0x40060fcc
.set CYDEV_SCB2_BASE, 0x40070000
.set CYDEV_SCB2_SIZE, 0x00010000
.set CYREG_SCB2_CTRL, 0x40070000
.set CYREG_SCB2_STATUS, 0x40070004
.set CYREG_SCB2_CMD_RESP_CTRL, 0x40070008
.set CYREG_SCB2_CMD_RESP_STATUS, 0x4007000c
.set CYREG_SCB2_SPI_CTRL, 0x40070020
.set CYREG_SCB2_SPI_STATUS, 0x40070024
.set CYREG_SCB2_UART_CTRL, 0x40070040
.set CYREG_SCB2_UART_TX_CTRL, 0x40070044
.set CYREG_SCB2_UART_RX_CTRL, 0x40070048
.set CYREG_SCB2_UART_RX_STATUS, 0x4007004c
.set CYREG_SCB2_UART_FLOW_CTRL, 0x40070050
.set CYREG_SCB2_I2C_CTRL, 0x40070060
.set CYREG_SCB2_I2C_STATUS, 0x40070064
.set CYREG_SCB2_I2C_M_CMD, 0x40070068
.set CYREG_SCB2_I2C_S_CMD, 0x4007006c
.set CYREG_SCB2_I2C_CFG, 0x40070070
.set CYREG_SCB2_TX_CTRL, 0x40070200
.set CYREG_SCB2_TX_FIFO_CTRL, 0x40070204
.set CYREG_SCB2_TX_FIFO_STATUS, 0x40070208
.set CYREG_SCB2_TX_FIFO_WR, 0x40070240
.set CYREG_SCB2_RX_CTRL, 0x40070300
.set CYREG_SCB2_RX_FIFO_CTRL, 0x40070304
.set CYREG_SCB2_RX_FIFO_STATUS, 0x40070308
.set CYREG_SCB2_RX_MATCH, 0x40070310
.set CYREG_SCB2_RX_FIFO_RD, 0x40070340
.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40070344
.set CYREG_SCB2_EZ_DATA0, 0x40070400
.set CYREG_SCB2_EZ_DATA1, 0x40070404
.set CYREG_SCB2_EZ_DATA2, 0x40070408
.set CYREG_SCB2_EZ_DATA3, 0x4007040c
.set CYREG_SCB2_EZ_DATA4, 0x40070410
.set CYREG_SCB2_EZ_DATA5, 0x40070414
.set CYREG_SCB2_EZ_DATA6, 0x40070418
.set CYREG_SCB2_EZ_DATA7, 0x4007041c
.set CYREG_SCB2_EZ_DATA8, 0x40070420
.set CYREG_SCB2_EZ_DATA9, 0x40070424
.set CYREG_SCB2_EZ_DATA10, 0x40070428
.set CYREG_SCB2_EZ_DATA11, 0x4007042c
.set CYREG_SCB2_EZ_DATA12, 0x40070430
.set CYREG_SCB2_EZ_DATA13, 0x40070434
.set CYREG_SCB2_EZ_DATA14, 0x40070438
.set CYREG_SCB2_EZ_DATA15, 0x4007043c
.set CYREG_SCB2_EZ_DATA16, 0x40070440
.set CYREG_SCB2_EZ_DATA17, 0x40070444
.set CYREG_SCB2_EZ_DATA18, 0x40070448
.set CYREG_SCB2_EZ_DATA19, 0x4007044c
.set CYREG_SCB2_EZ_DATA20, 0x40070450
.set CYREG_SCB2_EZ_DATA21, 0x40070454
.set CYREG_SCB2_EZ_DATA22, 0x40070458
.set CYREG_SCB2_EZ_DATA23, 0x4007045c
.set CYREG_SCB2_EZ_DATA24, 0x40070460
.set CYREG_SCB2_EZ_DATA25, 0x40070464
.set CYREG_SCB2_EZ_DATA26, 0x40070468
.set CYREG_SCB2_EZ_DATA27, 0x4007046c
.set CYREG_SCB2_EZ_DATA28, 0x40070470
.set CYREG_SCB2_EZ_DATA29, 0x40070474
.set CYREG_SCB2_EZ_DATA30, 0x40070478
.set CYREG_SCB2_EZ_DATA31, 0x4007047c
.set CYREG_SCB2_INTR_CAUSE, 0x40070e00
.set CYREG_SCB2_INTR_I2C_EC, 0x40070e80
.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40070e88
.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40070e8c
.set CYREG_SCB2_INTR_SPI_EC, 0x40070ec0
.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40070ec8
.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40070ecc
.set CYREG_SCB2_INTR_M, 0x40070f00
.set CYREG_SCB2_INTR_M_SET, 0x40070f04
.set CYREG_SCB2_INTR_M_MASK, 0x40070f08
.set CYREG_SCB2_INTR_M_MASKED, 0x40070f0c
.set CYREG_SCB2_INTR_S, 0x40070f40
.set CYREG_SCB2_INTR_S_SET, 0x40070f44
.set CYREG_SCB2_INTR_S_MASK, 0x40070f48
.set CYREG_SCB2_INTR_S_MASKED, 0x40070f4c
.set CYREG_SCB2_INTR_TX, 0x40070f80
.set CYREG_SCB2_INTR_TX_SET, 0x40070f84
.set CYREG_SCB2_INTR_TX_MASK, 0x40070f88
.set CYREG_SCB2_INTR_TX_MASKED, 0x40070f8c
.set CYREG_SCB2_INTR_RX, 0x40070fc0
.set CYREG_SCB2_INTR_RX_SET, 0x40070fc4
.set CYREG_SCB2_INTR_RX_MASK, 0x40070fc8
.set CYREG_SCB2_INTR_RX_MASKED, 0x40070fcc
.set CYDEV_SCB3_BASE, 0x40080000
.set CYDEV_SCB3_SIZE, 0x00010000
.set CYREG_SCB3_CTRL, 0x40080000
.set CYREG_SCB3_STATUS, 0x40080004
.set CYREG_SCB3_CMD_RESP_CTRL, 0x40080008
.set CYREG_SCB3_CMD_RESP_STATUS, 0x4008000c
.set CYREG_SCB3_SPI_CTRL, 0x40080020
.set CYREG_SCB3_SPI_STATUS, 0x40080024
.set CYREG_SCB3_UART_CTRL, 0x40080040
.set CYREG_SCB3_UART_TX_CTRL, 0x40080044
.set CYREG_SCB3_UART_RX_CTRL, 0x40080048
.set CYREG_SCB3_UART_RX_STATUS, 0x4008004c
.set CYREG_SCB3_UART_FLOW_CTRL, 0x40080050
.set CYREG_SCB3_I2C_CTRL, 0x40080060
.set CYREG_SCB3_I2C_STATUS, 0x40080064
.set CYREG_SCB3_I2C_M_CMD, 0x40080068
.set CYREG_SCB3_I2C_S_CMD, 0x4008006c
.set CYREG_SCB3_I2C_CFG, 0x40080070
.set CYREG_SCB3_TX_CTRL, 0x40080200
.set CYREG_SCB3_TX_FIFO_CTRL, 0x40080204
.set CYREG_SCB3_TX_FIFO_STATUS, 0x40080208
.set CYREG_SCB3_TX_FIFO_WR, 0x40080240
.set CYREG_SCB3_RX_CTRL, 0x40080300
.set CYREG_SCB3_RX_FIFO_CTRL, 0x40080304
.set CYREG_SCB3_RX_FIFO_STATUS, 0x40080308
.set CYREG_SCB3_RX_MATCH, 0x40080310
.set CYREG_SCB3_RX_FIFO_RD, 0x40080340
.set CYREG_SCB3_RX_FIFO_RD_SILENT, 0x40080344
.set CYREG_SCB3_EZ_DATA0, 0x40080400
.set CYREG_SCB3_EZ_DATA1, 0x40080404
.set CYREG_SCB3_EZ_DATA2, 0x40080408
.set CYREG_SCB3_EZ_DATA3, 0x4008040c
.set CYREG_SCB3_EZ_DATA4, 0x40080410
.set CYREG_SCB3_EZ_DATA5, 0x40080414
.set CYREG_SCB3_EZ_DATA6, 0x40080418
.set CYREG_SCB3_EZ_DATA7, 0x4008041c
.set CYREG_SCB3_EZ_DATA8, 0x40080420
.set CYREG_SCB3_EZ_DATA9, 0x40080424
.set CYREG_SCB3_EZ_DATA10, 0x40080428
.set CYREG_SCB3_EZ_DATA11, 0x4008042c
.set CYREG_SCB3_EZ_DATA12, 0x40080430
.set CYREG_SCB3_EZ_DATA13, 0x40080434
.set CYREG_SCB3_EZ_DATA14, 0x40080438
.set CYREG_SCB3_EZ_DATA15, 0x4008043c
.set CYREG_SCB3_EZ_DATA16, 0x40080440
.set CYREG_SCB3_EZ_DATA17, 0x40080444
.set CYREG_SCB3_EZ_DATA18, 0x40080448
.set CYREG_SCB3_EZ_DATA19, 0x4008044c
.set CYREG_SCB3_EZ_DATA20, 0x40080450
.set CYREG_SCB3_EZ_DATA21, 0x40080454
.set CYREG_SCB3_EZ_DATA22, 0x40080458
.set CYREG_SCB3_EZ_DATA23, 0x4008045c
.set CYREG_SCB3_EZ_DATA24, 0x40080460
.set CYREG_SCB3_EZ_DATA25, 0x40080464
.set CYREG_SCB3_EZ_DATA26, 0x40080468
.set CYREG_SCB3_EZ_DATA27, 0x4008046c
.set CYREG_SCB3_EZ_DATA28, 0x40080470
.set CYREG_SCB3_EZ_DATA29, 0x40080474
.set CYREG_SCB3_EZ_DATA30, 0x40080478
.set CYREG_SCB3_EZ_DATA31, 0x4008047c
.set CYREG_SCB3_INTR_CAUSE, 0x40080e00
.set CYREG_SCB3_INTR_I2C_EC, 0x40080e80
.set CYREG_SCB3_INTR_I2C_EC_MASK, 0x40080e88
.set CYREG_SCB3_INTR_I2C_EC_MASKED, 0x40080e8c
.set CYREG_SCB3_INTR_SPI_EC, 0x40080ec0
.set CYREG_SCB3_INTR_SPI_EC_MASK, 0x40080ec8
.set CYREG_SCB3_INTR_SPI_EC_MASKED, 0x40080ecc
.set CYREG_SCB3_INTR_M, 0x40080f00
.set CYREG_SCB3_INTR_M_SET, 0x40080f04
.set CYREG_SCB3_INTR_M_MASK, 0x40080f08
.set CYREG_SCB3_INTR_M_MASKED, 0x40080f0c
.set CYREG_SCB3_INTR_S, 0x40080f40
.set CYREG_SCB3_INTR_S_SET, 0x40080f44
.set CYREG_SCB3_INTR_S_MASK, 0x40080f48
.set CYREG_SCB3_INTR_S_MASKED, 0x40080f4c
.set CYREG_SCB3_INTR_TX, 0x40080f80
.set CYREG_SCB3_INTR_TX_SET, 0x40080f84
.set CYREG_SCB3_INTR_TX_MASK, 0x40080f88
.set CYREG_SCB3_INTR_TX_MASKED, 0x40080f8c
.set CYREG_SCB3_INTR_RX, 0x40080fc0
.set CYREG_SCB3_INTR_RX_SET, 0x40080fc4
.set CYREG_SCB3_INTR_RX_MASK, 0x40080fc8
.set CYREG_SCB3_INTR_RX_MASKED, 0x40080fcc
.set CYDEV_TCPWM_BASE, 0x40090000
.set CYDEV_TCPWM_SIZE, 0x00010000
.set CYREG_TCPWM_CTRL, 0x40090000
.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000004
.set CYREG_TCPWM_CMD, 0x40090008
.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000004
.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000004
.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000004
.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000004
.set CYREG_TCPWM_INTR_CAUSE, 0x4009000c
.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000004
.set CYDEV_TCPWM_CNT0_BASE, 0x40090100
.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
.set CYREG_TCPWM_CNT0_CTRL, 0x40090100
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
.set CYREG_TCPWM_CNT0_STATUS, 0x40090104
.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
.set CYREG_TCPWM_CNT0_COUNTER, 0x40090108
.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_CC, 0x4009010c
.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40090110
.set CYREG_TCPWM_CNT0_PERIOD, 0x40090114
.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40090118
.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40090120
.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40090124
.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40090128
.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
.set CYREG_TCPWM_CNT0_INTR, 0x40090130
.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
.set CYREG_TCPWM_CNT0_INTR_SET, 0x40090134
.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40090138
.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4009013c
.set CYDEV_TCPWM_CNT1_BASE, 0x40090140
.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
.set CYREG_TCPWM_CNT1_CTRL, 0x40090140
.set CYREG_TCPWM_CNT1_STATUS, 0x40090144
.set CYREG_TCPWM_CNT1_COUNTER, 0x40090148
.set CYREG_TCPWM_CNT1_CC, 0x4009014c
.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40090150
.set CYREG_TCPWM_CNT1_PERIOD, 0x40090154
.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40090158
.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40090160
.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40090164
.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40090168
.set CYREG_TCPWM_CNT1_INTR, 0x40090170
.set CYREG_TCPWM_CNT1_INTR_SET, 0x40090174
.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40090178
.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4009017c
.set CYDEV_TCPWM_CNT2_BASE, 0x40090180
.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
.set CYREG_TCPWM_CNT2_CTRL, 0x40090180
.set CYREG_TCPWM_CNT2_STATUS, 0x40090184
.set CYREG_TCPWM_CNT2_COUNTER, 0x40090188
.set CYREG_TCPWM_CNT2_CC, 0x4009018c
.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40090190
.set CYREG_TCPWM_CNT2_PERIOD, 0x40090194
.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40090198
.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x400901a0
.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x400901a4
.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x400901a8
.set CYREG_TCPWM_CNT2_INTR, 0x400901b0
.set CYREG_TCPWM_CNT2_INTR_SET, 0x400901b4
.set CYREG_TCPWM_CNT2_INTR_MASK, 0x400901b8
.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x400901bc
.set CYDEV_TCPWM_CNT3_BASE, 0x400901c0
.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
.set CYREG_TCPWM_CNT3_CTRL, 0x400901c0
.set CYREG_TCPWM_CNT3_STATUS, 0x400901c4
.set CYREG_TCPWM_CNT3_COUNTER, 0x400901c8
.set CYREG_TCPWM_CNT3_CC, 0x400901cc
.set CYREG_TCPWM_CNT3_CC_BUFF, 0x400901d0
.set CYREG_TCPWM_CNT3_PERIOD, 0x400901d4
.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x400901d8
.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x400901e0
.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x400901e4
.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x400901e8
.set CYREG_TCPWM_CNT3_INTR, 0x400901f0
.set CYREG_TCPWM_CNT3_INTR_SET, 0x400901f4
.set CYREG_TCPWM_CNT3_INTR_MASK, 0x400901f8
.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x400901fc
.set CYDEV_USBPD0_BASE, 0x400a0000
.set CYDEV_USBPD0_SIZE, 0x00010000
.set CYDEV_USBPD0_USBPD_BASE, 0x400a0000
.set CYDEV_USBPD0_USBPD_SIZE, 0x00001000
.set CYREG_USBPD0_USBPD_CTRL, 0x400a0000
.set CYFLD_USBPD_USBPD_TX_BYPASS_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_BYPASS_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_BYPASS_EN__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RX_BYPASS_EN__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_NO_BYPASS, 0x00000000
.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_RX_SOP_ALLIGN, 0x00000001
.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_NO_RX_SOP_ALLGN, 0x00000002
.set CYVAL_USBPD_USBPD_RX_BYPASS_EN_RSVD_BYPASS, 0x00000003
.set CYFLD_USBPD_USBPD_HPD_DIRECTION__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_HPD_DIRECTION__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_ENABLED__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_HPD_ENABLED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDT_ENABLED__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_HPDT_ENABLED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_IP_ENABLED__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_IP_ENABLED__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_HEADER_INFO, 0x400a0004
.set CYFLD_USBPD_USBPD_EN_RX_EXTENDED_DATA__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_EN_RX_EXTENDED_DATA__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TX_EXTENDED_DATA__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TX_EXTENDED_DATA__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BIT_LOCATION__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BIT_LOCATION__SIZE, 0x00000004
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_FIRST_BIT_LOCATION__SIZE, 0x00000005
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_EXTENDED_DATA_BYTE_LAST_BIT_LOCATION__SIZE, 0x00000005
.set CYREG_USBPD0_USBPD_TX_HEADER, 0x400a000c
.set CYFLD_USBPD_USBPD_TX_HEADER__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_HEADER__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_TX_MEM_DATA0, 0x400a0010
.set CYFLD_USBPD_USBPD_DATA__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_DATA__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_TX_MEM_DATA1, 0x400a0014
.set CYREG_USBPD0_USBPD_TX_MEM_DATA2, 0x400a0018
.set CYREG_USBPD0_USBPD_TX_MEM_DATA3, 0x400a001c
.set CYREG_USBPD0_USBPD_TX_MEM_DATA4, 0x400a0020
.set CYREG_USBPD0_USBPD_TX_MEM_DATA5, 0x400a0024
.set CYREG_USBPD0_USBPD_TX_MEM_DATA6, 0x400a0028
.set CYREG_USBPD0_USBPD_TX_MEM_DATA7, 0x400a002c
.set CYREG_USBPD0_USBPD_TX_MEM_DATA8, 0x400a0030
.set CYREG_USBPD0_USBPD_TX_MEM_DATA9, 0x400a0034
.set CYREG_USBPD0_USBPD_TX_MEM_DATA10, 0x400a0038
.set CYREG_USBPD0_USBPD_TX_MEM_DATA11, 0x400a003c
.set CYREG_USBPD0_USBPD_TX_MEM_DATA12, 0x400a0040
.set CYREG_USBPD0_USBPD_TX_MEM_DATA13, 0x400a0044
.set CYREG_USBPD0_USBPD_TX_MEM_DATA14, 0x400a0048
.set CYREG_USBPD0_USBPD_TX_MEM_DATA15, 0x400a004c
.set CYREG_USBPD0_USBPD_RX_HEADER, 0x400a005c
.set CYFLD_USBPD_USBPD_RX_HEADER__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_HEADER__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_RX_MEM_DATA0, 0x400a0060
.set CYREG_USBPD0_USBPD_RX_MEM_DATA1, 0x400a0064
.set CYREG_USBPD0_USBPD_RX_MEM_DATA2, 0x400a0068
.set CYREG_USBPD0_USBPD_RX_MEM_DATA3, 0x400a006c
.set CYREG_USBPD0_USBPD_RX_MEM_DATA4, 0x400a0070
.set CYREG_USBPD0_USBPD_RX_MEM_DATA5, 0x400a0074
.set CYREG_USBPD0_USBPD_RX_MEM_DATA6, 0x400a0078
.set CYREG_USBPD0_USBPD_RX_MEM_DATA7, 0x400a007c
.set CYREG_USBPD0_USBPD_RX_MEM_DATA8, 0x400a0080
.set CYREG_USBPD0_USBPD_RX_MEM_DATA9, 0x400a0084
.set CYREG_USBPD0_USBPD_RX_MEM_DATA10, 0x400a0088
.set CYREG_USBPD0_USBPD_RX_MEM_DATA11, 0x400a008c
.set CYREG_USBPD0_USBPD_RX_MEM_DATA12, 0x400a0090
.set CYREG_USBPD0_USBPD_RX_MEM_DATA13, 0x400a0094
.set CYREG_USBPD0_USBPD_RX_MEM_DATA14, 0x400a0098
.set CYREG_USBPD0_USBPD_RX_MEM_DATA15, 0x400a009c
.set CYREG_USBPD0_USBPD_SRAM_PTR, 0x400a00a0
.set CYFLD_USBPD_USBPD_TX_FUNC_RD_PTR__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_FUNC_RD_PTR__SIZE, 0x00000005
.set CYFLD_USBPD_USBPD_RX_FUNC_WR_PTR__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_RX_FUNC_WR_PTR__SIZE, 0x00000005
.set CYREG_USBPD0_USBPD_STATUS, 0x400a00a4
.set CYFLD_USBPD_USBPD_RX_BUSY__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_BUSY__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_BUSY__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_TX_BUSY__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_DATA_VALID__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_CC_DATA_VALID__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SOP_TYPE_DETECTED__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_SOP_TYPE_DETECTED__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_NO_SOP_RCVD, 0x00000000
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DEFAULT_SOP_RCVD, 0x00000001
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_PRIME_SOP_RCVD, 0x00000002
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBL_PRIME_SOP_RCVD, 0x00000003
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBG_PRIME_SOP_RCVD, 0x00000004
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_RSVD1_SOP_RCVD, 0x00000006
.set CYVAL_USBPD_USBPD_SOP_TYPE_DETECTED_RSVD2_SOP_RCVD, 0x00000007
.set CYFLD_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_NO_SOP_GOODCRC_RCVD, 0x00000000
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DEFAULT_SOP_GOODCRC_RCVD, 0x00000001
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_PRIME_SOP_GOODCRC_RCVD, 0x00000002
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000003
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_PRIME_SOP_GOODCRC_RCVD, 0x00000004
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_DBG_DBL_PRIME_SOP_GOODCRC_RCVD, 0x00000005
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_RSVD1_SOP_GOODCRC_RCVD, 0x00000006
.set CYVAL_USBPD_USBPD_GOODCRC_MSG_SOP_TYPE_DETECTED_RSVD2_SOP_GOODCRC_RCVD, 0x00000007
.set CYFLD_USBPD_USBPD_RST_TYPE_DET__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_RST_TYPE_DET__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RESERVED_RESET, 0x00000000
.set CYVAL_USBPD_USBPD_RST_TYPE_DET_HARD_RESET_RCVD, 0x00000001
.set CYVAL_USBPD_USBPD_RST_TYPE_DET_CABLE_RESET_RCVD, 0x00000002
.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RSVD1_RESET_RCVD, 0x00000003
.set CYVAL_USBPD_USBPD_RST_TYPE_DET_RSVD2_RESET_RCVD, 0x00000004
.set CYFLD_USBPD_USBPD_CC1_STATUS__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_CC1_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC2_STATUS__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_CC2_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_LA_STATUS__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_VCMP_LA_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_STATUS__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_VCMP_UP_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_DN_STATUS__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_VCMP_DN_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_DETECTED__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_NOISE_DETECTED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_CC_DATA_VALID__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_NOISE_CC_DATA_VALID__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_RX_DATA__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_CC_RX_DATA__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SENDING_GOODCRC_MSG__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_SENDING_GOODCRC_MSG__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_STATUS__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_V5V_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADC1_CMP_OUT_STATUS__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_ADC1_CMP_OUT_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADC2_CMP_OUT_STATUS__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_ADC2_CMP_OUT_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_STATUS__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_HPD_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE6_STATUS__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_SPARE6_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE7_STATUS__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_SPARE7_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE8_STATUS__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_SPARE8_STATUS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE9_STATUS__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_SPARE9_STATUS__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_RX_SOP_GOOD_CRC_EN_CTRL, 0x400a00a8
.set CYFLD_USBPD_USBPD_TX_SEND_DEFAULT_SOP_GOOD_CRC_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_SEND_DEFAULT_SOP_GOOD_CRC_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SEND_PRIME_SOP_GOOD_CRC_EN__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SEND_PRIME_SOP_GOOD_CRC_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SEND_DBL_PRIME_SOP_GOOD_CRC_EN__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_TX_SEND_DBL_PRIME_SOP_GOOD_CRC_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_EOP__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_EOP__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_BAD_KCHAR__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_NOISE_PKT__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_NOISE_PKT__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_0, 0x400a00ac
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_CTRL_MSG_TYP__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_CTRL_MSG_TYP__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_1, 0x400a00b0
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_DATA_MSG_TYP__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SEND_GOOD_CRC_PER_DATA_MSG_TYP__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_0, 0x400a00b4
.set CYREG_USBPD0_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_1, 0x400a00b8
.set CYREG_USBPD0_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_0, 0x400a00bc
.set CYREG_USBPD0_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_1, 0x400a00c0
.set CYREG_USBPD0_USBPD_RX_EXPECT_GOODCRC_MSG, 0x400a00c4
.set CYFLD_USBPD_USBPD_EXPECTED_HEADER__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_EXPECTED_HEADER__SIZE, 0x00000010
.set CYFLD_USBPD_USBPD_EXPECTED_SOP__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_EXPECTED_SOP__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RESERVED, 0x00000000
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DEFAULT_SOP_RCVD, 0x00000001
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_PRIME_SOP_RCVD, 0x00000002
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBL_PRIME_SOP_RCVD, 0x00000003
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBG_PRIME_SOP_RCVD, 0x00000004
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_DBG_DBL_PRIME_SOP_RCVD, 0x00000005
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RSVD1_SOP_RCVD, 0x00000006
.set CYVAL_USBPD_USBPD_EXPECTED_SOP_EXP_RSVD2_SOP_RCVD, 0x00000007
.set CYFLD_USBPD_USBPD_DISABLE_RX_CRC_TIMER__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_DISABLE_RX_CRC_TIMER__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_RX_GOODCRC_MSG, 0x400a00c8
.set CYFLD_USBPD_USBPD_HEADER__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_HEADER__SIZE, 0x00000010
.set CYREG_USBPD0_USBPD_RX_CC, 0x400a00cc
.set CYFLD_USBPD_USBPD_RX_CNT_MAX__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_CNT_MAX__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_RX_UI_BOUNDARY_DELTA__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_RX_UI_BOUNDARY_DELTA__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_CNT_MAX__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_CNT_MAX__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_COMP_ENABLE__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_VCMP_UP_COMP_ENABLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_LA_COMP_ENABLE__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_VCMP_LA_COMP_ENABLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_NOISE_CHECK_ENABLE__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_RX_NOISE_CHECK_ENABLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_EDGE_COUNT__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_NOISE_EDGE_COUNT__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_THREE_TRANS_TRIG, 0x00000000
.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_FOUR_TRANS_TRIG, 0x00000001
.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_FIVE_TRANS_TRIG, 0x00000002
.set CYVAL_USBPD_USBPD_NOISE_EDGE_COUNT_SIX_TRANS_TRIG, 0x00000003
.set CYFLD_USBPD_USBPD_DELAY_HALF__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_DELAY_HALF__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DELAY_VALUE__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_DELAY_VALUE__SIZE, 0x00000004
.set CYFLD_USBPD_USBPD_DELAY_WIDEN_HIGH__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_DELAY_WIDEN_HIGH__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DELAY_AUTO__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_DELAY_AUTO__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_RX_CC2, 0x400a00d0
.set CYFLD_USBPD_USBPD_MIN_PULSE_VALUE__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_MIN_PULSE_VALUE__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_MAX_PULSE_VALUE__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_MAX_PULSE_VALUE__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_DELAY_VALID_COUNT__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_DELAY_VALID_COUNT__SIZE, 0x00000004
.set CYREG_USBPD0_USBPD_RX_ORDER_SET_CTRL, 0x400a00d4
.set CYFLD_USBPD_USBPD_SOP_CMP_OPT__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SOP_CMP_OPT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RST_CMP_OPT__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RST_CMP_OPT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PREAMBLE_SOP_EN__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_PREAMBLE_SOP_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PREAMBLE_RST_EN__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_PREAMBLE_RST_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SOP_RST_EN__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_SOP_RST_EN__SIZE, 0x0000000b
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEFAULT_SOP_DET, 0x00000001
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_PRIME_SOP_DET, 0x00000002
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DBL_PRIME_SOP_DET, 0x00000004
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEBUG_PRIME_SOP_DET, 0x00000008
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_DEBUG_DBL_PRIME_DET, 0x00000010
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RX_CABLE_RESET_DET, 0x00000020
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RX_HARD_RESET_DET, 0x00000040
.set CYVAL_USBPD_USBPD_SOP_RST_EN_RESERVED1_CFG, 0x00000080
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RESERVED1, 0x00000100
.set CYVAL_USBPD_USBPD_SOP_RST_EN_RESERVED2_CFG, 0x00000200
.set CYVAL_USBPD_USBPD_SOP_RST_EN_EN_RESERVED2, 0x00000400
.set CYREG_USBPD0_USBPD_RX_RESERVED1_ORDER_SET, 0x400a00d8
.set CYFLD_USBPD_USBPD_RX_RESERVED1_OS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_RESERVED1_OS__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_RX_RESERVED2_ORDER_SET, 0x400a00e0
.set CYFLD_USBPD_USBPD_RX_RESERVED2_OS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_RESERVED2_OS__SIZE, 0x00000014
.set CYREG_USBPD0_USBPD_TX_GOODCRC_MSG_ORDER_SET, 0x400a00e4
.set CYFLD_USBPD_USBPD_TX_GOODCRC_OS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_GOODCRC_OS__SIZE, 0x00000020
.set CYREG_USBPD0_USBPD_TX_CTRL, 0x400a00e8
.set CYFLD_USBPD_USBPD_GOODCRC_MSG_BITS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_GOODCRC_MSG_BITS__SIZE, 0x00000010
.set CYFLD_USBPD_USBPD_EN_TX_BIST_CM2__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_EN_TX_BIST_CM2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_GO__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_TX_GO__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SEND_RST__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_TX_SEND_RST__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REG_EN__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_TX_REG_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REG_CFG__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_TX_REG_CFG__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REG_TIMER__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_TX_REG_TIMER__SIZE, 0x00000006
.set CYREG_USBPD0_USBPD_TX_SOP_ORDER_SET, 0x400a00ec
.set CYFLD_USBPD_USBPD_TX_SOP_OS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_SOP_OS__SIZE, 0x00000014
.set CYREG_USBPD0_USBPD_TX_HARD_CABLE_ORDER_SET, 0x400a00f0
.set CYFLD_USBPD_USBPD_TX_RESET_OS__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_RESET_OS__SIZE, 0x00000014
.set CYREG_USBPD0_USBPD_CRC_COUNTER, 0x400a00f4
.set CYFLD_USBPD_USBPD_CRC_COUNTER__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_CRC_COUNTER__SIZE, 0x00000010
.set CYREG_USBPD0_USBPD_INTER_PACKET_COUNTER, 0x400a00f8
.set CYFLD_USBPD_USBPD_BUS_IDLE_CNT__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_BUS_IDLE_CNT__SIZE, 0x0000000b
.set CYFLD_USBPD_USBPD_IDLE_COUNTER__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_IDLE_COUNTER__SIZE, 0x0000000a
.set CYFLD_USBPD_USBPD_IFG_COUNTER__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_IFG_COUNTER__SIZE, 0x0000000b
.set CYREG_USBPD0_USBPD_TIMER_TRIGGER, 0x400a00fc
.set CYFLD_USBPD_USBPD_EN_TRIGGER0__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_EN_TRIGGER0__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER1__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER1__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER2__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_EN_TRIGGER2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER3__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_EN_TRIGGER3__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER4__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_EN_TRIGGER4__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER5__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_EN_TRIGGER5__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_TRIGGER6__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_EN_TRIGGER6__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR_DDFT_MUX, 0x400a0100
.set CYFLD_USBPD_USBPD_intr_ddft0_sel__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_intr_ddft0_sel__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_intr_ddft1_sel__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_intr_ddft1_sel__SIZE, 0x00000006
.set CYREG_USBPD0_USBPD_DDFT_MUX, 0x400a0104
.set CYFLD_USBPD_USBPD_ddft0_sel__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_ddft0_sel__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_ddft1_sel__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_ddft1_sel__SIZE, 0x00000006
.set CYREG_USBPD0_USBPD_INTR_1_CFG, 0x400a0108
.set CYFLD_USBPD_USBPD_CC1_CFG__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_CC1_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_CC1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_CC2_CFG__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_CC2_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_CC2_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_VCMP_UP_CFG__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_VCMP_UP_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_UP_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_VCMP_DN_CFG__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_VCMP_DN_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_DN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_VCMP_LA_CFG__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_VCMP_LA_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_VCMP_LA_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_CC1_CFG_FILT_EN__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_CC1_CFG_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC2_FILT_EN__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_CC2_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_FILT_EN__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_VCMP_UP_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_DN_FILT_EN__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_VCMP_DN_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_FILT_EN__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_V5V_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_CFG__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_V5V_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_V5V_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_CMP_OUT1_FILT_EN__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_CMP_OUT1_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADC1_CFG__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_ADC1_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_ADC1_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_CMP_OUT2_FILT_EN__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_CMP_OUT2_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADC2_CFG__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_ADC2_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_ADC2_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_HPDIN_CFG__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_HPDIN_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_HPDIN_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_HPDIN_FILT_EN__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_HPDIN_FILT_EN__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR0, 0x400a010c
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SOP__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_RX_SOP__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EOP_ERROR__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_EOP_ERROR__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_OVER_RUN__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_RX_OVER_RUN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_RST__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_RCV_RST__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR1_DONE__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_SAR1_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_KCHAR_ERROR__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_KCHAR_ERROR__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR2_DONE__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_SAR2_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR1, 0x400a0110
.set CYFLD_USBPD_USBPD_CC1_CHANGED__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_CC1_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC2_CHANGED__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_CC2_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_CHANGED__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_V5V_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE6__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE6__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE7__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE7__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE8__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE8__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE9__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_SPARE9__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR0_SET, 0x400a0114
.set CYREG_USBPD0_USBPD_INTR1_SET, 0x400a0118
.set CYREG_USBPD0_USBPD_INTR0_MASK, 0x400a011c
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SOP_MASK__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_RX_SOP_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EOP_ERROR_MASK__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_EOP_ERROR_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASK__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASK__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASK__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_RST_MASK__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_RCV_RST_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR1_DONE_MASK__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_SAR1_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASK__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASK__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASK__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASK__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASK__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASK__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASK__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASK__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASK__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASK__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASK__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASK__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASK__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASK__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR2_DONE_MASK__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_SAR2_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASK__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASK__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR1_MASK, 0x400a0120
.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASK__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASK__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASK__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASK__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASK__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASK__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASK__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASK__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASK__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE6_MASK__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE6_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE7_MASK__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE7_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE8_MASK__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE8_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE9_MASK__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_SPARE9_MASK__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR0_MASKED, 0x400a0124
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RCV_GOOD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_BAD_PACKET_COMPLETE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SOP_MASKED__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_RX_SOP_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_RCV_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_RCV_EXPT_GOODCRC_MSG_COMPLETE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EOP_ERROR_MASKED__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_EOP_ERROR_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASKED__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_RX_OVER_RUN_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASKED__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_TX_PACKET_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASKED__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_TX_HARD_RST_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RCV_RST_MASKED__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_RCV_RST_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR1_DONE_MASKED__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_SAR1_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_TX_GOODCRC_MSG_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_CC_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_CC_NO_VALID_DATA_DETECTED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASKED__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_CRC_RX_TIMER_EXP_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASKED__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_COLLISION_TYPE1_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASKED__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_COLLISION_TYPE2_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASKED__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_COLLISION_TYPE3_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASKED__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_COLLISION_TYPE4_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASKED__OFFSET, 0x00000013
.set CYFLD_USBPD_USBPD_CMP_OUT1_DET_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASKED__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_TX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASKED__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_RX_SRAM_HALF_END_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_TX_RETRY_ENABLE_CLRD_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASKED__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_KCHAR_ERROR_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASKED__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_NOISE_ON_PKT_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_ASSERT_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_TX_CC_DATA_OEN_DEASSERT_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASKED__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_TX_REGULATOR_ENABLED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASKED__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_TX_STATE_IDLE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASKED__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_RX_STATE_IDLE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SAR2_DONE_MASKED__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_SAR2_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASKED__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_CMP_OUT2_DET_MASKED__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR1_MASKED, 0x400a0128
.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASKED__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_CC1_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASKED__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_CC2_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASKED__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_VCMP_LA_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASKED__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_VCMP_UP_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASKED__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_VCMP_DN_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASKED__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_V5V_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASKED__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_CMP_OUT1_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASKED__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_CMP_OUT2_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASKED__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_HPDIN_CHANGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE6_MASKED__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE6_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE7_MASKED__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE7_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE8_MASKED__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE8_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE9_MASKED__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_SPARE9_MASKED__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_DEBUG_CTRL, 0x400a012c
.set CYFLD_USBPD_USBPD_RESET_RX__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RESET_RX__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_MSG_CAL_STATE__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RX_MSG_CAL_STATE__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_IDLE, 0x00000000
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_PRE_HDR, 0x00000001
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_HDR, 0x00000002
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_DATA, 0x00000003
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_CRC, 0x00000004
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_EOP, 0x00000005
.set CYVAL_USBPD_USBPD_RX_MSG_CAL_STATE_MSGSM_STAT, 0x00000006
.set CYFLD_USBPD_USBPD_RESET_TX__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_RESET_TX__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_MSG_STATE__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_TX_MSG_STATE__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_IDLE, 0x00000000
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_CAL, 0x00000001
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_SYN, 0x00000002
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_DOBJ, 0x00000003
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_CRC, 0x00000004
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_EOP, 0x00000005
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_RST, 0x00000006
.set CYVAL_USBPD_USBPD_TX_MSG_STATE_MSG_BIDLE, 0x00000007
.set CYFLD_USBPD_USBPD_TX_SRC_SEL_STATE__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_TX_SRC_SEL_STATE__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_IDLE_SEL, 0x00000000
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_CAL_SEL, 0x00000001
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_SYN_SEL, 0x00000002
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_KCHAR_SEL, 0x00000003
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_EOP_SEL, 0x00000004
.set CYVAL_USBPD_USBPD_TX_SRC_SEL_STATE_RST_SEL, 0x00000005
.set CYFLD_USBPD_USBPD_TX_PREAMBLE_CNT__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_TX_PREAMBLE_CNT__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_EOP_VALUE__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_EOP_VALUE__SIZE, 0x00000005
.set CYFLD_USBPD_USBPD_QUALIFY_RX_VALID_WITH_NOISE__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_QUALIFY_RX_VALID_WITH_NOISE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ENABLE_EXIT_ON_EOP__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_ENABLE_EXIT_ON_EOP__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_DEBUG_CC_0, 0x400a0130
.set CYFLD_USBPD_USBPD_TX_FIRST_BIT_LEVEL__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_FIRST_BIT_LEVEL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_LOOP_BACK_NO_BMC__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_LOOP_BACK_NO_BMC__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_LOOP_BACK_WITH_BMC__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_LOOP_BACK_WITH_BMC__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EXT_LOOP_BACK__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_EXT_LOOP_BACK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_CLEAR__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_RX_CLEAR__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CLEAR__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_TX_CLEAR__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DRIVE_SRC__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_TX_CC_DRIVE_SRC__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_CC_DATA__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_TX_CC_DATA__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DEBUG_SEL__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_DEBUG_SEL__SIZE, 0x00000005
.set CYFLD_USBPD_USBPD_RX_CC_DATA_VALID_DIS__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_RX_CC_DATA_VALID_DIS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_DELAY_FALLN_RISE__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_TX_DELAY_FALLN_RISE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_TX_DELAY_VALUE__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_TX_DELAY_VALUE__SIZE, 0x00000004
.set CYFLD_USBPD_USBPD_DEBUG_OUT__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_DEBUG_OUT__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_IREF_SEL__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_IREF_SEL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE1__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_SPARE1__SIZE, 0x00000003
.set CYREG_USBPD0_USBPD_DEBUG_CC_1, 0x400a0134
.set CYFLD_USBPD_USBPD_NUM_PREAMBLE_AVG__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_NUM_PREAMBLE_AVG__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG0, 0x00000000
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG1, 0x00000001
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_FOUR_PREAM_AVG2, 0x00000002
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_EIGHT_PREAM_AVG, 0x00000003
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_SIXTEEN_PREAM_AVG, 0x00000004
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_THIRTY_TWO_PREAM_AVG, 0x00000005
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_RESERVED6_PREAM_AVG, 0x00000006
.set CYVAL_USBPD_USBPD_NUM_PREAMBLE_AVG_RESERVED7_PREAM_AVG, 0x00000007
.set CYFLD_USBPD_USBPD_NUM_TRANS_AVG__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_NUM_TRANS_AVG__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_RX_DISABLE_AUTO_ADJ__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_RX_DISABLE_AUTO_ADJ__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_UI_PERIOD__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_RX_UI_PERIOD__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_SPARE2__OFFSET, 0x00000012
.set CYFLD_USBPD_USBPD_SPARE2__SIZE, 0x0000000b
.set CYREG_USBPD0_USBPD_DEBUG_CC_2, 0x400a0138
.set CYFLD_USBPD_USBPD_RX_DELTA_POLARITY__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RX_DELTA_POLARITY__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DIS_CC_MON_AUTO_CRC__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_DIS_CC_MON_AUTO_CRC__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RESET_RX_ON_EOP__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_RESET_RX_ON_EOP__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_IGNR_TRANS_NUM__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_RX_IGNR_TRANS_NUM__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_EXPECTED_HEADER_MASK__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_EXPECTED_HEADER_MASK__SIZE, 0x00000010
.set CYREG_USBPD0_USBPD_DEBUG_SPARE_INTR_CFG, 0x400a013c
.set CYFLD_USBPD_USBPD_SPARE6_CFG__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SPARE6_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE6_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_SPARE6_FILT_EN__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_SPARE6_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE7_CFG__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_SPARE7_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE7_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_SPARE7_FILT_EN__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_SPARE7_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE8_CFG__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_SPARE8_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE8_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_SPARE8_FILT_EN__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_SPARE8_FILT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE9_CFG__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_SPARE9_CFG__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_DIS_NEG_EDG_DIS, 0x00000000
.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_DIS_NEG_EDG_EN, 0x00000001
.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_EN_NEG_EDG_DIS, 0x00000002
.set CYVAL_USBPD_USBPD_SPARE9_CFG_POS_EDG_EN_NEG_EDG_EN, 0x00000003
.set CYFLD_USBPD_USBPD_SPARE9_FILT_EN__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE9_FILT_EN__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR2, 0x400a0140
.set CYFLD_USBPD_USBPD_UI_CAL_DONE__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_UI_CAL_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_IRQ__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_HPD_IRQ__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_PLUGED__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_HPD_PLUGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_QUEUE__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_HPD_QUEUE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE3__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE3__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE4__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE4__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE5__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE5__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR2_SET, 0x400a0144
.set CYREG_USBPD0_USBPD_INTR2_MASK, 0x400a0148
.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASK__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASK__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASK__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_IRQ_MASK__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_HPD_IRQ_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASK__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASK__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASK__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASK__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASK__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASK__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASK__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE3_MASK__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE3_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE4_MASK__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE4_MASK__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE5_MASK__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE5_MASK__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_INTR2_MASKED, 0x400a014c
.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASKED__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_UI_CAL_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASKED__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MIN_VIOLATED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASKED__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_PULSE_MAX_VIOLATED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_IRQ_MASKED__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_HPD_IRQ_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASKED__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_HPD_PLUGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASKED__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_HPD_UNPLUGED_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASKED__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_HPD_UNSTABLE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASKED__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_HPD_UNPLUG_EVENT_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASKED__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_HPD_QUEUE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASKED__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_HPDT_COMMAND_DONE_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASKED__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_EXTENDED_MSG_DET_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE3_MASKED__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_SPARE3_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE4_MASKED__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SPARE4_MASKED__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_SPARE5_MASKED__OFFSET, 0x0000000d
.set CYFLD_USBPD_USBPD_SPARE5_MASKED__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_HPD_CTRL1, 0x400a0150
.set CYFLD_USBPD_USBPD_IRQ_MIN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_IRQ_MIN__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_IRQ_MAX__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_IRQ_MAX__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_FLUSH_QUEUE__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_FLUSH_QUEUE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_LOOPBACK_EN__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_LOOPBACK_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RESET_HPD_STATE__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_RESET_HPD_STATE__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_HPD_CTRL2, 0x400a0154
.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_HIGH__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_HIGH__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_LOW__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_GLITCH_WIDTH_LOW__SIZE, 0x0000000c
.set CYREG_USBPD0_USBPD_HPD_CTRL3, 0x400a0158
.set CYFLD_USBPD_USBPD_STABLE_HIGH__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_STABLE_HIGH__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_STABLE_LOW__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_STABLE_LOW__SIZE, 0x0000000c
.set CYREG_USBPD0_USBPD_HPD_CTRL4, 0x400a015c
.set CYFLD_USBPD_USBPD_IRQ_SPACING__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_IRQ_SPACING__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_UNPLUG_EVENT__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_UNPLUG_EVENT__SIZE, 0x0000000c
.set CYREG_USBPD0_USBPD_HPD_CTRL5, 0x400a0160
.set CYFLD_USBPD_USBPD_LONG_HIGH__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_LONG_HIGH__SIZE, 0x00000010
.set CYFLD_USBPD_USBPD_LONG_LOW__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_LONG_LOW__SIZE, 0x00000010
.set CYREG_USBPD0_USBPD_HPD_QUEUE, 0x400a0164
.set CYFLD_USBPD_USBPD_DATA_OUT__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_DATA_OUT__SIZE, 0x00000008
.set CYREG_USBPD0_USBPD_HPDT_CTRL1, 0x400a0168
.set CYFLD_USBPD_USBPD_IRQ_WIDTH__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_IRQ_WIDTH__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_SET_IRQ_DELAY__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SET_IRQ_DELAY__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_DEFAULT_LEVEL__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_DEFAULT_LEVEL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DATA_SOURCE_SELECT__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_DATA_SOURCE_SELECT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DATA_SOURCE__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_DATA_SOURCE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_COMMAND__OFFSET, 0x0000001b
.set CYFLD_USBPD_USBPD_COMMAND__SIZE, 0x00000002
.set CYFLD_USBPD_USBPD_COMMAND_START__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_COMMAND_START__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RESET_HPDT_STATE__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_RESET_HPDT_STATE__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_HPDT_CTRL2, 0x400a016c
.set CYFLD_USBPD_USBPD_SET_LOW_DELAY__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SET_LOW_DELAY__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_SET_HIGH_DELAY__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_SET_HIGH_DELAY__SIZE, 0x0000000c
.set CYFLD_USBPD_USBPD_DEFAULT_OE__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_DEFAULT_OE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_OE_SOURCE_SELECT__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_OE_SOURCE_SELECT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HPDT_DEBUG_SEL__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_HPDT_DEBUG_SEL__SIZE, 0x00000002
.set CYFLD_USBPD_USBPD_HPDT_DEBUG_OUT__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_HPDT_DEBUG_OUT__SIZE, 0x00000004
.set CYREG_USBPD0_USBPD_ADC1_SAR_CTRL, 0x400a0170
.set CYFLD_USBPD_USBPD_SAR_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SAR_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_MID_VAL__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_MID_VAL__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_SAR_OUT__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_SAR_OUT__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_INTR_CMP_SEL__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_INTR_CMP_SEL__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_DIS_INT0_CMP_OUT_DET_1, 0x00000000
.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_RISE_EDGE_1, 0x00000001
.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_FALL_EDGE_1, 0x00000002
.set CYVAL_USBPD_USBPD_INTR_CMP_SEL_EN_BOTH_EDGE_1, 0x00000003
.set CYREG_USBPD0_USBPD_ADC1_CTRL, 0x400a0174
.set CYFLD_USBPD_USBPD_DAC_CNTRL__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_DAC_CNTRL__SIZE, 0x00000008
.set CYFLD_USBPD_USBPD_DFT_MUXSEL__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_DFT_MUXSEL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADC_ISO_N__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_ADC_ISO_N__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_OUT__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_CMP_OUT__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VSEL__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_VSEL__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_VSEL_ANA_IN1_AMUX_A_1, 0x00000000
.set CYVAL_USBPD_USBPD_VSEL_ANA_IN2_AMUX_A_1, 0x00000001
.set CYVAL_USBPD_USBPD_VSEL_BAND_GAP_1, 0x00000002
.set CYVAL_USBPD_USBPD_VSEL_BJT_1, 0x00000003
.set CYFLD_USBPD_USBPD_PD_LV__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_PD_LV__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_ADC2_SAR_CTRL, 0x400a0178
.set CYREG_USBPD0_USBPD_ADC2_CTRL, 0x400a017c
.set CYREG_USBPD0_USBPD_CC_CTRL_0, 0x400a0180
.set CYFLD_USBPD_USBPD_TX_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_TX_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_EN__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_RX_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_1V2__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_CC_1V2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_EN__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_CMP_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_DN_CC1V2__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_CMP_DN_CC1V2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_DN_VSEL__OFFSET, 0x00000005
.set CYFLD_USBPD_USBPD_CMP_DN_VSEL__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_2_VOL, 0x00000000
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_4_VOL, 0x00000001
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_55_VOL, 0x00000002
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_655_VOL, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_0_8_VOL, 0x00000004
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_1_235_VOL, 0x00000005
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_1_575_VOL, 0x00000006
.set CYVAL_USBPD_USBPD_CMP_DN_VSEL_SEL_2_6_VOL, 0x00000007
.set CYFLD_USBPD_USBPD_CMP_UP_CC1V2__OFFSET, 0x00000008
.set CYFLD_USBPD_USBPD_CMP_UP_CC1V2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_UP_VSEL__OFFSET, 0x00000009
.set CYFLD_USBPD_USBPD_CMP_UP_VSEL__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_2_VOL, 0x00000000
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_4_VOL, 0x00000001
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_3_VOL, 0x00000002
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_655_VOL, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_0_8_VOL, 0x00000004
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_1_235_VOL, 0x00000005
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_1_575_VOL, 0x00000006
.set CYVAL_USBPD_USBPD_CMP_UP_VSEL_SEL_2_6_VOL, 0x00000007
.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET__OFFSET, 0x0000000c
.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_50_MV, 0x00000000
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_100_MV, 0x00000001
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_150_MV, 0x00000002
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_MINUS_200_MV, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_50_MV, 0x00000004
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_100_MV, 0x00000005
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_150_MV, 0x00000006
.set CYVAL_USBPD_USBPD_CMP_UP_OFFSET_SEL_PLUS_200_MV, 0x00000007
.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET_EN__OFFSET, 0x0000000f
.set CYFLD_USBPD_USBPD_CMP_UP_OFFSET_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_LA_CC1V2__OFFSET, 0x00000010
.set CYFLD_USBPD_USBPD_CMP_LA_CC1V2__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CMP_LA_VSEL__OFFSET, 0x00000011
.set CYFLD_USBPD_USBPD_CMP_LA_VSEL__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_2_VOL, 0x00000000
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_4_VOL, 0x00000001
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_55_VOL, 0x00000002
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_655_VOL, 0x00000003
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_0_8_VOL, 0x00000004
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_1_235_VOL, 0x00000005
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_1_575_VOL, 0x00000006
.set CYVAL_USBPD_USBPD_CMP_LA_VSEL_SEL_2_6_VOL, 0x00000007
.set CYFLD_USBPD_USBPD_RD_CC1_DB_DIS__OFFSET, 0x00000014
.set CYFLD_USBPD_USBPD_RD_CC1_DB_DIS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RD_CC2_DB_DIS__OFFSET, 0x00000015
.set CYFLD_USBPD_USBPD_RD_CC2_DB_DIS__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RD_CC1_EN__OFFSET, 0x00000016
.set CYFLD_USBPD_USBPD_RD_CC1_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RD_CC2_EN__OFFSET, 0x00000017
.set CYFLD_USBPD_USBPD_RD_CC2_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RP_CC1_EN__OFFSET, 0x00000018
.set CYFLD_USBPD_USBPD_RP_CC1_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RP_CC2_EN__OFFSET, 0x00000019
.set CYFLD_USBPD_USBPD_RP_CC2_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RP_MODE__OFFSET, 0x0000001a
.set CYFLD_USBPD_USBPD_RP_MODE__SIZE, 0x00000002
.set CYVAL_USBPD_USBPD_RP_MODE_PU0_80_UA, 0x00000000
.set CYVAL_USBPD_USBPD_RP_MODE_PU1_1p5_A, 0x00000001
.set CYVAL_USBPD_USBPD_RP_MODE_PU2_80_UA, 0x00000002
.set CYVAL_USBPD_USBPD_RP_MODE_PU3_3A, 0x00000003
.set CYFLD_USBPD_USBPD_EN_HYST__OFFSET, 0x0000001c
.set CYFLD_USBPD_USBPD_EN_HYST__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_HYST_MODE__OFFSET, 0x0000001d
.set CYFLD_USBPD_USBPD_HYST_MODE__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DFP_EN__OFFSET, 0x0000001e
.set CYFLD_USBPD_USBPD_DFP_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PWR_DISABLE__OFFSET, 0x0000001f
.set CYFLD_USBPD_USBPD_PWR_DISABLE__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_CC_CTRL_1, 0x400a0184
.set CYFLD_USBPD_USBPD_CC_ADFT_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_CC_ADFT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CC_ADFT_CTRL__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_CC_ADFT_CTRL__SIZE, 0x00000004
.set CYFLD_USBPD_USBPD_RX_OFFSET_EN__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_RX_OFFSET_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_RX_OFFSET__OFFSET, 0x00000007
.set CYFLD_USBPD_USBPD_RX_OFFSET__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_50_MV, 0x00000000
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_100_MV, 0x00000001
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_150_MV, 0x00000002
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_MINUS_200_MV, 0x00000003
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_50_MV, 0x00000004
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_100_MV, 0x00000005
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_150_MV, 0x00000006
.set CYVAL_USBPD_USBPD_RX_OFFSET_SEL_PLUS_200_MV, 0x00000007
.set CYFLD_USBPD_USBPD_DS_ATTACH_DET_EN__OFFSET, 0x0000000a
.set CYFLD_USBPD_USBPD_DS_ATTACH_DET_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_VTX_SEL__OFFSET, 0x0000000b
.set CYFLD_USBPD_USBPD_VTX_SEL__SIZE, 0x00000003
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_0_93_V, 0x00000000
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_03_V, 0x00000001
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_125_V, 0x00000002
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_225_V, 0x00000003
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_33_V, 0x00000004
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_43_V, 0x00000005
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_53_V, 0x00000006
.set CYVAL_USBPD_USBPD_VTX_SEL_SEL_1_63_V, 0x00000007
.set CYFLD_USBPD_USBPD_CC_ISO_N__OFFSET, 0x0000000e
.set CYFLD_USBPD_USBPD_CC_ISO_N__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_DPSLP_REF_CTRL, 0x400a0188
.set CYFLD_USBPD_USBPD_IGEN_EN__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_IGEN_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_DPSLP_ADFT_EN__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_DPSLP_ADFT_EN__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_ADFT_CTRL__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_ADFT_CTRL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PD_DPSLP__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_PD_DPSLP__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_PUMP_CTRL, 0x400a0190
.set CYFLD_USBPD_USBPD_ADFT__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_ADFT__SIZE, 0x00000002
.set CYFLD_USBPD_USBPD_BYPASS_LV__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_BYPASS_LV__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_CLK_SEL__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_CLK_SEL__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_PD_PUMP__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_PD_PUMP__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_PFET300_CTRL, 0x400a0194
.set CYFLD_USBPD_USBPD_EN_COMP__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_EN_COMP__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_SWITCH_CC1__OFFSET, 0x00000001
.set CYFLD_USBPD_USBPD_EN_SWITCH_CC1__SIZE, 0x00000001
.set CYFLD_USBPD_USBPD_EN_SWITCH_CC2__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_EN_SWITCH_CC2__SIZE, 0x00000001
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_0, 0x400a0f00
.set CYFLD_USBPD_USBPD_ZDRV_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_ZDRV_TRIM__SIZE, 0x00000002
.set CYFLD_USBPD_USBPD_TX_TRIM__OFFSET, 0x00000002
.set CYFLD_USBPD_USBPD_TX_TRIM__SIZE, 0x00000002
.set CYFLD_USBPD_USBPD_RD_TRIM__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_RD_TRIM__SIZE, 0x00000004
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_1, 0x400a0f04
.set CYFLD_USBPD_USBPD_RP_CC1_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RP_CC1_TRIM__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_TC_I_TRIM_9P__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_TC_I_TRIM_9P__SIZE, 0x00000002
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_2, 0x400a0f08
.set CYFLD_USBPD_USBPD_RP_CC2_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_RP_CC2_TRIM__SIZE, 0x00000006
.set CYFLD_USBPD_USBPD_TC_I_TRIM_4P__OFFSET, 0x00000006
.set CYFLD_USBPD_USBPD_TC_I_TRIM_4P__SIZE, 0x00000002
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_3, 0x400a0f0c
.set CYFLD_USBPD_USBPD_V0P55_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_V0P55_TRIM__SIZE, 0x00000003
.set CYFLD_USBPD_USBPD_V0P655_TRIM__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_V0P655_TRIM__SIZE, 0x00000003
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_4, 0x400a0f10
.set CYFLD_USBPD_USBPD_V0P74_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_V0P74_TRIM__SIZE, 0x00000004
.set CYFLD_USBPD_USBPD_V0P8_TRIM__OFFSET, 0x00000004
.set CYFLD_USBPD_USBPD_V0P8_TRIM__SIZE, 0x00000003
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_5, 0x400a0f14
.set CYFLD_USBPD_USBPD_V1P125_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_V1P125_TRIM__SIZE, 0x00000003
.set CYFLD_USBPD_USBPD_V1P235_TRIM__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_V1P235_TRIM__SIZE, 0x00000003
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_6, 0x400a0f18
.set CYFLD_USBPD_USBPD_V1P575_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_V1P575_TRIM__SIZE, 0x00000003
.set CYFLD_USBPD_USBPD_REF_TRIM__OFFSET, 0x00000003
.set CYFLD_USBPD_USBPD_REF_TRIM__SIZE, 0x00000004
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_7, 0x400a0f1c
.set CYFLD_USBPD_USBPD_I_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_I_TRIM__SIZE, 0x00000008
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE1, 0x400a0f80
.set CYFLD_USBPD_USBPD_SPARE1_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SPARE1_TRIM__SIZE, 0x00000008
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE2, 0x400a0f84
.set CYFLD_USBPD_USBPD_SPARE2_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SPARE2_TRIM__SIZE, 0x00000008
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE3, 0x400a0f88
.set CYFLD_USBPD_USBPD_SPARE3_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SPARE3_TRIM__SIZE, 0x00000008
.set CYREG_USBPD0_USBPD_S8USBPD_TRIM_SPARE4, 0x400a0f8c
.set CYFLD_USBPD_USBPD_SPARE4_TRIM__OFFSET, 0x00000000
.set CYFLD_USBPD_USBPD_SPARE4_TRIM__SIZE, 0x00000008
.set CYDEV_USBPD1_BASE, 0x400b0000
.set CYDEV_USBPD1_SIZE, 0x00010000
.set CYDEV_USBPD1_USBPD_BASE, 0x400b0000
.set CYDEV_USBPD1_USBPD_SIZE, 0x00001000
.set CYREG_USBPD1_USBPD_CTRL, 0x400b0000
.set CYREG_USBPD1_USBPD_HEADER_INFO, 0x400b0004
.set CYREG_USBPD1_USBPD_TX_HEADER, 0x400b000c
.set CYREG_USBPD1_USBPD_TX_MEM_DATA0, 0x400b0010
.set CYREG_USBPD1_USBPD_TX_MEM_DATA1, 0x400b0014
.set CYREG_USBPD1_USBPD_TX_MEM_DATA2, 0x400b0018
.set CYREG_USBPD1_USBPD_TX_MEM_DATA3, 0x400b001c
.set CYREG_USBPD1_USBPD_TX_MEM_DATA4, 0x400b0020
.set CYREG_USBPD1_USBPD_TX_MEM_DATA5, 0x400b0024
.set CYREG_USBPD1_USBPD_TX_MEM_DATA6, 0x400b0028
.set CYREG_USBPD1_USBPD_TX_MEM_DATA7, 0x400b002c
.set CYREG_USBPD1_USBPD_TX_MEM_DATA8, 0x400b0030
.set CYREG_USBPD1_USBPD_TX_MEM_DATA9, 0x400b0034
.set CYREG_USBPD1_USBPD_TX_MEM_DATA10, 0x400b0038
.set CYREG_USBPD1_USBPD_TX_MEM_DATA11, 0x400b003c
.set CYREG_USBPD1_USBPD_TX_MEM_DATA12, 0x400b0040
.set CYREG_USBPD1_USBPD_TX_MEM_DATA13, 0x400b0044
.set CYREG_USBPD1_USBPD_TX_MEM_DATA14, 0x400b0048
.set CYREG_USBPD1_USBPD_TX_MEM_DATA15, 0x400b004c
.set CYREG_USBPD1_USBPD_RX_HEADER, 0x400b005c
.set CYREG_USBPD1_USBPD_RX_MEM_DATA0, 0x400b0060
.set CYREG_USBPD1_USBPD_RX_MEM_DATA1, 0x400b0064
.set CYREG_USBPD1_USBPD_RX_MEM_DATA2, 0x400b0068
.set CYREG_USBPD1_USBPD_RX_MEM_DATA3, 0x400b006c
.set CYREG_USBPD1_USBPD_RX_MEM_DATA4, 0x400b0070
.set CYREG_USBPD1_USBPD_RX_MEM_DATA5, 0x400b0074
.set CYREG_USBPD1_USBPD_RX_MEM_DATA6, 0x400b0078
.set CYREG_USBPD1_USBPD_RX_MEM_DATA7, 0x400b007c
.set CYREG_USBPD1_USBPD_RX_MEM_DATA8, 0x400b0080
.set CYREG_USBPD1_USBPD_RX_MEM_DATA9, 0x400b0084
.set CYREG_USBPD1_USBPD_RX_MEM_DATA10, 0x400b0088
.set CYREG_USBPD1_USBPD_RX_MEM_DATA11, 0x400b008c
.set CYREG_USBPD1_USBPD_RX_MEM_DATA12, 0x400b0090
.set CYREG_USBPD1_USBPD_RX_MEM_DATA13, 0x400b0094
.set CYREG_USBPD1_USBPD_RX_MEM_DATA14, 0x400b0098
.set CYREG_USBPD1_USBPD_RX_MEM_DATA15, 0x400b009c
.set CYREG_USBPD1_USBPD_SRAM_PTR, 0x400b00a0
.set CYREG_USBPD1_USBPD_STATUS, 0x400b00a4
.set CYREG_USBPD1_USBPD_RX_SOP_GOOD_CRC_EN_CTRL, 0x400b00a8
.set CYREG_USBPD1_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_0, 0x400b00ac
.set CYREG_USBPD1_USBPD_RX_DEFAULT_SOP_GOODCRC_CTRL_1, 0x400b00b0
.set CYREG_USBPD1_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_0, 0x400b00b4
.set CYREG_USBPD1_USBPD_RX_PRIME_SOP_GOODCRC_CTRL_1, 0x400b00b8
.set CYREG_USBPD1_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_0, 0x400b00bc
.set CYREG_USBPD1_USBPD_RX_DBL_PRIME_SOP_GOODCRC_CTRL_1, 0x400b00c0
.set CYREG_USBPD1_USBPD_RX_EXPECT_GOODCRC_MSG, 0x400b00c4
.set CYREG_USBPD1_USBPD_RX_GOODCRC_MSG, 0x400b00c8
.set CYREG_USBPD1_USBPD_RX_CC, 0x400b00cc
.set CYREG_USBPD1_USBPD_RX_CC2, 0x400b00d0
.set CYREG_USBPD1_USBPD_RX_ORDER_SET_CTRL, 0x400b00d4
.set CYREG_USBPD1_USBPD_RX_RESERVED1_ORDER_SET, 0x400b00d8
.set CYREG_USBPD1_USBPD_RX_RESERVED2_ORDER_SET, 0x400b00e0
.set CYREG_USBPD1_USBPD_TX_GOODCRC_MSG_ORDER_SET, 0x400b00e4
.set CYREG_USBPD1_USBPD_TX_CTRL, 0x400b00e8
.set CYREG_USBPD1_USBPD_TX_SOP_ORDER_SET, 0x400b00ec
.set CYREG_USBPD1_USBPD_TX_HARD_CABLE_ORDER_SET, 0x400b00f0
.set CYREG_USBPD1_USBPD_CRC_COUNTER, 0x400b00f4
.set CYREG_USBPD1_USBPD_INTER_PACKET_COUNTER, 0x400b00f8
.set CYREG_USBPD1_USBPD_TIMER_TRIGGER, 0x400b00fc
.set CYREG_USBPD1_USBPD_INTR_DDFT_MUX, 0x400b0100
.set CYREG_USBPD1_USBPD_DDFT_MUX, 0x400b0104
.set CYREG_USBPD1_USBPD_INTR_1_CFG, 0x400b0108
.set CYREG_USBPD1_USBPD_INTR0, 0x400b010c
.set CYREG_USBPD1_USBPD_INTR1, 0x400b0110
.set CYREG_USBPD1_USBPD_INTR0_SET, 0x400b0114
.set CYREG_USBPD1_USBPD_INTR1_SET, 0x400b0118
.set CYREG_USBPD1_USBPD_INTR0_MASK, 0x400b011c
.set CYREG_USBPD1_USBPD_INTR1_MASK, 0x400b0120
.set CYREG_USBPD1_USBPD_INTR0_MASKED, 0x400b0124
.set CYREG_USBPD1_USBPD_INTR1_MASKED, 0x400b0128
.set CYREG_USBPD1_USBPD_DEBUG_CTRL, 0x400b012c
.set CYREG_USBPD1_USBPD_DEBUG_CC_0, 0x400b0130
.set CYREG_USBPD1_USBPD_DEBUG_CC_1, 0x400b0134
.set CYREG_USBPD1_USBPD_DEBUG_CC_2, 0x400b0138
.set CYREG_USBPD1_USBPD_DEBUG_SPARE_INTR_CFG, 0x400b013c
.set CYREG_USBPD1_USBPD_INTR2, 0x400b0140
.set CYREG_USBPD1_USBPD_INTR2_SET, 0x400b0144
.set CYREG_USBPD1_USBPD_INTR2_MASK, 0x400b0148
.set CYREG_USBPD1_USBPD_INTR2_MASKED, 0x400b014c
.set CYREG_USBPD1_USBPD_HPD_CTRL1, 0x400b0150
.set CYREG_USBPD1_USBPD_HPD_CTRL2, 0x400b0154
.set CYREG_USBPD1_USBPD_HPD_CTRL3, 0x400b0158
.set CYREG_USBPD1_USBPD_HPD_CTRL4, 0x400b015c
.set CYREG_USBPD1_USBPD_HPD_CTRL5, 0x400b0160
.set CYREG_USBPD1_USBPD_HPD_QUEUE, 0x400b0164
.set CYREG_USBPD1_USBPD_HPDT_CTRL1, 0x400b0168
.set CYREG_USBPD1_USBPD_HPDT_CTRL2, 0x400b016c
.set CYREG_USBPD1_USBPD_ADC1_SAR_CTRL, 0x400b0170
.set CYREG_USBPD1_USBPD_ADC1_CTRL, 0x400b0174
.set CYREG_USBPD1_USBPD_ADC2_SAR_CTRL, 0x400b0178
.set CYREG_USBPD1_USBPD_ADC2_CTRL, 0x400b017c
.set CYREG_USBPD1_USBPD_CC_CTRL_0, 0x400b0180
.set CYREG_USBPD1_USBPD_CC_CTRL_1, 0x400b0184
.set CYREG_USBPD1_USBPD_DPSLP_REF_CTRL, 0x400b0188
.set CYREG_USBPD1_USBPD_PUMP_CTRL, 0x400b0190
.set CYREG_USBPD1_USBPD_PFET300_CTRL, 0x400b0194
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_0, 0x400b0f00
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_1, 0x400b0f04
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_2, 0x400b0f08
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_3, 0x400b0f0c
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_4, 0x400b0f10
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_5, 0x400b0f14
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_6, 0x400b0f18
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_7, 0x400b0f1c
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE1, 0x400b0f80
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE2, 0x400b0f84
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE3, 0x400b0f88
.set CYREG_USBPD1_USBPD_S8USBPD_TRIM_SPARE4, 0x400b0f8c
.set CYDEV_CPUSS_BASE, 0x40100000
.set CYDEV_CPUSS_SIZE, 0x00001000
.set CYREG_CPUSS_CONFIG, 0x40100000
.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
.set CYREG_CPUSS_SYSREQ, 0x40100004
.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
.set CYREG_CPUSS_SYSARG, 0x40100008
.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
.set CYREG_CPUSS_PROTECTION, 0x4010000c
.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
.set CYREG_CPUSS_PRIV_ROM, 0x40100010
.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
.set CYREG_CPUSS_PRIV_RAM, 0x40100014
.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000b
.set CYREG_CPUSS_WOUNDING, 0x4010001c
.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
.set CYREG_CPUSS_FLASH_CTL, 0x40100030
.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
.set CYREG_CPUSS_ROM_CTL, 0x40100034
.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
.set CYDEV_SPCIF_BASE, 0x40110000
.set CYDEV_SPCIF_SIZE, 0x00010000
.set CYREG_SPCIF_GEOMETRY, 0x40110000
.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
.set CYREG_SPCIF_INTR, 0x401107f0
.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
.set CYREG_SPCIF_INTR_SET, 0x401107f4
.set CYREG_SPCIF_INTR_MASK, 0x401107f8
.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
.set CYDEV_CM0_BASE, 0xe0000000
.set CYDEV_CM0_SIZE, 0x00100000
.set CYREG_CM0_DWT_PID4, 0xe0001fd0
.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
.set CYFLD_CM0_VALUE__SIZE, 0x00000020
.set CYREG_CM0_DWT_PID0, 0xe0001fe0
.set CYREG_CM0_DWT_PID1, 0xe0001fe4
.set CYREG_CM0_DWT_PID2, 0xe0001fe8
.set CYREG_CM0_DWT_PID3, 0xe0001fec
.set CYREG_CM0_DWT_CID0, 0xe0001ff0
.set CYREG_CM0_DWT_CID1, 0xe0001ff4
.set CYREG_CM0_DWT_CID2, 0xe0001ff8
.set CYREG_CM0_DWT_CID3, 0xe0001ffc
.set CYREG_CM0_BP_PID4, 0xe0002fd0
.set CYREG_CM0_BP_PID0, 0xe0002fe0
.set CYREG_CM0_BP_PID1, 0xe0002fe4
.set CYREG_CM0_BP_PID2, 0xe0002fe8
.set CYREG_CM0_BP_PID3, 0xe0002fec
.set CYREG_CM0_BP_CID0, 0xe0002ff0
.set CYREG_CM0_BP_CID1, 0xe0002ff4
.set CYREG_CM0_BP_CID2, 0xe0002ff8
.set CYREG_CM0_BP_CID3, 0xe0002ffc
.set CYREG_CM0_SYST_CSR, 0xe000e010
.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
.set CYREG_CM0_SYST_RVR, 0xe000e014
.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
.set CYREG_CM0_SYST_CVR, 0xe000e018
.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
.set CYREG_CM0_SYST_CALIB, 0xe000e01c
.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
.set CYFLD_CM0_TENMS__SIZE, 0x00000018
.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
.set CYFLD_CM0_SKEW__SIZE, 0x00000001
.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
.set CYFLD_CM0_NOREF__SIZE, 0x00000001
.set CYREG_CM0_ISER, 0xe000e100
.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
.set CYFLD_CM0_SETENA__SIZE, 0x00000020
.set CYREG_CM0_ICER, 0xe000e180
.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
.set CYREG_CM0_ISPR, 0xe000e200
.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
.set CYREG_CM0_ICPR, 0xe000e280
.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
.set CYREG_CM0_IPR0, 0xe000e400
.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
.set CYREG_CM0_IPR1, 0xe000e404
.set CYREG_CM0_IPR2, 0xe000e408
.set CYREG_CM0_IPR3, 0xe000e40c
.set CYREG_CM0_IPR4, 0xe000e410
.set CYREG_CM0_IPR5, 0xe000e414
.set CYREG_CM0_IPR6, 0xe000e418
.set CYREG_CM0_IPR7, 0xe000e41c
.set CYREG_CM0_CPUID, 0xe000ed00
.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
.set CYFLD_CM0_REVISION__SIZE, 0x00000004
.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
.set CYREG_CM0_ICSR, 0xe000ed04
.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
.set CYREG_CM0_AIRCR, 0xe000ed0c
.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
.set CYREG_CM0_SCR, 0xe000ed10
.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
.set CYREG_CM0_CCR, 0xe000ed14
.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
.set CYREG_CM0_SHPR2, 0xe000ed1c
.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
.set CYREG_CM0_SHPR3, 0xe000ed20
.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
.set CYREG_CM0_SHCSR, 0xe000ed24
.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
.set CYREG_CM0_SCS_PID4, 0xe000efd0
.set CYREG_CM0_SCS_PID0, 0xe000efe0
.set CYREG_CM0_SCS_PID1, 0xe000efe4
.set CYREG_CM0_SCS_PID2, 0xe000efe8
.set CYREG_CM0_SCS_PID3, 0xe000efec
.set CYREG_CM0_SCS_CID0, 0xe000eff0
.set CYREG_CM0_SCS_CID1, 0xe000eff4
.set CYREG_CM0_SCS_CID2, 0xe000eff8
.set CYREG_CM0_SCS_CID3, 0xe000effc
.set CYREG_CM0_ROM_SCS, 0xe00ff000
.set CYREG_CM0_ROM_DWT, 0xe00ff004
.set CYREG_CM0_ROM_BPU, 0xe00ff008
.set CYREG_CM0_ROM_END, 0xe00ff00c
.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
.set CYREG_CM0_ROM_PID4, 0xe00fffd0
.set CYREG_CM0_ROM_PID0, 0xe00fffe0
.set CYREG_CM0_ROM_PID1, 0xe00fffe4
.set CYREG_CM0_ROM_PID2, 0xe00fffe8
.set CYREG_CM0_ROM_PID3, 0xe00fffec
.set CYREG_CM0_ROM_CID0, 0xe00ffff0
.set CYREG_CM0_ROM_CID1, 0xe00ffff4
.set CYREG_CM0_ROM_CID2, 0xe00ffff8
.set CYREG_CM0_ROM_CID3, 0xe00ffffc
.set CYDEV_ROMTABLE_BASE, 0xf0000000
.set CYDEV_ROMTABLE_SIZE, 0x00001000
.set CYREG_ROMTABLE_ADDR, 0xf0000000
.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
.set CYREG_ROMTABLE_DID, 0xf0000fcc
.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
.set CYREG_ROMTABLE_PID4, 0xf0000fd0
.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID5, 0xf0000fd4
.set CYREG_ROMTABLE_PID6, 0xf0000fd8
.set CYREG_ROMTABLE_PID7, 0xf0000fdc
.set CYREG_ROMTABLE_PID0, 0xf0000fe0
.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
.set CYREG_ROMTABLE_PID1, 0xf0000fe4
.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID2, 0xf0000fe8
.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID3, 0xf0000fec
.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
.set CYREG_ROMTABLE_CID0, 0xf0000ff0
.set CYREG_ROMTABLE_CID1, 0xf0000ff4
.set CYREG_ROMTABLE_CID2, 0xf0000ff8
.set CYREG_ROMTABLE_CID3, 0xf0000ffc
.set CYDEV_FLS_SECTOR_SIZE, 0x00020000
.set CYDEV_FLS_ROW_SIZE, 0x00000100
