// Seed: 2627147806
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri id_8,
    output wor id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17,
    input uwire id_18,
    input wire id_19,
    input wand id_20,
    input tri id_21,
    input tri id_22,
    output wire id_23,
    output uwire id_24,
    input wor id_25
    , id_29,
    input wor id_26
    , id_30,
    output tri id_27
);
  wire id_31;
endmodule
module module_1 (
    input  wand  id_0,
    output tri0  id_1,
    output logic id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_27 = 0;
  initial id_2 <= 1;
  wire id_5, id_6;
  wire id_7;
  tri1 id_8 = id_0;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
