#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 14 14:21:01 2023
# Process ID: 9144
# Current directory: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7748
# Log file: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Cole/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-18660-DESKTOP-P5I79LF/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 769.387 ; gain = 66.996
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/State_Machine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/Top_Level_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Din' on this module [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/State_Machine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/Top_Level_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_SIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'Din' on this module [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:61]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/State_Machine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/Top_Level_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_SIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'Q' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'UTC' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:73]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'N' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:87]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'TimeUp' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'FlashScU' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:102]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'D' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.count4_MSCLK_clkcntrl4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.AND2
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.qsec_clks
Compiling module xil_defaultlib.countUD4L
Compiling module xil_defaultlib.Counter_16Bit
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.Ring_Counter
Compiling module xil_defaultlib.Selector
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.State_Machine
Compiling module xil_defaultlib.Top_Level_default
Compiling module xil_defaultlib.Top_Level_SIM
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_Level_SIM_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/cole_admin/Desktop/School -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/cole_admin/Desktop/School" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 14 15:41:12 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Top_Level_SIM_behav -key {Behavioral:sim_1:Functional:Top_Level_SIM} -tclbatch {Top_Level_SIM.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source Top_Level_SIM.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Top_Level_SIM_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.367 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/Top_Level_SIM/UUT/PS}} {{/Top_Level_SIM/UUT/NS}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_SIM_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'Q' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:61]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'UTC' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:73]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 16 for port 'N' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:87]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'TimeUp' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'FlashScU' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:102]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'D' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.367 ; gain = 0.000
run 100 us
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance Top_Level_SIM.UUT.slowit.my_clk_inst.mmcm_adv_inst 
run 1000 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 15:51:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 15:51:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 15:59:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 15:59:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:03:51 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:03:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Top_Level_SIM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Top_Level_SIM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level
INFO: [VRFC 10-2458] undeclared symbol TimeUp_Wire, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qsec_clks
INFO: [VRFC 10-2458] undeclared symbol dummy, assumed default net type wire [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:41]
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module count4_MSCLK_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Edge_Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_16Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/State_Machine_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine_SIM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sim_1/new/Top_Level_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_Level_SIM
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bdb955e00fd942448af0ca2e530c1665 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_Level_SIM_behav xil_defaultlib.Top_Level_SIM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'sw' on this module [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:13:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:13:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:14:04 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:14:04 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:15:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:15:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:19:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:19:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:23:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:23:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:28:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:28:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:31:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:31:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:33:36 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:33:36 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:36:38 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:36:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Top_Level
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Level' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
INFO: [Synth 8-6157] synthesizing module 'qsec_clks' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:58]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:58]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:187]
INFO: [Synth 8-6157] synthesizing module 'count4_MSCLK_clkcntrl4' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:324]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'count4_MSCLK_clkcntrl4' (6#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:324]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (9#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:187]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'qsec_clks' (11#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/Downloads/qsec_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'Counter_16Bit' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (12#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter_16Bit' (13#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/new/Counter_16Bit.v:23]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:62]
WARNING: [Synth 8-7023] instance 'GameTimer' of module 'Counter_16Bit' has 8 connections declared, but only 6 given [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:62]
WARNING: [Synth 8-7023] instance 'PlayerU' of module 'countUD4L' has 8 connections declared, but only 5 given [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:67]
WARNING: [Synth 8-7023] instance 'PlayerD' of module 'countUD4L' has 8 connections declared, but only 5 given [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:69]
WARNING: [Synth 8-7023] instance 'Timesup' of module 'countUD4L' has 8 connections declared, but only 6 given [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:75]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (13#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (14#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/new/LFSR.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ring_Counter' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ring_Counter' (15#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Ring_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (16#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/new/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (17#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v:23]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (18#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/State_Machine.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'RoundTime' does not match port width (1) of module 'State_Machine' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:97]
WARNING: [Synth 8-689] width (4) of port connection 'FlashScU' does not match port width (1) of module 'State_Machine' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:104]
WARNING: [Synth 8-689] width (4) of port connection 'FlashScD' does not match port width (1) of module 'State_Machine' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:104]
WARNING: [Synth 8-6104] Input port 'sw' has an internal driver [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:127]
WARNING: [Synth 8-3848] Net FlashScD in module/entity Top_Level does not have driver. [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:46]
WARNING: [Synth 8-3848] Net FlashScU in module/entity Top_Level does not have driver. [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:46]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerD/Q[1]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerD/Q[2]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerD/Q[3]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerU/Q[1]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerU/Q[2]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 1st driver pin 'Top_Level:/PlayerU/Q[3]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v-89.13 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:89]
INFO: [Synth 8-6155] done synthesizing module 'Top_Level' (19#1) [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
WARNING: [Synth 8-3917] design Top_Level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[10] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port led[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port dp driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port sw[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port sw[1] driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port sw[0] driven by constant 0
WARNING: [Synth 8-3331] design State_Machine has unconnected port clk
WARNING: [Synth 8-3331] design State_Machine has unconnected port ScoreMax[3]
WARNING: [Synth 8-3331] design State_Machine has unconnected port ScoreMax[2]
WARNING: [Synth 8-3331] design State_Machine has unconnected port ScoreMax[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1488.246 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[2] with 1st driver pin 'sw[2]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[2] with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[1] with 1st driver pin 'sw[1]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[1] with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[0] with 1st driver pin 'sw[0]' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sw[0] with 2nd driver pin 'GND' [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/sources_1/new/Top_Level.v:22]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1488.246 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1488.246 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 17 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.srcs/constrs_1/imports/CSE 100/Basys3_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1488.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  AND2 => LUT2: 1 instances
  BUF => LUT1: 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1724.938 ; gain = 236.691
48 Infos, 32 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1724.938 ; gain = 236.691
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Nov 14 16:58:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/synth_1/runme.log
[Tue Nov 14 16:58:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5/Lab5.runs/impl_1/runme.log
archive_project {C:/Users/cole_admin/Desktop/School Work/CSE 100/Lab5/Lab5_4.xpr.zip} -temp_dir C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9144-CP -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/cole_admin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-9144-CP' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
