// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/13/2023 19:05:03"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	sysclk,
	SW,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS_O,
	VGA_VS_O,
	VGA_CLK,
	VGA_BLANK_N,
	VGA_SYNC_N);
input 	sysclk;
input 	[3:0] SW;
output 	[3:0] LEDR;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS_O;
output 	VGA_VS_O;
output 	VGA_CLK;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;

// Design Ports Information
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS_O	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS_O	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sysclk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_HS_O~output_o ;
wire \VGA_VS_O~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \sysclk~input_o ;
wire \sysclk~inputclkctrl_outclk ;
wire \VGA_CLK~0_combout ;
wire \VGA_CLK~reg0feeder_combout ;
wire \VGA_CLK~reg0_q ;
wire \VGA_CLK~reg0clkctrl_outclk ;
wire \video|CounterY[0]~10_combout ;
wire \video|Equal1~0_combout ;
wire \SW[0]~input_o ;
wire \video|CounterY[8]~27 ;
wire \video|CounterY[9]~29_combout ;
wire \video|CounterX[0]~11_combout ;
wire \video|CounterX[0]~12 ;
wire \video|CounterX[1]~13_combout ;
wire \video|CounterX[1]~14 ;
wire \video|CounterX[2]~15_combout ;
wire \video|CounterX[2]~16 ;
wire \video|CounterX[3]~17_combout ;
wire \video|CounterX[3]~18 ;
wire \video|CounterX[4]~19_combout ;
wire \video|CounterX[4]~20 ;
wire \video|CounterX[5]~21_combout ;
wire \video|CounterX[5]~22 ;
wire \video|CounterX[6]~23_combout ;
wire \video|CounterX[6]~24 ;
wire \video|CounterX[7]~25_combout ;
wire \video|CounterX[7]~26 ;
wire \video|CounterX[8]~27_combout ;
wire \video|CounterX[8]~28 ;
wire \video|CounterX[9]~29_combout ;
wire \video|Equal0~1_combout ;
wire \video|Equal0~0_combout ;
wire \video|vga_HS~0_combout ;
wire \video|CounterX[5]~10_combout ;
wire \video|Equal1~1_combout ;
wire \video|Equal1~2_combout ;
wire \video|CounterY[4]~28_combout ;
wire \video|CounterY[0]~11 ;
wire \video|CounterY[1]~12_combout ;
wire \video|CounterY[1]~13 ;
wire \video|CounterY[2]~14_combout ;
wire \video|CounterY[2]~15 ;
wire \video|CounterY[3]~16_combout ;
wire \video|CounterY[3]~17 ;
wire \video|CounterY[4]~18_combout ;
wire \video|CounterY[4]~19 ;
wire \video|CounterY[5]~20_combout ;
wire \video|CounterY[5]~21 ;
wire \video|CounterY[6]~22_combout ;
wire \video|CounterY[6]~23 ;
wire \video|CounterY[7]~24_combout ;
wire \video|CounterY[7]~25 ;
wire \video|CounterY[8]~26_combout ;
wire \video|vga_VS~0_combout ;
wire \video|inDisplayArea~0_combout ;
wire \video|inDisplayArea~1_combout ;
wire \video|inDisplayArea~q ;
wire \video|vaddr[2]~1 ;
wire \video|vaddr[3]~3 ;
wire \video|vaddr[4]~5 ;
wire \video|vaddr[5]~7 ;
wire \video|vaddr[6]~9 ;
wire \video|vaddr[7]~10_combout ;
wire \comb~2_combout ;
wire \video|vaddr[4]~4_combout ;
wire \comb~1_combout ;
wire \video|vaddr[2]~0_combout ;
wire \video|vaddr[5]~6_combout ;
wire \dmem|RAM~32152_combout ;
wire \dmem|RAM~32155_combout ;
wire \dmem|RAM~32156_combout ;
wire \dmem|RAM~32157_combout ;
wire \video|vaddr[3]~2_combout ;
wire \comb~6_combout ;
wire \dmem|RAM~32158_combout ;
wire \dmem|RAM~32151_combout ;
wire \dmem|RAM~32159_combout ;
wire \dmem|RAM~32154_combout ;
wire \dmem|RAM~32160_combout ;
wire \video|vaddr[6]~8_combout ;
wire \comb~3_combout ;
wire \dmem|RAM~32133_combout ;
wire \dmem|RAM~32212_combout ;
wire \comb~0_combout ;
wire \CPU_RISCV|Add0~8 ;
wire \CPU_RISCV|Add0~9_combout ;
wire \CPU_RISCV|Add0~10 ;
wire \CPU_RISCV|Add0~20_combout ;
wire \CPU_RISCV|imm[10]~65_combout ;
wire \CPU_RISCV|imm[10]~124_combout ;
wire \imem|RAM~12_combout ;
wire \CPU_RISCV|I_type~3_combout ;
wire \CPU_RISCV|I_type~6_combout ;
wire \imem|RAM~21_combout ;
wire \CPU_RISCV|RS1[0]~11_combout ;
wire \imem|RAM~23_combout ;
wire \CPU_RISCV|RS1[2]~13_combout ;
wire \imem|RAM~22_combout ;
wire \CPU_RISCV|RS1[3]~12_combout ;
wire \CPU_RISCV|comb~37_combout ;
wire \CPU_RISCV|comb~270_combout ;
wire \CPU_RISCV|comb~20_combout ;
wire \CPU_RISCV|comb~268_combout ;
wire \CPU_RISCV|RS2[3]~12_combout ;
wire \CPU_RISCV|regs|rd2[0]~41_combout ;
wire \CPU_RISCV|RS2[3]~37_combout ;
wire \CPU_RISCV|regs|rf~38feeder_combout ;
wire \imem|RAM~24_combout ;
wire \imem|RAM~10_combout ;
wire \imem|RAM~13_combout ;
wire \imem|RAM~16_combout ;
wire \imem|RAM~11_combout ;
wire \CPU_RISCV|Equal5~0_combout ;
wire \imem|RAM~14_combout ;
wire \CPU_RISCV|Equal8~3_combout ;
wire \CPU_RISCV|Equal8~2_combout ;
wire \imem|RAM~28_combout ;
wire \CPU_RISCV|is_jalr~21_combout ;
wire \imem|RAM~15_combout ;
wire \imem|RAM~34_combout ;
wire \CPU_RISCV|Equal6~0_combout ;
wire \CPU_RISCV|comb~29_combout ;
wire \CPU_RISCV|comb~269_combout ;
wire \CPU_RISCV|RD~8_combout ;
wire \CPU_RISCV|RD[3]~12_combout ;
wire \imem|RAM~27_combout ;
wire \CPU_RISCV|RD[0]~9_combout ;
wire \imem|RAM~25_combout ;
wire \CPU_RISCV|RD[2]~11_combout ;
wire \imem|RAM~26_combout ;
wire \CPU_RISCV|RD[1]~10_combout ;
wire \CPU_RISCV|regs|rf~1931_combout ;
wire \imem|RAM~19_combout ;
wire \imem|RAM~29_combout ;
wire \CPU_RISCV|reg_write~3_combout ;
wire \CPU_RISCV|reg_write~6_combout ;
wire \CPU_RISCV|regs|rf~1953_combout ;
wire \CPU_RISCV|regs|rf~38_q ;
wire \CPU_RISCV|regs|rf~1928_combout ;
wire \CPU_RISCV|regs|rf~1950_combout ;
wire \CPU_RISCV|regs|rf~6_q ;
wire \CPU_RISCV|RS2[2]~21_combout ;
wire \CPU_RISCV|RS2[2]~38_combout ;
wire \imem|RAM~18_combout ;
wire \CPU_RISCV|RS2[0]~36_combout ;
wire \CPU_RISCV|regs|rf~1768_combout ;
wire \CPU_RISCV|regs|rf~1924_combout ;
wire \CPU_RISCV|regs|rf~1946_combout ;
wire \CPU_RISCV|regs|rf~166_q ;
wire \CPU_RISCV|regs|rf~1926_combout ;
wire \CPU_RISCV|regs|rf~1948_combout ;
wire \CPU_RISCV|regs|rf~198_q ;
wire \CPU_RISCV|regs|rf~1925_combout ;
wire \CPU_RISCV|regs|rf~1947_combout ;
wire \CPU_RISCV|regs|rf~134_q ;
wire \CPU_RISCV|regs|rf~1766_combout ;
wire \CPU_RISCV|regs|rf~1767_combout ;
wire \CPU_RISCV|regs|rf~1985_combout ;
wire \CPU_RISCV|regs|rf~422feeder_combout ;
wire \CPU_RISCV|regs|rf~1932_combout ;
wire \CPU_RISCV|regs|rf~1954_combout ;
wire \CPU_RISCV|regs|rf~422_q ;
wire \CPU_RISCV|regs|rf~1143_combout ;
wire \CPU_RISCV|regs|rf~1976_combout ;
wire \CPU_RISCV|regs|rf~486_q ;
wire \CPU_RISCV|regs|rf~1933_combout ;
wire \CPU_RISCV|regs|rf~1955_combout ;
wire \CPU_RISCV|regs|rf~390_q ;
wire \CPU_RISCV|regs|rf~1155_combout ;
wire \CPU_RISCV|regs|rf~1978_combout ;
wire \CPU_RISCV|regs|rf~454_q ;
wire \CPU_RISCV|regs|rf~1769_combout ;
wire \CPU_RISCV|regs|rf~1770_combout ;
wire \CPU_RISCV|regs|rf~326feeder_combout ;
wire \CPU_RISCV|regs|rf~1101_combout ;
wire \CPU_RISCV|regs|rf~1972_combout ;
wire \CPU_RISCV|regs|rf~326_q ;
wire \CPU_RISCV|regs|rf~1923_combout ;
wire \CPU_RISCV|regs|rf~1945_combout ;
wire \CPU_RISCV|regs|rf~358_q ;
wire \CPU_RISCV|regs|rf~294feeder_combout ;
wire \CPU_RISCV|regs|rf~1125_combout ;
wire \CPU_RISCV|regs|rf~1974_combout ;
wire \CPU_RISCV|regs|rf~294_q ;
wire \CPU_RISCV|regs|rf~262feeder_combout ;
wire \CPU_RISCV|regs|rf~1922_combout ;
wire \CPU_RISCV|regs|rf~1944_combout ;
wire \CPU_RISCV|regs|rf~262_q ;
wire \CPU_RISCV|regs|rf~1764_combout ;
wire \CPU_RISCV|regs|rf~1765_combout ;
wire \CPU_RISCV|regs|rf~1771_combout ;
wire \CPU_RISCV|regs|rf~710feeder_combout ;
wire \CPU_RISCV|regs|rf~1956_combout ;
wire \CPU_RISCV|regs|rf~710_q ;
wire \CPU_RISCV|regs|rf~1167_combout ;
wire \CPU_RISCV|regs|rf~1979_combout ;
wire \CPU_RISCV|regs|rf~1959_combout ;
wire \CPU_RISCV|regs|rf~966_q ;
wire \CPU_RISCV|regs|rf~838feeder_combout ;
wire \CPU_RISCV|regs|rf~1113_combout ;
wire \CPU_RISCV|regs|rf~1973_combout ;
wire \CPU_RISCV|regs|rf~1957_combout ;
wire \CPU_RISCV|regs|rf~838_q ;
wire \CPU_RISCV|regs|rf~1930_combout ;
wire \CPU_RISCV|regs|rf~1958_combout ;
wire \CPU_RISCV|regs|rf~582_q ;
wire \CPU_RISCV|regs|rf~1772_combout ;
wire \CPU_RISCV|regs|rf~1773_combout ;
wire \CPU_RISCV|regs|rf~774feeder_combout ;
wire \CPU_RISCV|regs|rf~1967_combout ;
wire \CPU_RISCV|regs|rf~774_q ;
wire \CPU_RISCV|regs|rf~1965_combout ;
wire \CPU_RISCV|regs|rf~518_q ;
wire \CPU_RISCV|regs|rf~1776_combout ;
wire \CPU_RISCV|regs|rf~806feeder_combout ;
wire \CPU_RISCV|regs|rf~1134_combout ;
wire \CPU_RISCV|regs|rf~1975_combout ;
wire \CPU_RISCV|regs|rf~1960_combout ;
wire \CPU_RISCV|regs|rf~806_q ;
wire \CPU_RISCV|regs|rf~934feeder_combout ;
wire \CPU_RISCV|regs|rf~1963_combout ;
wire \CPU_RISCV|regs|rf~934_q ;
wire \CPU_RISCV|regs|rf~678feeder_combout ;
wire \CPU_RISCV|regs|rf~1961_combout ;
wire \CPU_RISCV|regs|rf~678_q ;
wire \CPU_RISCV|regs|rf~1962_combout ;
wire \CPU_RISCV|regs|rf~550_q ;
wire \CPU_RISCV|regs|rf~1774_combout ;
wire \CPU_RISCV|regs|rf~1775_combout ;
wire \CPU_RISCV|regs|rf~1984_combout ;
wire \CPU_RISCV|regs|rf~1149_combout ;
wire \CPU_RISCV|regs|rf~1977_combout ;
wire \CPU_RISCV|regs|rf~1971_combout ;
wire \CPU_RISCV|regs|rf~998_q ;
wire \CPU_RISCV|regs|rf~1968_combout ;
wire \CPU_RISCV|regs|rf~870_q ;
wire \CPU_RISCV|regs|rf~1927_combout ;
wire \CPU_RISCV|regs|rf~1969_combout ;
wire \CPU_RISCV|regs|rf~742_q ;
wire \CPU_RISCV|regs|rf~1929_combout ;
wire \CPU_RISCV|regs|rf~1970_combout ;
wire \CPU_RISCV|regs|rf~614_q ;
wire \CPU_RISCV|regs|rf~1777_combout ;
wire \CPU_RISCV|regs|rf~1778_combout ;
wire \CPU_RISCV|regs|rf~1779_combout ;
wire \CPU_RISCV|regs|rd2[6]~35_combout ;
wire \CPU_RISCV|regs|Equal0~0_combout ;
wire \CPU_RISCV|regs|rf~293feeder_combout ;
wire \CPU_RISCV|regs|rf~293_q ;
wire \CPU_RISCV|regs|rf~261_q ;
wire \CPU_RISCV|regs|rf~37feeder_combout ;
wire \CPU_RISCV|regs|rf~37_q ;
wire \CPU_RISCV|regs|rf~5_q ;
wire \CPU_RISCV|regs|rf~1782_combout ;
wire \CPU_RISCV|regs|rf~1783_combout ;
wire \CPU_RISCV|regs|rf~453_q ;
wire \CPU_RISCV|regs|rf~485_q ;
wire \CPU_RISCV|regs|rf~1949_combout ;
wire \CPU_RISCV|regs|rf~229_q ;
wire \CPU_RISCV|regs|rf~197_q ;
wire \CPU_RISCV|regs|rf~1780_combout ;
wire \CPU_RISCV|regs|rf~1781_combout ;
wire \CPU_RISCV|regs|rd1[5]~34_combout ;
wire \dmem|RAM~4feeder_combout ;
wire \CPU_RISCV|Equal4~5_combout ;
wire \CPU_RISCV|Equal4~14_combout ;
wire \dmem|RAM~4_q ;
wire \CPU_RISCV|regs|rf~4_q ;
wire \CPU_RISCV|regs|rf~260_q ;
wire \CPU_RISCV|regs|rf~1806_combout ;
wire \CPU_RISCV|regs|rf~292feeder_combout ;
wire \CPU_RISCV|regs|rf~292_q ;
wire \CPU_RISCV|regs|rf~36_q ;
wire \CPU_RISCV|regs|rf~1807_combout ;
wire \CPU_RISCV|regs|rf~1808_combout ;
wire \CPU_RISCV|regs|rf~452feeder_combout ;
wire \CPU_RISCV|regs|rf~452_q ;
wire \CPU_RISCV|regs|rf~196_q ;
wire \CPU_RISCV|regs|rf~324feeder_combout ;
wire \CPU_RISCV|regs|rf~324_q ;
wire \CPU_RISCV|regs|rf~1952_combout ;
wire \CPU_RISCV|regs|rf~68_q ;
wire \CPU_RISCV|regs|rf~1804_combout ;
wire \CPU_RISCV|regs|rf~1805_combout ;
wire \CPU_RISCV|regs|rf~228feeder_combout ;
wire \CPU_RISCV|regs|rf~228_q ;
wire \CPU_RISCV|regs|rf~484_q ;
wire \CPU_RISCV|regs|rf~356feeder_combout ;
wire \CPU_RISCV|regs|rf~356_q ;
wire \CPU_RISCV|regs|rf~1951_combout ;
wire \CPU_RISCV|regs|rf~100_q ;
wire \CPU_RISCV|regs|rf~1809_combout ;
wire \CPU_RISCV|regs|rf~1810_combout ;
wire \CPU_RISCV|regs|rf~1811_combout ;
wire \CPU_RISCV|regs|rd1[4]~42_combout ;
wire \CPU_RISCV|imm[4]~26_combout ;
wire \CPU_RISCV|imm[4]~121_combout ;
wire \imem|RAM~31_combout ;
wire \CPU_RISCV|Equal5~1_combout ;
wire \CPU_RISCV|imm[4]~118_combout ;
wire \CPU_RISCV|imm[4]~116_combout ;
wire \CPU_RISCV|imm[4]~117_combout ;
wire \CPU_RISCV|imm[3]~119_combout ;
wire \CPU_RISCV|imm[3]~111_combout ;
wire \dmem|RAM~3feeder_combout ;
wire \dmem|RAM~3_q ;
wire \CPU_RISCV|regs|rf~195_q ;
wire \CPU_RISCV|regs|rf~227_q ;
wire \CPU_RISCV|regs|rf~163feeder_combout ;
wire \CPU_RISCV|regs|rf~163_q ;
wire \CPU_RISCV|regs|rf~131_q ;
wire \CPU_RISCV|regs|rf~1832_combout ;
wire \CPU_RISCV|regs|rf~1833_combout ;
wire \CPU_RISCV|regs|rf~451_q ;
wire \CPU_RISCV|regs|rf~419feeder_combout ;
wire \CPU_RISCV|regs|rf~419_q ;
wire \CPU_RISCV|regs|rf~387_q ;
wire \CPU_RISCV|regs|rf~1839_combout ;
wire \CPU_RISCV|regs|rf~1840_combout ;
wire \CPU_RISCV|regs|rf~291_q ;
wire \CPU_RISCV|regs|rf~259feeder_combout ;
wire \CPU_RISCV|regs|rf~259_q ;
wire \CPU_RISCV|regs|rf~355feeder_combout ;
wire \CPU_RISCV|regs|rf~355_q ;
wire \CPU_RISCV|regs|rf~323_q ;
wire \CPU_RISCV|regs|rf~1834_combout ;
wire \CPU_RISCV|regs|rf~1835_combout ;
wire \CPU_RISCV|regs|rf~35feeder_combout ;
wire \CPU_RISCV|regs|rf~35_q ;
wire \CPU_RISCV|regs|rf~3_q ;
wire \CPU_RISCV|regs|rf~99feeder_combout ;
wire \CPU_RISCV|regs|rf~99_q ;
wire \CPU_RISCV|regs|rf~67_q ;
wire \CPU_RISCV|regs|rf~1836_combout ;
wire \CPU_RISCV|regs|rf~1837_combout ;
wire \CPU_RISCV|regs|rf~1838_combout ;
wire \CPU_RISCV|regs|rf~1841_combout ;
wire \CPU_RISCV|regs|rf~771feeder_combout ;
wire \CPU_RISCV|regs|rf~771_q ;
wire \CPU_RISCV|regs|rf~1966_combout ;
wire \CPU_RISCV|regs|rf~899_q ;
wire \CPU_RISCV|regs|rf~643feeder_combout ;
wire \CPU_RISCV|regs|rf~1964_combout ;
wire \CPU_RISCV|regs|rf~643_q ;
wire \CPU_RISCV|regs|rf~515_q ;
wire \CPU_RISCV|regs|rf~1846_combout ;
wire \CPU_RISCV|regs|rf~1847_combout ;
wire \CPU_RISCV|regs|rf~835feeder_combout ;
wire \CPU_RISCV|regs|rf~835_q ;
wire \CPU_RISCV|regs|rf~963_q ;
wire \CPU_RISCV|regs|rf~707feeder_combout ;
wire \CPU_RISCV|regs|rf~707_q ;
wire \CPU_RISCV|regs|rf~579_q ;
wire \CPU_RISCV|regs|rf~1844_combout ;
wire \CPU_RISCV|regs|rf~1845_combout ;
wire \CPU_RISCV|regs|rf~1848_combout ;
wire \CPU_RISCV|regs|rf~995feeder_combout ;
wire \CPU_RISCV|regs|rf~995_q ;
wire \CPU_RISCV|regs|rf~739_q ;
wire \CPU_RISCV|regs|rf~867feeder_combout ;
wire \CPU_RISCV|regs|rf~867_q ;
wire \CPU_RISCV|regs|rf~611_q ;
wire \CPU_RISCV|regs|rf~1849_combout ;
wire \CPU_RISCV|regs|rf~1850_combout ;
wire \CPU_RISCV|regs|rf~931feeder_combout ;
wire \CPU_RISCV|regs|rf~931_q ;
wire \CPU_RISCV|regs|rf~675_q ;
wire \CPU_RISCV|regs|rf~803feeder_combout ;
wire \CPU_RISCV|regs|rf~803_q ;
wire \CPU_RISCV|regs|rf~547_q ;
wire \CPU_RISCV|regs|rf~1842_combout ;
wire \CPU_RISCV|regs|rf~1843_combout ;
wire \CPU_RISCV|regs|rf~1851_combout ;
wire \CPU_RISCV|regs|rd2[3]~38_combout ;
wire \dmem|RAM~2feeder_combout ;
wire \dmem|RAM~2_q ;
wire \CPU_RISCV|regs|rf~34_q ;
wire \CPU_RISCV|regs|rf~290feeder_combout ;
wire \CPU_RISCV|regs|rf~290_q ;
wire \CPU_RISCV|regs|rf~258_q ;
wire \CPU_RISCV|regs|rf~2_q ;
wire \CPU_RISCV|regs|rf~1854_combout ;
wire \CPU_RISCV|regs|rf~1855_combout ;
wire \CPU_RISCV|regs|rf~450feeder_combout ;
wire \CPU_RISCV|regs|rf~450_q ;
wire \CPU_RISCV|regs|rf~482_q ;
wire \CPU_RISCV|regs|rf~226feeder_combout ;
wire \CPU_RISCV|regs|rf~226_q ;
wire \CPU_RISCV|regs|rf~194_q ;
wire \CPU_RISCV|regs|rf~1852_combout ;
wire \CPU_RISCV|regs|rf~1853_combout ;
wire \CPU_RISCV|regs|rd1[2]~36_combout ;
wire \imem|RAM~32_combout ;
wire \CPU_RISCV|imm[2]~94_combout ;
wire \CPU_RISCV|imm[2]~112_combout ;
wire \CPU_RISCV|imm[1]~58_combout ;
wire \CPU_RISCV|imm[1]~123_combout ;
wire \CPU_RISCV|imm[1]~113_combout ;
wire \dmem|RAM~1feeder_combout ;
wire \dmem|RAM~1_q ;
wire \CPU_RISCV|regs|rf~993_q ;
wire \CPU_RISCV|regs|rf~737_q ;
wire \CPU_RISCV|regs|rf~865feeder_combout ;
wire \CPU_RISCV|regs|rf~865_q ;
wire \CPU_RISCV|regs|rf~609_q ;
wire \CPU_RISCV|regs|rf~1897_combout ;
wire \CPU_RISCV|regs|rf~1898_combout ;
wire \CPU_RISCV|regs|rf~929feeder_combout ;
wire \CPU_RISCV|regs|rf~929_q ;
wire \CPU_RISCV|regs|rf~673_q ;
wire \CPU_RISCV|regs|rf~801feeder_combout ;
wire \CPU_RISCV|regs|rf~801_q ;
wire \CPU_RISCV|regs|rf~545_q ;
wire \CPU_RISCV|regs|rf~1890_combout ;
wire \CPU_RISCV|regs|rf~1891_combout ;
wire \CPU_RISCV|regs|rf~769feeder_combout ;
wire \CPU_RISCV|regs|rf~769_q ;
wire \CPU_RISCV|regs|rf~897_q ;
wire \CPU_RISCV|regs|rf~641feeder_combout ;
wire \CPU_RISCV|regs|rf~641_q ;
wire \CPU_RISCV|regs|rf~513_q ;
wire \CPU_RISCV|regs|rf~1894_combout ;
wire \CPU_RISCV|regs|rf~1895_combout ;
wire \CPU_RISCV|regs|rf~833feeder_combout ;
wire \CPU_RISCV|regs|rf~833_q ;
wire \CPU_RISCV|regs|rf~961_q ;
wire \CPU_RISCV|regs|rf~705feeder_combout ;
wire \CPU_RISCV|regs|rf~705_q ;
wire \CPU_RISCV|regs|rf~577_q ;
wire \CPU_RISCV|regs|rf~1892_combout ;
wire \CPU_RISCV|regs|rf~1893_combout ;
wire \CPU_RISCV|regs|rf~1896_combout ;
wire \CPU_RISCV|regs|rf~1899_combout ;
wire \CPU_RISCV|regs|rf~449feeder_combout ;
wire \CPU_RISCV|regs|rf~449_q ;
wire \CPU_RISCV|regs|rf~481_q ;
wire \CPU_RISCV|regs|rf~417feeder_combout ;
wire \CPU_RISCV|regs|rf~417_q ;
wire \CPU_RISCV|regs|rf~385_q ;
wire \CPU_RISCV|regs|rf~1887_combout ;
wire \CPU_RISCV|regs|rf~1888_combout ;
wire \CPU_RISCV|regs|rf~161feeder_combout ;
wire \CPU_RISCV|regs|rf~161_q ;
wire \CPU_RISCV|regs|rf~129_q ;
wire \CPU_RISCV|regs|rf~1879_combout ;
wire \CPU_RISCV|regs|rf~193_q ;
wire \CPU_RISCV|regs|rf~225_q ;
wire \CPU_RISCV|regs|rf~1880_combout ;
wire \CPU_RISCV|regs|rf~1_q ;
wire \imem|RAM~17_combout ;
wire \CPU_RISCV|regs|rf~33feeder_combout ;
wire \CPU_RISCV|regs|rf~33_q ;
wire \CPU_RISCV|regs|rf~97feeder_combout ;
wire \CPU_RISCV|regs|rf~97_q ;
wire \CPU_RISCV|regs|rf~65_q ;
wire \CPU_RISCV|regs|rf~1883_combout ;
wire \CPU_RISCV|regs|rf~1884_combout ;
wire \CPU_RISCV|regs|rf~1885_combout ;
wire \CPU_RISCV|regs|rf~257_q ;
wire \CPU_RISCV|regs|rf~353feeder_combout ;
wire \CPU_RISCV|regs|rf~353_q ;
wire \CPU_RISCV|regs|rf~321_q ;
wire \CPU_RISCV|regs|rf~1881_combout ;
wire \CPU_RISCV|regs|rf~1882_combout ;
wire \CPU_RISCV|regs|rf~1886_combout ;
wire \CPU_RISCV|regs|rf~1889_combout ;
wire \CPU_RISCV|regs|rd2[1]~40_combout ;
wire \CPU_RISCV|imm[0]~95_combout ;
wire \CPU_RISCV|imm[0]~114_combout ;
wire \CPU_RISCV|Equal6~1_combout ;
wire \CPU_RISCV|Add2~0_combout ;
wire \CPU_RISCV|next_pc[0]~1_combout ;
wire \SW[1]~input_o ;
wire \CPU_RISCV|funct3[0]~0_combout ;
wire \CPU_RISCV|funct3[2]~1_combout ;
wire \imem|RAM~20_combout ;
wire \imem|RAM~33_combout ;
wire \CPU_RISCV|jump_add~0_combout ;
wire \CPU_RISCV|regs|rf~458_q ;
wire \CPU_RISCV|regs|rf~394feeder_combout ;
wire \CPU_RISCV|regs|rf~394_q ;
wire \CPU_RISCV|regs|rf~1677_combout ;
wire \CPU_RISCV|regs|rf~426_q ;
wire \CPU_RISCV|regs|rf~1678_combout ;
wire \CPU_RISCV|regs|rf~330feeder_combout ;
wire \CPU_RISCV|regs|rf~330_q ;
wire \CPU_RISCV|regs|rf~362_q ;
wire \CPU_RISCV|regs|rf~298feeder_combout ;
wire \CPU_RISCV|regs|rf~298_q ;
wire \CPU_RISCV|regs|rf~266feeder_combout ;
wire \CPU_RISCV|regs|rf~266_q ;
wire \CPU_RISCV|regs|rf~1672_combout ;
wire \CPU_RISCV|regs|rf~1673_combout ;
wire \CPU_RISCV|regs|rf~42feeder_combout ;
wire \CPU_RISCV|regs|rf~42_q ;
wire \CPU_RISCV|regs|rf~10feeder_combout ;
wire \CPU_RISCV|regs|rf~10_q ;
wire \CPU_RISCV|regs|rf~1676_combout ;
wire \CPU_RISCV|regs|rf~234feeder_combout ;
wire \CPU_RISCV|regs|rf~234_q ;
wire \CPU_RISCV|regs|rf~170_q ;
wire \CPU_RISCV|regs|rf~202feeder_combout ;
wire \CPU_RISCV|regs|rf~202_q ;
wire \CPU_RISCV|regs|rf~138_q ;
wire \CPU_RISCV|regs|rf~1674_combout ;
wire \CPU_RISCV|regs|rf~1675_combout ;
wire \CPU_RISCV|regs|rf~1989_combout ;
wire \CPU_RISCV|regs|rf~1679_combout ;
wire \CPU_RISCV|regs|rf~714feeder_combout ;
wire \CPU_RISCV|regs|rf~714_q ;
wire \CPU_RISCV|regs|rf~970_q ;
wire \CPU_RISCV|regs|rf~842feeder_combout ;
wire \CPU_RISCV|regs|rf~842_q ;
wire \CPU_RISCV|regs|rf~586_q ;
wire \CPU_RISCV|regs|rf~1680_combout ;
wire \CPU_RISCV|regs|rf~1681_combout ;
wire \CPU_RISCV|regs|rf~746_q ;
wire \CPU_RISCV|regs|rf~618_q ;
wire \CPU_RISCV|regs|rf~1685_combout ;
wire \CPU_RISCV|regs|rf~874_q ;
wire \CPU_RISCV|regs|rf~1002feeder_combout ;
wire \CPU_RISCV|regs|rf~1002_q ;
wire \CPU_RISCV|regs|rf~1686_combout ;
wire \CPU_RISCV|regs|rf~778feeder_combout ;
wire \CPU_RISCV|regs|rf~778_q ;
wire \CPU_RISCV|regs|rf~522_q ;
wire \CPU_RISCV|regs|rf~1684_combout ;
wire \CPU_RISCV|regs|rf~810feeder_combout ;
wire \CPU_RISCV|regs|rf~810_q ;
wire \CPU_RISCV|regs|rf~938_q ;
wire \CPU_RISCV|regs|rf~682feeder_combout ;
wire \CPU_RISCV|regs|rf~682_q ;
wire \CPU_RISCV|regs|rf~554_q ;
wire \CPU_RISCV|regs|rf~1682_combout ;
wire \CPU_RISCV|regs|rf~1683_combout ;
wire \CPU_RISCV|regs|rf~1988_combout ;
wire \CPU_RISCV|regs|rf~1687_combout ;
wire \CPU_RISCV|regs|rd2[10]~31_combout ;
wire \CPU_RISCV|regs|rf~457_q ;
wire \CPU_RISCV|regs|rf~489_q ;
wire \CPU_RISCV|regs|rf~233_q ;
wire \CPU_RISCV|regs|rf~201_q ;
wire \CPU_RISCV|regs|rf~1688_combout ;
wire \CPU_RISCV|regs|rf~1689_combout ;
wire \CPU_RISCV|regs|rf~297feeder_combout ;
wire \CPU_RISCV|regs|rf~297_q ;
wire \CPU_RISCV|regs|rf~265_q ;
wire \CPU_RISCV|regs|rf~9_q ;
wire \CPU_RISCV|regs|rf~1690_combout ;
wire \CPU_RISCV|regs|rf~1691_combout ;
wire \CPU_RISCV|regs|rd1[9]~31_combout ;
wire \CPU_RISCV|regs|rf~712feeder_combout ;
wire \CPU_RISCV|regs|rf~712_q ;
wire \CPU_RISCV|regs|rf~968_q ;
wire \CPU_RISCV|regs|rf~840feeder_combout ;
wire \CPU_RISCV|regs|rf~840_q ;
wire \CPU_RISCV|regs|rf~584_q ;
wire \CPU_RISCV|regs|rf~1724_combout ;
wire \CPU_RISCV|regs|rf~1725_combout ;
wire \CPU_RISCV|regs|rf~1000feeder_combout ;
wire \CPU_RISCV|regs|rf~1000_q ;
wire \CPU_RISCV|regs|rf~872_q ;
wire \CPU_RISCV|regs|rf~744_q ;
wire \CPU_RISCV|regs|rf~616_q ;
wire \CPU_RISCV|regs|rf~1729_combout ;
wire \CPU_RISCV|regs|rf~1730_combout ;
wire \CPU_RISCV|regs|rf~808feeder_combout ;
wire \CPU_RISCV|regs|rf~808_q ;
wire \CPU_RISCV|regs|rf~936_q ;
wire \CPU_RISCV|regs|rf~680feeder_combout ;
wire \CPU_RISCV|regs|rf~680_q ;
wire \CPU_RISCV|regs|rf~552_q ;
wire \CPU_RISCV|regs|rf~1726_combout ;
wire \CPU_RISCV|regs|rf~1727_combout ;
wire \CPU_RISCV|regs|rf~776feeder_combout ;
wire \CPU_RISCV|regs|rf~776_q ;
wire \CPU_RISCV|regs|rf~520_q ;
wire \CPU_RISCV|regs|rf~1728_combout ;
wire \CPU_RISCV|regs|rf~1986_combout ;
wire \CPU_RISCV|regs|rf~1731_combout ;
wire \CPU_RISCV|regs|rf~488feeder_combout ;
wire \CPU_RISCV|regs|rf~488_q ;
wire \CPU_RISCV|regs|rf~424_q ;
wire \CPU_RISCV|regs|rf~456_q ;
wire \CPU_RISCV|regs|rf~392_q ;
wire \CPU_RISCV|regs|rf~1721_combout ;
wire \CPU_RISCV|regs|rf~1722_combout ;
wire \CPU_RISCV|regs|rf~328feeder_combout ;
wire \CPU_RISCV|regs|rf~328_q ;
wire \CPU_RISCV|regs|rf~360_q ;
wire \CPU_RISCV|regs|rf~296_q ;
wire \CPU_RISCV|regs|rf~264_q ;
wire \CPU_RISCV|regs|rf~1716_combout ;
wire \CPU_RISCV|regs|rf~1717_combout ;
wire \CPU_RISCV|regs|rf~232feeder_combout ;
wire \CPU_RISCV|regs|rf~232_q ;
wire \CPU_RISCV|regs|rf~168_q ;
wire \CPU_RISCV|regs|rf~200_q ;
wire \CPU_RISCV|regs|rf~136_q ;
wire \CPU_RISCV|regs|rf~1718_combout ;
wire \CPU_RISCV|regs|rf~1719_combout ;
wire \CPU_RISCV|regs|rf~8_q ;
wire \CPU_RISCV|regs|rf~1720_combout ;
wire \CPU_RISCV|regs|rf~1987_combout ;
wire \CPU_RISCV|regs|rf~1723_combout ;
wire \CPU_RISCV|regs|rd2[8]~33_combout ;
wire \CPU_RISCV|regs|rf~455_q ;
wire \CPU_RISCV|regs|rf~487_q ;
wire \CPU_RISCV|regs|rf~231_q ;
wire \CPU_RISCV|regs|rf~199_q ;
wire \CPU_RISCV|regs|rf~1732_combout ;
wire \CPU_RISCV|regs|rf~1733_combout ;
wire \CPU_RISCV|regs|rf~295feeder_combout ;
wire \CPU_RISCV|regs|rf~295_q ;
wire \CPU_RISCV|regs|rf~39_q ;
wire \CPU_RISCV|regs|rf~263feeder_combout ;
wire \CPU_RISCV|regs|rf~263_q ;
wire \CPU_RISCV|regs|rf~7_q ;
wire \CPU_RISCV|regs|rf~1734_combout ;
wire \CPU_RISCV|regs|rf~1735_combout ;
wire \CPU_RISCV|regs|rd1[7]~33_combout ;
wire \CPU_RISCV|imm[9]~98_combout ;
wire \imem|RAM~35_combout ;
wire \CPU_RISCV|imm[30]~96_combout ;
wire \CPU_RISCV|imm[5]~97_combout ;
wire \CPU_RISCV|Add2~9 ;
wire \CPU_RISCV|Add2~11 ;
wire \CPU_RISCV|Add2~13 ;
wire \CPU_RISCV|Add2~14_combout ;
wire \CPU_RISCV|comb~44_combout ;
wire \CPU_RISCV|comb~271_combout ;
wire \CPU_RISCV|comb~52_combout ;
wire \CPU_RISCV|comb~272_combout ;
wire \imem|RAM~30_combout ;
wire \CPU_RISCV|result~3_combout ;
wire \CPU_RISCV|result~12_combout ;
wire \CPU_RISCV|comb~67_combout ;
wire \CPU_RISCV|Add3~1 ;
wire \CPU_RISCV|Add3~2_combout ;
wire \CPU_RISCV|Add2~1 ;
wire \CPU_RISCV|Add2~2_combout ;
wire \CPU_RISCV|next_pc[1]~0_combout ;
wire \CPU_RISCV|Add3~3 ;
wire \CPU_RISCV|Add3~5 ;
wire \CPU_RISCV|Add3~7 ;
wire \CPU_RISCV|Add3~9 ;
wire \CPU_RISCV|Add3~11 ;
wire \CPU_RISCV|Add3~13 ;
wire \CPU_RISCV|Add3~14_combout ;
wire \CPU_RISCV|comb~224_combout ;
wire \CPU_RISCV|regs|rf~1905_combout ;
wire \CPU_RISCV|regs|rf~1906_combout ;
wire \CPU_RISCV|ShiftLeft0~54_combout ;
wire \CPU_RISCV|ShiftLeft0~53_combout ;
wire \CPU_RISCV|ShiftLeft0~55_combout ;
wire \CPU_RISCV|regs|rf~256_q ;
wire \CPU_RISCV|regs|rf~288feeder_combout ;
wire \CPU_RISCV|regs|rf~288_q ;
wire \CPU_RISCV|regs|rf~32feeder_combout ;
wire \CPU_RISCV|regs|rf~32_q ;
wire \CPU_RISCV|regs|rf~0_q ;
wire \CPU_RISCV|regs|rf~1903_combout ;
wire \CPU_RISCV|regs|rf~1904_combout ;
wire \CPU_RISCV|regs|rf~1921_combout ;
wire \CPU_RISCV|ShiftLeft0~59_combout ;
wire \CPU_RISCV|regs|rf~1830_combout ;
wire \CPU_RISCV|regs|rf~1831_combout ;
wire \CPU_RISCV|regs|rf~1938_combout ;
wire \CPU_RISCV|regs|rf~1937_combout ;
wire \CPU_RISCV|ShiftLeft0~60_combout ;
wire \CPU_RISCV|ShiftLeft0~61_combout ;
wire \CPU_RISCV|comb~225_combout ;
wire \CPU_RISCV|comb~226_combout ;
wire \CPU_RISCV|Equal16~4_combout ;
wire \CPU_RISCV|comb~227_combout ;
wire \CPU_RISCV|comb~228_combout ;
wire \CPU_RISCV|Add1~13 ;
wire \CPU_RISCV|Add1~14_combout ;
wire \CPU_RISCV|comb~229_combout ;
wire \CPU_RISCV|regs|rf~167feeder_combout ;
wire \CPU_RISCV|regs|rf~167_q ;
wire \CPU_RISCV|regs|rf~135_q ;
wire \CPU_RISCV|regs|rf~1736_combout ;
wire \CPU_RISCV|regs|rf~1737_combout ;
wire \CPU_RISCV|regs|rf~103_q ;
wire \CPU_RISCV|regs|rf~71_q ;
wire \CPU_RISCV|regs|rf~1740_combout ;
wire \CPU_RISCV|regs|rf~1741_combout ;
wire \CPU_RISCV|regs|rf~359_q ;
wire \CPU_RISCV|regs|rf~327_q ;
wire \CPU_RISCV|regs|rf~1738_combout ;
wire \CPU_RISCV|regs|rf~1739_combout ;
wire \CPU_RISCV|regs|rf~1742_combout ;
wire \CPU_RISCV|regs|rf~423feeder_combout ;
wire \CPU_RISCV|regs|rf~423_q ;
wire \CPU_RISCV|regs|rf~391_q ;
wire \CPU_RISCV|regs|rf~1743_combout ;
wire \CPU_RISCV|regs|rf~1744_combout ;
wire \CPU_RISCV|regs|rf~1745_combout ;
wire \CPU_RISCV|regs|rf~679feeder_combout ;
wire \CPU_RISCV|regs|rf~679_q ;
wire \CPU_RISCV|regs|rf~935feeder_combout ;
wire \CPU_RISCV|regs|rf~935_q ;
wire \CPU_RISCV|regs|rf~807feeder_combout ;
wire \CPU_RISCV|regs|rf~807_q ;
wire \CPU_RISCV|regs|rf~551_q ;
wire \CPU_RISCV|regs|rf~1746_combout ;
wire \CPU_RISCV|regs|rf~1747_combout ;
wire \CPU_RISCV|regs|rf~999_q ;
wire \CPU_RISCV|regs|rf~743_q ;
wire \CPU_RISCV|regs|rf~871feeder_combout ;
wire \CPU_RISCV|regs|rf~871_q ;
wire \CPU_RISCV|regs|rf~615_q ;
wire \CPU_RISCV|regs|rf~1753_combout ;
wire \CPU_RISCV|regs|rf~1754_combout ;
wire \CPU_RISCV|regs|rf~775feeder_combout ;
wire \CPU_RISCV|regs|rf~775_q ;
wire \CPU_RISCV|regs|rf~903_q ;
wire \CPU_RISCV|regs|rf~647feeder_combout ;
wire \CPU_RISCV|regs|rf~647_q ;
wire \CPU_RISCV|regs|rf~519_q ;
wire \CPU_RISCV|regs|rf~1750_combout ;
wire \CPU_RISCV|regs|rf~1751_combout ;
wire \CPU_RISCV|regs|rf~839feeder_combout ;
wire \CPU_RISCV|regs|rf~839_q ;
wire \CPU_RISCV|regs|rf~967_q ;
wire \CPU_RISCV|regs|rf~711feeder_combout ;
wire \CPU_RISCV|regs|rf~711_q ;
wire \CPU_RISCV|regs|rf~583_q ;
wire \CPU_RISCV|regs|rf~1748_combout ;
wire \CPU_RISCV|regs|rf~1749_combout ;
wire \CPU_RISCV|regs|rf~1752_combout ;
wire \CPU_RISCV|regs|rf~1755_combout ;
wire \CPU_RISCV|regs|rd2[7]~34_combout ;
wire \CPU_RISCV|Add1~15 ;
wire \CPU_RISCV|Add1~16_combout ;
wire \CPU_RISCV|Equal16~9_combout ;
wire \CPU_RISCV|Add0~26 ;
wire \CPU_RISCV|Add0~30_combout ;
wire \CPU_RISCV|is_jalr~16_combout ;
wire \CPU_RISCV|is_jalr~23_combout ;
wire \CPU_RISCV|pc[13]~6_combout ;
wire \CPU_RISCV|imm[31]~34_combout ;
wire \CPU_RISCV|imm[14]~122_combout ;
wire \CPU_RISCV|regs|rf~1023_q ;
wire \CPU_RISCV|regs|rf~767_q ;
wire \CPU_RISCV|regs|rf~895feeder_combout ;
wire \CPU_RISCV|regs|rf~895_q ;
wire \CPU_RISCV|regs|rf~639_q ;
wire \CPU_RISCV|regs|rf~1215_combout ;
wire \CPU_RISCV|regs|rf~1216_combout ;
wire \CPU_RISCV|regs|rf~703_q ;
wire \CPU_RISCV|regs|rf~959_q ;
wire \CPU_RISCV|regs|rf~831feeder_combout ;
wire \CPU_RISCV|regs|rf~831_q ;
wire \CPU_RISCV|regs|rf~575_q ;
wire \CPU_RISCV|regs|rf~1208_combout ;
wire \CPU_RISCV|regs|rf~1209_combout ;
wire \CPU_RISCV|regs|rf~863feeder_combout ;
wire \CPU_RISCV|regs|rf~863_q ;
wire \CPU_RISCV|regs|rf~991_q ;
wire \CPU_RISCV|regs|rf~735feeder_combout ;
wire \CPU_RISCV|regs|rf~735_q ;
wire \CPU_RISCV|regs|rf~607_q ;
wire \CPU_RISCV|regs|rf~1210_combout ;
wire \CPU_RISCV|regs|rf~1211_combout ;
wire \CPU_RISCV|regs|rf~799feeder_combout ;
wire \CPU_RISCV|regs|rf~799_q ;
wire \CPU_RISCV|regs|rf~671feeder_combout ;
wire \CPU_RISCV|regs|rf~671_q ;
wire \CPU_RISCV|regs|rf~543_q ;
wire \CPU_RISCV|regs|rf~1212_combout ;
wire \CPU_RISCV|regs|rf~927_q ;
wire \CPU_RISCV|regs|rf~1213_combout ;
wire \CPU_RISCV|regs|rf~1214_combout ;
wire \CPU_RISCV|regs|rf~1217_combout ;
wire \CPU_RISCV|regs|rf~415_q ;
wire \CPU_RISCV|regs|rf~447_q ;
wire \CPU_RISCV|regs|rf~1205_combout ;
wire \CPU_RISCV|regs|rf~511_q ;
wire \CPU_RISCV|regs|rf~1206_combout ;
wire \CPU_RISCV|regs|rf~223_q ;
wire \CPU_RISCV|regs|rf~191feeder_combout ;
wire \CPU_RISCV|regs|rf~191_q ;
wire \CPU_RISCV|regs|rf~159_q ;
wire \CPU_RISCV|regs|rf~1198_combout ;
wire \CPU_RISCV|regs|rf~255_q ;
wire \CPU_RISCV|regs|rf~1199_combout ;
wire \CPU_RISCV|regs|rf~319_q ;
wire \CPU_RISCV|regs|rf~383_q ;
wire \CPU_RISCV|regs|rf~287feeder_combout ;
wire \CPU_RISCV|regs|rf~287_q ;
wire \CPU_RISCV|regs|rf~351_q ;
wire \CPU_RISCV|regs|rf~1200_combout ;
wire \CPU_RISCV|regs|rf~1201_combout ;
wire \CPU_RISCV|regs|rf~63_q ;
wire \CPU_RISCV|regs|rf~127_q ;
wire \CPU_RISCV|regs|rf~31_q ;
wire \CPU_RISCV|regs|rf~95_q ;
wire \CPU_RISCV|regs|rf~1202_combout ;
wire \CPU_RISCV|regs|rf~1203_combout ;
wire \CPU_RISCV|regs|rf~1204_combout ;
wire \CPU_RISCV|regs|rf~1207_combout ;
wire \CPU_RISCV|regs|rd2[31]~10_combout ;
wire \CPU_RISCV|Equal16~37_combout ;
wire \CPU_RISCV|is_addi~0_combout ;
wire \CPU_RISCV|comb~66_combout ;
wire \CPU_RISCV|comb~262_combout ;
wire \CPU_RISCV|comb~68_combout ;
wire \CPU_RISCV|comb~75_combout ;
wire \CPU_RISCV|comb~74_combout ;
wire \CPU_RISCV|imm[20]~115_combout ;
wire \imem|RAM~36_combout ;
wire \CPU_RISCV|imm[30]~99_combout ;
wire \CPU_RISCV|regs|rf~510_q ;
wire \CPU_RISCV|regs|rf~446_q ;
wire \CPU_RISCV|regs|rf~478feeder_combout ;
wire \CPU_RISCV|regs|rf~478_q ;
wire \CPU_RISCV|regs|rf~414_q ;
wire \CPU_RISCV|regs|rf~1231_combout ;
wire \CPU_RISCV|regs|rf~1232_combout ;
wire \CPU_RISCV|regs|rf~382feeder_combout ;
wire \CPU_RISCV|regs|rf~382_q ;
wire \CPU_RISCV|regs|rf~350_q ;
wire \CPU_RISCV|regs|rf~286_q ;
wire \CPU_RISCV|regs|rf~318feeder_combout ;
wire \CPU_RISCV|regs|rf~318_q ;
wire \CPU_RISCV|regs|rf~1226_combout ;
wire \CPU_RISCV|regs|rf~1227_combout ;
wire \CPU_RISCV|regs|rf~30_q ;
wire \CPU_RISCV|regs|rf~62_q ;
wire \CPU_RISCV|regs|rf~1230_combout ;
wire \CPU_RISCV|regs|rf~222_q ;
wire \CPU_RISCV|regs|rf~158_q ;
wire \CPU_RISCV|regs|rf~1228_combout ;
wire \CPU_RISCV|regs|rf~190_q ;
wire \CPU_RISCV|regs|rf~1229_combout ;
wire \CPU_RISCV|regs|rf~2009_combout ;
wire \CPU_RISCV|regs|rf~1233_combout ;
wire \CPU_RISCV|regs|rf~734feeder_combout ;
wire \CPU_RISCV|regs|rf~734_q ;
wire \CPU_RISCV|regs|rf~990_q ;
wire \CPU_RISCV|regs|rf~862_q ;
wire \CPU_RISCV|regs|rf~606_q ;
wire \CPU_RISCV|regs|rf~1234_combout ;
wire \CPU_RISCV|regs|rf~1235_combout ;
wire \CPU_RISCV|regs|rf~766_q ;
wire \CPU_RISCV|regs|rf~638_q ;
wire \CPU_RISCV|regs|rf~1239_combout ;
wire \CPU_RISCV|regs|rf~894_q ;
wire \CPU_RISCV|regs|rf~1022_q ;
wire \CPU_RISCV|regs|rf~1240_combout ;
wire \CPU_RISCV|regs|rf~830_q ;
wire \CPU_RISCV|regs|rf~958_q ;
wire \CPU_RISCV|regs|rf~702feeder_combout ;
wire \CPU_RISCV|regs|rf~702_q ;
wire \CPU_RISCV|regs|rf~574_q ;
wire \CPU_RISCV|regs|rf~1236_combout ;
wire \CPU_RISCV|regs|rf~1237_combout ;
wire \CPU_RISCV|regs|rf~798feeder_combout ;
wire \CPU_RISCV|regs|rf~798_q ;
wire \CPU_RISCV|regs|rf~542_q ;
wire \CPU_RISCV|regs|rf~1238_combout ;
wire \CPU_RISCV|regs|rf~2008_combout ;
wire \CPU_RISCV|regs|rf~1241_combout ;
wire \CPU_RISCV|regs|rd2[30]~11_combout ;
wire \CPU_RISCV|regs|rf~285feeder_combout ;
wire \CPU_RISCV|regs|rf~285_q ;
wire \CPU_RISCV|regs|rf~317_q ;
wire \CPU_RISCV|regs|rf~29_q ;
wire \CPU_RISCV|regs|rf~1244_combout ;
wire \CPU_RISCV|regs|rf~1245_combout ;
wire \CPU_RISCV|regs|rf~509_q ;
wire \CPU_RISCV|regs|rf~253feeder_combout ;
wire \CPU_RISCV|regs|rf~253_q ;
wire \CPU_RISCV|regs|rf~221_q ;
wire \CPU_RISCV|regs|rf~477feeder_combout ;
wire \CPU_RISCV|regs|rf~477_q ;
wire \CPU_RISCV|regs|rf~1242_combout ;
wire \CPU_RISCV|regs|rf~1243_combout ;
wire \CPU_RISCV|regs|rd1[29]~14_combout ;
wire \CPU_RISCV|regs|rf~475feeder_combout ;
wire \CPU_RISCV|regs|rf~475_q ;
wire \CPU_RISCV|regs|rf~443feeder_combout ;
wire \CPU_RISCV|regs|rf~443_q ;
wire \CPU_RISCV|regs|rf~411feeder_combout ;
wire \CPU_RISCV|regs|rf~411_q ;
wire \CPU_RISCV|regs|rf~1297_combout ;
wire \CPU_RISCV|regs|rf~507_q ;
wire \CPU_RISCV|regs|rf~1298_combout ;
wire \CPU_RISCV|regs|rf~379feeder_combout ;
wire \CPU_RISCV|regs|rf~379_q ;
wire \CPU_RISCV|regs|rf~315_q ;
wire \CPU_RISCV|regs|rf~283feeder_combout ;
wire \CPU_RISCV|regs|rf~283_q ;
wire \CPU_RISCV|regs|rf~347_q ;
wire \CPU_RISCV|regs|rf~1292_combout ;
wire \CPU_RISCV|regs|rf~1293_combout ;
wire \CPU_RISCV|regs|rf~59_q ;
wire \CPU_RISCV|regs|rf~123_q ;
wire \CPU_RISCV|regs|rf~91_q ;
wire \CPU_RISCV|regs|rf~1294_combout ;
wire \CPU_RISCV|regs|rf~1295_combout ;
wire \CPU_RISCV|regs|rf~1296_combout ;
wire \CPU_RISCV|regs|rf~251feeder_combout ;
wire \CPU_RISCV|regs|rf~251_q ;
wire \CPU_RISCV|regs|rf~187feeder_combout ;
wire \CPU_RISCV|regs|rf~187_q ;
wire \CPU_RISCV|regs|rf~155_q ;
wire \CPU_RISCV|regs|rf~1290_combout ;
wire \CPU_RISCV|regs|rf~219_q ;
wire \CPU_RISCV|regs|rf~1291_combout ;
wire \CPU_RISCV|regs|rf~1299_combout ;
wire \CPU_RISCV|regs|rf~955feeder_combout ;
wire \CPU_RISCV|regs|rf~955_q ;
wire \CPU_RISCV|regs|rf~699_q ;
wire \CPU_RISCV|regs|rf~827_q ;
wire \CPU_RISCV|regs|rf~571_q ;
wire \CPU_RISCV|regs|rf~1300_combout ;
wire \CPU_RISCV|regs|rf~1301_combout ;
wire \CPU_RISCV|regs|rf~795feeder_combout ;
wire \CPU_RISCV|regs|rf~795_q ;
wire \CPU_RISCV|regs|rf~923_q ;
wire \CPU_RISCV|regs|rf~667feeder_combout ;
wire \CPU_RISCV|regs|rf~667_q ;
wire \CPU_RISCV|regs|rf~539_q ;
wire \CPU_RISCV|regs|rf~1304_combout ;
wire \CPU_RISCV|regs|rf~1305_combout ;
wire \CPU_RISCV|regs|rf~859feeder_combout ;
wire \CPU_RISCV|regs|rf~859_q ;
wire \CPU_RISCV|regs|rf~987_q ;
wire \CPU_RISCV|regs|rf~731feeder_combout ;
wire \CPU_RISCV|regs|rf~731_q ;
wire \CPU_RISCV|regs|rf~603_q ;
wire \CPU_RISCV|regs|rf~1302_combout ;
wire \CPU_RISCV|regs|rf~1303_combout ;
wire \CPU_RISCV|regs|rf~1306_combout ;
wire \CPU_RISCV|regs|rf~891feeder_combout ;
wire \CPU_RISCV|regs|rf~891_q ;
wire \CPU_RISCV|regs|rf~635_q ;
wire \CPU_RISCV|regs|rf~1307_combout ;
wire \CPU_RISCV|regs|rf~1019_q ;
wire \CPU_RISCV|regs|rf~763_q ;
wire \CPU_RISCV|regs|rf~1308_combout ;
wire \CPU_RISCV|regs|rf~1309_combout ;
wire \CPU_RISCV|regs|rd2[27]~14_combout ;
wire \CPU_RISCV|regs|rf~1286_combout ;
wire \CPU_RISCV|regs|rf~1287_combout ;
wire \CPU_RISCV|regs|rf~1920_combout ;
wire \CPU_RISCV|Equal16~32_combout ;
wire \CPU_RISCV|Add0~31 ;
wire \CPU_RISCV|Add0~32_combout ;
wire \CPU_RISCV|Add2~15 ;
wire \CPU_RISCV|Add2~17 ;
wire \CPU_RISCV|Add2~18_combout ;
wire \CPU_RISCV|Add3~15 ;
wire \CPU_RISCV|Add3~17 ;
wire \CPU_RISCV|Add3~18_combout ;
wire \CPU_RISCV|Add0~144_combout ;
wire \CPU_RISCV|Add0~145_combout ;
wire \CPU_RISCV|Add0~146_combout ;
wire \CPU_RISCV|Add0~33 ;
wire \CPU_RISCV|Add0~34_combout ;
wire \CPU_RISCV|Add2~19 ;
wire \CPU_RISCV|Add2~20_combout ;
wire \CPU_RISCV|Add3~19 ;
wire \CPU_RISCV|Add3~20_combout ;
wire \CPU_RISCV|Add0~141_combout ;
wire \CPU_RISCV|Add0~142_combout ;
wire \CPU_RISCV|Add0~143_combout ;
wire \CPU_RISCV|Add0~35 ;
wire \CPU_RISCV|Add0~36_combout ;
wire \CPU_RISCV|imm[11]~13_combout ;
wire \CPU_RISCV|imm[11]~120_combout ;
wire \CPU_RISCV|Add3~21 ;
wire \CPU_RISCV|Add3~22_combout ;
wire \CPU_RISCV|regs|rf~203_q ;
wire \CPU_RISCV|regs|rf~171feeder_combout ;
wire \CPU_RISCV|regs|rf~171_q ;
wire \CPU_RISCV|regs|rf~139_q ;
wire \CPU_RISCV|regs|rf~1646_combout ;
wire \CPU_RISCV|regs|rf~235_q ;
wire \CPU_RISCV|regs|rf~1647_combout ;
wire \CPU_RISCV|regs|rf~491_q ;
wire \CPU_RISCV|regs|rf~459feeder_combout ;
wire \CPU_RISCV|regs|rf~459_q ;
wire \CPU_RISCV|regs|rf~427feeder_combout ;
wire \CPU_RISCV|regs|rf~427_q ;
wire \CPU_RISCV|regs|rf~395_q ;
wire \CPU_RISCV|regs|rf~1653_combout ;
wire \CPU_RISCV|regs|rf~1654_combout ;
wire \CPU_RISCV|regs|rf~43feeder_combout ;
wire \CPU_RISCV|regs|rf~43_q ;
wire \CPU_RISCV|regs|rf~107_q ;
wire \CPU_RISCV|regs|rf~11_q ;
wire \CPU_RISCV|regs|rf~75_q ;
wire \CPU_RISCV|regs|rf~1650_combout ;
wire \CPU_RISCV|regs|rf~1651_combout ;
wire \CPU_RISCV|regs|rf~299feeder_combout ;
wire \CPU_RISCV|regs|rf~299_q ;
wire \CPU_RISCV|regs|rf~363_q ;
wire \CPU_RISCV|regs|rf~331_q ;
wire \CPU_RISCV|regs|rf~1648_combout ;
wire \CPU_RISCV|regs|rf~1649_combout ;
wire \CPU_RISCV|regs|rf~1652_combout ;
wire \CPU_RISCV|regs|rf~1655_combout ;
wire \CPU_RISCV|regs|rf~1003_q ;
wire \CPU_RISCV|regs|rf~747_q ;
wire \CPU_RISCV|regs|rf~875feeder_combout ;
wire \CPU_RISCV|regs|rf~875_q ;
wire \CPU_RISCV|regs|rf~619_q ;
wire \CPU_RISCV|regs|rf~1663_combout ;
wire \CPU_RISCV|regs|rf~1664_combout ;
wire \CPU_RISCV|regs|rf~939_q ;
wire \CPU_RISCV|regs|rf~683_q ;
wire \CPU_RISCV|regs|rf~811feeder_combout ;
wire \CPU_RISCV|regs|rf~811_q ;
wire \CPU_RISCV|regs|rf~555_q ;
wire \CPU_RISCV|regs|rf~1656_combout ;
wire \CPU_RISCV|regs|rf~1657_combout ;
wire \CPU_RISCV|regs|rf~779feeder_combout ;
wire \CPU_RISCV|regs|rf~779_q ;
wire \CPU_RISCV|regs|rf~907_q ;
wire \CPU_RISCV|regs|rf~651feeder_combout ;
wire \CPU_RISCV|regs|rf~651_q ;
wire \CPU_RISCV|regs|rf~523_q ;
wire \CPU_RISCV|regs|rf~1660_combout ;
wire \CPU_RISCV|regs|rf~1661_combout ;
wire \CPU_RISCV|regs|rf~843feeder_combout ;
wire \CPU_RISCV|regs|rf~843_q ;
wire \CPU_RISCV|regs|rf~971_q ;
wire \CPU_RISCV|regs|rf~715feeder_combout ;
wire \CPU_RISCV|regs|rf~715_q ;
wire \CPU_RISCV|regs|rf~587_q ;
wire \CPU_RISCV|regs|rf~1658_combout ;
wire \CPU_RISCV|regs|rf~1659_combout ;
wire \CPU_RISCV|regs|rf~1662_combout ;
wire \CPU_RISCV|regs|rf~1665_combout ;
wire \CPU_RISCV|regs|rd2[11]~30_combout ;
wire \CPU_RISCV|Equal16~12_combout ;
wire \CPU_RISCV|comb~102_combout ;
wire \CPU_RISCV|regs|rf~1935_combout ;
wire \CPU_RISCV|regs|rf~1712_combout ;
wire \CPU_RISCV|regs|rf~1713_combout ;
wire \CPU_RISCV|regs|rf~1934_combout ;
wire \CPU_RISCV|regs|rf~1642_combout ;
wire \CPU_RISCV|regs|rf~1643_combout ;
wire \CPU_RISCV|regs|rf~1936_combout ;
wire \CPU_RISCV|ShiftLeft0~56_combout ;
wire \CPU_RISCV|ShiftLeft0~57_combout ;
wire \CPU_RISCV|ShiftLeft0~58_combout ;
wire \CPU_RISCV|ShiftLeft0~62_combout ;
wire \CPU_RISCV|comb~204_combout ;
wire \CPU_RISCV|comb~205_combout ;
wire \CPU_RISCV|comb~206_combout ;
wire \CPU_RISCV|comb~207_combout ;
wire \CPU_RISCV|Add1~21 ;
wire \CPU_RISCV|Add1~22_combout ;
wire \CPU_RISCV|comb~208_combout ;
wire \CPU_RISCV|regs|rf~267feeder_combout ;
wire \CPU_RISCV|regs|rf~267_q ;
wire \CPU_RISCV|regs|rf~1644_combout ;
wire \CPU_RISCV|regs|rf~1645_combout ;
wire \CPU_RISCV|regs|rd1[11]~30_combout ;
wire \CPU_RISCV|Add2~21 ;
wire \CPU_RISCV|Add2~22_combout ;
wire \CPU_RISCV|Add0~138_combout ;
wire \CPU_RISCV|Add0~139_combout ;
wire \CPU_RISCV|Add0~140_combout ;
wire \CPU_RISCV|Add0~37 ;
wire \CPU_RISCV|Add0~38_combout ;
wire \CPU_RISCV|imm[12]~105_combout ;
wire \CPU_RISCV|imm[12]~110_combout ;
wire \CPU_RISCV|Add3~23 ;
wire \CPU_RISCV|Add3~24_combout ;
wire \CPU_RISCV|regs|rf~972_q ;
wire \CPU_RISCV|regs|rf~716_q ;
wire \CPU_RISCV|regs|rf~844feeder_combout ;
wire \CPU_RISCV|regs|rf~844_q ;
wire \CPU_RISCV|regs|rf~588_q ;
wire \CPU_RISCV|regs|rf~1634_combout ;
wire \CPU_RISCV|regs|rf~1635_combout ;
wire \CPU_RISCV|regs|rf~748feeder_combout ;
wire \CPU_RISCV|regs|rf~748_q ;
wire \CPU_RISCV|regs|rf~620_q ;
wire \CPU_RISCV|regs|rf~1639_combout ;
wire \CPU_RISCV|regs|rf~1004feeder_combout ;
wire \CPU_RISCV|regs|rf~1004_q ;
wire \CPU_RISCV|regs|rf~876_q ;
wire \CPU_RISCV|regs|rf~1640_combout ;
wire \CPU_RISCV|regs|rf~780feeder_combout ;
wire \CPU_RISCV|regs|rf~780_q ;
wire \CPU_RISCV|regs|rf~524_q ;
wire \CPU_RISCV|regs|rf~1638_combout ;
wire \CPU_RISCV|regs|rf~812feeder_combout ;
wire \CPU_RISCV|regs|rf~812_q ;
wire \CPU_RISCV|regs|rf~940_q ;
wire \CPU_RISCV|regs|rf~684feeder_combout ;
wire \CPU_RISCV|regs|rf~684_q ;
wire \CPU_RISCV|regs|rf~556_q ;
wire \CPU_RISCV|regs|rf~1636_combout ;
wire \CPU_RISCV|regs|rf~1637_combout ;
wire \CPU_RISCV|regs|rf~1990_combout ;
wire \CPU_RISCV|regs|rf~1641_combout ;
wire \CPU_RISCV|regs|rf~236feeder_combout ;
wire \CPU_RISCV|regs|rf~236_q ;
wire \CPU_RISCV|regs|rf~172_q ;
wire \CPU_RISCV|regs|rf~204_q ;
wire \CPU_RISCV|regs|rf~140_q ;
wire \CPU_RISCV|regs|rf~1628_combout ;
wire \CPU_RISCV|regs|rf~1629_combout ;
wire \CPU_RISCV|regs|rf~12_q ;
wire \CPU_RISCV|regs|rf~44_q ;
wire \CPU_RISCV|regs|rf~1630_combout ;
wire \CPU_RISCV|regs|rf~1991_combout ;
wire \CPU_RISCV|regs|rf~332feeder_combout ;
wire \CPU_RISCV|regs|rf~332_q ;
wire \CPU_RISCV|regs|rf~364_q ;
wire \CPU_RISCV|regs|rf~300feeder_combout ;
wire \CPU_RISCV|regs|rf~300_q ;
wire \CPU_RISCV|regs|rf~268feeder_combout ;
wire \CPU_RISCV|regs|rf~268_q ;
wire \CPU_RISCV|regs|rf~1626_combout ;
wire \CPU_RISCV|regs|rf~1627_combout ;
wire \CPU_RISCV|regs|rf~428_q ;
wire \CPU_RISCV|regs|rf~460_q ;
wire \CPU_RISCV|regs|rf~396_q ;
wire \CPU_RISCV|regs|rf~1631_combout ;
wire \CPU_RISCV|regs|rf~1632_combout ;
wire \CPU_RISCV|regs|rf~1633_combout ;
wire \CPU_RISCV|regs|rd2[12]~29_combout ;
wire \CPU_RISCV|Add1~23 ;
wire \CPU_RISCV|Add1~24_combout ;
wire \CPU_RISCV|regs|rf~1624_combout ;
wire \CPU_RISCV|regs|rf~1625_combout ;
wire \CPU_RISCV|regs|rf~1907_combout ;
wire \CPU_RISCV|Equal16~14_combout ;
wire \CPU_RISCV|comb~58_combout ;
wire \CPU_RISCV|comb~273_combout ;
wire \CPU_RISCV|ShiftLeft0~94_combout ;
wire \CPU_RISCV|ShiftLeft0~95_combout ;
wire \CPU_RISCV|comb~198_combout ;
wire \CPU_RISCV|ShiftLeft0~90_combout ;
wire \CPU_RISCV|ShiftLeft0~91_combout ;
wire \CPU_RISCV|ShiftLeft0~96_combout ;
wire \CPU_RISCV|ShiftLeft0~97_combout ;
wire \CPU_RISCV|comb~146_combout ;
wire \CPU_RISCV|comb~199_combout ;
wire \CPU_RISCV|comb~200_combout ;
wire \CPU_RISCV|comb~201_combout ;
wire \CPU_RISCV|comb~202_combout ;
wire \CPU_RISCV|comb~203_combout ;
wire \CPU_RISCV|regs|rf~492feeder_combout ;
wire \CPU_RISCV|regs|rf~492_q ;
wire \CPU_RISCV|regs|rf~1622_combout ;
wire \CPU_RISCV|regs|rf~1623_combout ;
wire \CPU_RISCV|regs|rd1[12]~29_combout ;
wire \CPU_RISCV|Add2~23 ;
wire \CPU_RISCV|Add2~24_combout ;
wire \CPU_RISCV|Add0~135_combout ;
wire \CPU_RISCV|Add0~136_combout ;
wire \CPU_RISCV|Add0~137_combout ;
wire \CPU_RISCV|Add0~39 ;
wire \CPU_RISCV|Add0~40_combout ;
wire \CPU_RISCV|imm[13]~109_combout ;
wire \CPU_RISCV|Add3~25 ;
wire \CPU_RISCV|Add3~26_combout ;
wire \CPU_RISCV|regs|rf~205_q ;
wire \CPU_RISCV|regs|rf~173feeder_combout ;
wire \CPU_RISCV|regs|rf~173_q ;
wire \CPU_RISCV|regs|rf~141_q ;
wire \CPU_RISCV|regs|rf~1602_combout ;
wire \CPU_RISCV|regs|rf~1603_combout ;
wire \CPU_RISCV|regs|rf~461feeder_combout ;
wire \CPU_RISCV|regs|rf~461_q ;
wire \CPU_RISCV|regs|rf~493_q ;
wire \CPU_RISCV|regs|rf~429feeder_combout ;
wire \CPU_RISCV|regs|rf~429_q ;
wire \CPU_RISCV|regs|rf~397_q ;
wire \CPU_RISCV|regs|rf~1609_combout ;
wire \CPU_RISCV|regs|rf~1610_combout ;
wire \CPU_RISCV|regs|rf~77_q ;
wire \CPU_RISCV|regs|rf~13_q ;
wire \CPU_RISCV|regs|rf~1606_combout ;
wire \CPU_RISCV|regs|rf~109feeder_combout ;
wire \CPU_RISCV|regs|rf~109_q ;
wire \CPU_RISCV|regs|rf~45_q ;
wire \CPU_RISCV|regs|rf~1607_combout ;
wire \CPU_RISCV|regs|rf~301feeder_combout ;
wire \CPU_RISCV|regs|rf~301_q ;
wire \CPU_RISCV|regs|rf~365_q ;
wire \CPU_RISCV|regs|rf~333feeder_combout ;
wire \CPU_RISCV|regs|rf~333_q ;
wire \CPU_RISCV|regs|rf~269_q ;
wire \CPU_RISCV|regs|rf~1604_combout ;
wire \CPU_RISCV|regs|rf~1605_combout ;
wire \CPU_RISCV|regs|rf~1608_combout ;
wire \CPU_RISCV|regs|rf~1611_combout ;
wire \CPU_RISCV|regs|rf~1005feeder_combout ;
wire \CPU_RISCV|regs|rf~1005_q ;
wire \CPU_RISCV|regs|rf~749_q ;
wire \CPU_RISCV|regs|rf~621feeder_combout ;
wire \CPU_RISCV|regs|rf~621_q ;
wire \CPU_RISCV|regs|rf~877feeder_combout ;
wire \CPU_RISCV|regs|rf~877_q ;
wire \CPU_RISCV|regs|rf~1619_combout ;
wire \CPU_RISCV|regs|rf~1620_combout ;
wire \CPU_RISCV|regs|rf~909feeder_combout ;
wire \CPU_RISCV|regs|rf~909_q ;
wire \CPU_RISCV|regs|rf~781feeder_combout ;
wire \CPU_RISCV|regs|rf~781_q ;
wire \CPU_RISCV|regs|rf~653feeder_combout ;
wire \CPU_RISCV|regs|rf~653_q ;
wire \CPU_RISCV|regs|rf~525_q ;
wire \CPU_RISCV|regs|rf~1616_combout ;
wire \CPU_RISCV|regs|rf~1617_combout ;
wire \CPU_RISCV|regs|rf~845feeder_combout ;
wire \CPU_RISCV|regs|rf~845_q ;
wire \CPU_RISCV|regs|rf~717feeder_combout ;
wire \CPU_RISCV|regs|rf~717_q ;
wire \CPU_RISCV|regs|rf~589_q ;
wire \CPU_RISCV|regs|rf~1614_combout ;
wire \CPU_RISCV|regs|rf~973_q ;
wire \CPU_RISCV|regs|rf~1615_combout ;
wire \CPU_RISCV|regs|rf~1618_combout ;
wire \CPU_RISCV|regs|rf~813_q ;
wire \CPU_RISCV|regs|rf~557feeder_combout ;
wire \CPU_RISCV|regs|rf~557_q ;
wire \CPU_RISCV|regs|rf~1612_combout ;
wire \CPU_RISCV|regs|rf~685feeder_combout ;
wire \CPU_RISCV|regs|rf~685_q ;
wire \CPU_RISCV|regs|rf~941feeder_combout ;
wire \CPU_RISCV|regs|rf~941_q ;
wire \CPU_RISCV|regs|rf~1613_combout ;
wire \CPU_RISCV|regs|rf~1621_combout ;
wire \CPU_RISCV|regs|rd2[13]~28_combout ;
wire \CPU_RISCV|Add1~25 ;
wire \CPU_RISCV|Add1~26_combout ;
wire \CPU_RISCV|Equal16~15_combout ;
wire \CPU_RISCV|comb~265_combout ;
wire \CPU_RISCV|comb~191_combout ;
wire \CPU_RISCV|ShiftLeft0~84_combout ;
wire \CPU_RISCV|ShiftLeft0~85_combout ;
wire \CPU_RISCV|ShiftLeft0~104_combout ;
wire \CPU_RISCV|ShiftLeft0~86_combout ;
wire \CPU_RISCV|ShiftLeft0~77_combout ;
wire \CPU_RISCV|ShiftLeft0~78_combout ;
wire \CPU_RISCV|comb~192_combout ;
wire \CPU_RISCV|ShiftLeft0~82_combout ;
wire \CPU_RISCV|ShiftLeft0~83_combout ;
wire \CPU_RISCV|ShiftLeft0~101_combout ;
wire \CPU_RISCV|comb~193_combout ;
wire \CPU_RISCV|comb~194_combout ;
wire \CPU_RISCV|comb~195_combout ;
wire \CPU_RISCV|comb~196_combout ;
wire \CPU_RISCV|comb~197_combout ;
wire \CPU_RISCV|regs|rf~237feeder_combout ;
wire \CPU_RISCV|regs|rf~237_q ;
wire \CPU_RISCV|regs|rf~1599_combout ;
wire \CPU_RISCV|regs|rf~1600_combout ;
wire \CPU_RISCV|regs|rf~1941_combout ;
wire \CPU_RISCV|regs|rf~1942_combout ;
wire \CPU_RISCV|regs|rf~1598_combout ;
wire \CPU_RISCV|regs|rf~1596_combout ;
wire \CPU_RISCV|regs|rf~1597_combout ;
wire \CPU_RISCV|regs|rf~1601_combout ;
wire \CPU_RISCV|regs|rd1[13]~39_combout ;
wire \CPU_RISCV|Add2~25 ;
wire \CPU_RISCV|Add2~26_combout ;
wire \CPU_RISCV|Add0~132_combout ;
wire \CPU_RISCV|Add0~133_combout ;
wire \CPU_RISCV|Add0~134_combout ;
wire \CPU_RISCV|Add0~41 ;
wire \CPU_RISCV|Add0~42_combout ;
wire \CPU_RISCV|Add3~27 ;
wire \CPU_RISCV|Add3~28_combout ;
wire \CPU_RISCV|comb~184_combout ;
wire \CPU_RISCV|ShiftLeft0~69_combout ;
wire \CPU_RISCV|ShiftLeft0~70_combout ;
wire \CPU_RISCV|ShiftLeft0~74_combout ;
wire \CPU_RISCV|ShiftLeft0~75_combout ;
wire \CPU_RISCV|comb~185_combout ;
wire \CPU_RISCV|ShiftLeft0~71_combout ;
wire \CPU_RISCV|ShiftLeft0~72_combout ;
wire \CPU_RISCV|comb~267_combout ;
wire \CPU_RISCV|regs|rf~270_q ;
wire \CPU_RISCV|regs|rf~302feeder_combout ;
wire \CPU_RISCV|regs|rf~302_q ;
wire \CPU_RISCV|regs|rf~14feeder_combout ;
wire \CPU_RISCV|regs|rf~14_q ;
wire \CPU_RISCV|regs|rf~46_q ;
wire \CPU_RISCV|regs|rf~1578_combout ;
wire \CPU_RISCV|regs|rf~1579_combout ;
wire \CPU_RISCV|regs|rf~1908_combout ;
wire \CPU_RISCV|ShiftLeft0~65_combout ;
wire \CPU_RISCV|ShiftLeft0~64_combout ;
wire \CPU_RISCV|ShiftLeft0~66_combout ;
wire \CPU_RISCV|comb~183_combout ;
wire \CPU_RISCV|comb~186_combout ;
wire \CPU_RISCV|comb~187_combout ;
wire \CPU_RISCV|regs|rf~494_q ;
wire \CPU_RISCV|regs|rf~430_q ;
wire \CPU_RISCV|regs|rf~462_q ;
wire \CPU_RISCV|regs|rf~398_q ;
wire \CPU_RISCV|regs|rf~1585_combout ;
wire \CPU_RISCV|regs|rf~1586_combout ;
wire \CPU_RISCV|regs|rf~1584_combout ;
wire \CPU_RISCV|regs|rf~174_q ;
wire \CPU_RISCV|regs|rf~206feeder_combout ;
wire \CPU_RISCV|regs|rf~206_q ;
wire \CPU_RISCV|regs|rf~142_q ;
wire \CPU_RISCV|regs|rf~1582_combout ;
wire \CPU_RISCV|regs|rf~1583_combout ;
wire \CPU_RISCV|regs|rf~1993_combout ;
wire \CPU_RISCV|regs|rf~334feeder_combout ;
wire \CPU_RISCV|regs|rf~334_q ;
wire \CPU_RISCV|regs|rf~366_q ;
wire \CPU_RISCV|regs|rf~1580_combout ;
wire \CPU_RISCV|regs|rf~1581_combout ;
wire \CPU_RISCV|regs|rf~1587_combout ;
wire \CPU_RISCV|regs|rf~750feeder_combout ;
wire \CPU_RISCV|regs|rf~750_q ;
wire \CPU_RISCV|regs|rf~622_q ;
wire \CPU_RISCV|regs|rf~1593_combout ;
wire \CPU_RISCV|regs|rf~1006_q ;
wire \CPU_RISCV|regs|rf~878_q ;
wire \CPU_RISCV|regs|rf~1594_combout ;
wire \CPU_RISCV|regs|rf~718feeder_combout ;
wire \CPU_RISCV|regs|rf~718_q ;
wire \CPU_RISCV|regs|rf~974_q ;
wire \CPU_RISCV|regs|rf~846feeder_combout ;
wire \CPU_RISCV|regs|rf~846_q ;
wire \CPU_RISCV|regs|rf~590_q ;
wire \CPU_RISCV|regs|rf~1588_combout ;
wire \CPU_RISCV|regs|rf~1589_combout ;
wire \CPU_RISCV|regs|rf~782feeder_combout ;
wire \CPU_RISCV|regs|rf~782_q ;
wire \CPU_RISCV|regs|rf~526_q ;
wire \CPU_RISCV|regs|rf~1592_combout ;
wire \CPU_RISCV|regs|rf~814feeder_combout ;
wire \CPU_RISCV|regs|rf~814_q ;
wire \CPU_RISCV|regs|rf~942_q ;
wire \CPU_RISCV|regs|rf~686feeder_combout ;
wire \CPU_RISCV|regs|rf~686_q ;
wire \CPU_RISCV|regs|rf~558_q ;
wire \CPU_RISCV|regs|rf~1590_combout ;
wire \CPU_RISCV|regs|rf~1591_combout ;
wire \CPU_RISCV|regs|rf~1992_combout ;
wire \CPU_RISCV|regs|rf~1595_combout ;
wire \CPU_RISCV|regs|rd2[14]~27_combout ;
wire \CPU_RISCV|Equal16~16_combout ;
wire \CPU_RISCV|comb~188_combout ;
wire \CPU_RISCV|comb~189_combout ;
wire \CPU_RISCV|Add1~27 ;
wire \CPU_RISCV|Add1~28_combout ;
wire \CPU_RISCV|comb~190_combout ;
wire \CPU_RISCV|regs|rf~238feeder_combout ;
wire \CPU_RISCV|regs|rf~238_q ;
wire \CPU_RISCV|regs|rf~1576_combout ;
wire \CPU_RISCV|regs|rf~1577_combout ;
wire \CPU_RISCV|regs|rd1[14]~28_combout ;
wire \CPU_RISCV|Add2~27 ;
wire \CPU_RISCV|Add2~28_combout ;
wire \CPU_RISCV|Add0~129_combout ;
wire \CPU_RISCV|Add0~130_combout ;
wire \CPU_RISCV|Add0~131_combout ;
wire \CPU_RISCV|Add0~43 ;
wire \CPU_RISCV|Add0~44_combout ;
wire \CPU_RISCV|imm[15]~108_combout ;
wire \CPU_RISCV|Add3~29 ;
wire \CPU_RISCV|Add3~30_combout ;
wire \CPU_RISCV|regs|rf~943feeder_combout ;
wire \CPU_RISCV|regs|rf~943_q ;
wire \CPU_RISCV|regs|rf~687_q ;
wire \CPU_RISCV|regs|rf~815feeder_combout ;
wire \CPU_RISCV|regs|rf~815_q ;
wire \CPU_RISCV|regs|rf~559_q ;
wire \CPU_RISCV|regs|rf~1566_combout ;
wire \CPU_RISCV|regs|rf~1567_combout ;
wire \CPU_RISCV|regs|rf~1007feeder_combout ;
wire \CPU_RISCV|regs|rf~1007_q ;
wire \CPU_RISCV|regs|rf~751_q ;
wire \CPU_RISCV|regs|rf~879feeder_combout ;
wire \CPU_RISCV|regs|rf~879_q ;
wire \CPU_RISCV|regs|rf~623_q ;
wire \CPU_RISCV|regs|rf~1573_combout ;
wire \CPU_RISCV|regs|rf~1574_combout ;
wire \CPU_RISCV|regs|rf~783feeder_combout ;
wire \CPU_RISCV|regs|rf~783_q ;
wire \CPU_RISCV|regs|rf~911_q ;
wire \CPU_RISCV|regs|rf~655feeder_combout ;
wire \CPU_RISCV|regs|rf~655_q ;
wire \CPU_RISCV|regs|rf~527_q ;
wire \CPU_RISCV|regs|rf~1570_combout ;
wire \CPU_RISCV|regs|rf~1571_combout ;
wire \CPU_RISCV|regs|rf~847_q ;
wire \CPU_RISCV|regs|rf~975_q ;
wire \CPU_RISCV|regs|rf~719feeder_combout ;
wire \CPU_RISCV|regs|rf~719_q ;
wire \CPU_RISCV|regs|rf~591_q ;
wire \CPU_RISCV|regs|rf~1568_combout ;
wire \CPU_RISCV|regs|rf~1569_combout ;
wire \CPU_RISCV|regs|rf~1572_combout ;
wire \CPU_RISCV|regs|rf~1575_combout ;
wire \CPU_RISCV|regs|rf~495_q ;
wire \CPU_RISCV|regs|rf~399_q ;
wire \CPU_RISCV|regs|rf~431_q ;
wire \CPU_RISCV|regs|rf~1563_combout ;
wire \CPU_RISCV|regs|rf~1564_combout ;
wire \CPU_RISCV|regs|rf~143_q ;
wire \CPU_RISCV|regs|rf~175_q ;
wire \CPU_RISCV|regs|rf~1556_combout ;
wire \CPU_RISCV|regs|rf~239feeder_combout ;
wire \CPU_RISCV|regs|rf~239_q ;
wire \CPU_RISCV|regs|rf~207_q ;
wire \CPU_RISCV|regs|rf~1557_combout ;
wire \CPU_RISCV|regs|rf~47feeder_combout ;
wire \CPU_RISCV|regs|rf~47_q ;
wire \CPU_RISCV|regs|rf~111_q ;
wire \CPU_RISCV|regs|rf~15_q ;
wire \CPU_RISCV|regs|rf~79_q ;
wire \CPU_RISCV|regs|rf~1560_combout ;
wire \CPU_RISCV|regs|rf~1561_combout ;
wire \CPU_RISCV|regs|rf~367feeder_combout ;
wire \CPU_RISCV|regs|rf~367_q ;
wire \CPU_RISCV|regs|rf~303feeder_combout ;
wire \CPU_RISCV|regs|rf~303_q ;
wire \CPU_RISCV|regs|rf~271_q ;
wire \CPU_RISCV|regs|rf~335_q ;
wire \CPU_RISCV|regs|rf~1558_combout ;
wire \CPU_RISCV|regs|rf~1559_combout ;
wire \CPU_RISCV|regs|rf~1562_combout ;
wire \CPU_RISCV|regs|rf~1565_combout ;
wire \CPU_RISCV|regs|rd2[15]~26_combout ;
wire \CPU_RISCV|Add1~29 ;
wire \CPU_RISCV|Add1~30_combout ;
wire \CPU_RISCV|Equal16~17_combout ;
wire \CPU_RISCV|ShiftLeft0~100_combout ;
wire \CPU_RISCV|ShiftLeft0~49_combout ;
wire \CPU_RISCV|ShiftLeft0~50_combout ;
wire \CPU_RISCV|comb~177_combout ;
wire \CPU_RISCV|comb~178_combout ;
wire \CPU_RISCV|comb~179_combout ;
wire \CPU_RISCV|comb~180_combout ;
wire \CPU_RISCV|comb~181_combout ;
wire \CPU_RISCV|comb~182_combout ;
wire \CPU_RISCV|regs|rf~463feeder_combout ;
wire \CPU_RISCV|regs|rf~463_q ;
wire \CPU_RISCV|regs|rf~1553_combout ;
wire \CPU_RISCV|regs|rf~1554_combout ;
wire \CPU_RISCV|regs|rf~1939_combout ;
wire \CPU_RISCV|regs|rf~1940_combout ;
wire \CPU_RISCV|regs|rf~1552_combout ;
wire \CPU_RISCV|regs|rf~1550_combout ;
wire \CPU_RISCV|regs|rf~1551_combout ;
wire \CPU_RISCV|regs|rf~1555_combout ;
wire \CPU_RISCV|regs|rd1[15]~38_combout ;
wire \CPU_RISCV|Add2~29 ;
wire \CPU_RISCV|Add2~30_combout ;
wire \CPU_RISCV|Add0~126_combout ;
wire \CPU_RISCV|Add0~127_combout ;
wire \CPU_RISCV|Add0~128_combout ;
wire \CPU_RISCV|Add0~45 ;
wire \CPU_RISCV|Add0~46_combout ;
wire \CPU_RISCV|imm[17]~107_combout ;
wire \CPU_RISCV|Add3~31 ;
wire \CPU_RISCV|Add3~32_combout ;
wire \CPU_RISCV|regs|rf~304feeder_combout ;
wire \CPU_RISCV|regs|rf~304_q ;
wire \CPU_RISCV|regs|rf~272_q ;
wire \CPU_RISCV|regs|rf~48_q ;
wire \CPU_RISCV|regs|rf~16_q ;
wire \CPU_RISCV|regs|rf~1532_combout ;
wire \CPU_RISCV|regs|rf~1533_combout ;
wire \CPU_RISCV|regs|rf~1909_combout ;
wire \CPU_RISCV|regs|rf~976feeder_combout ;
wire \CPU_RISCV|regs|rf~976_q ;
wire \CPU_RISCV|regs|rf~848feeder_combout ;
wire \CPU_RISCV|regs|rf~848_q ;
wire \CPU_RISCV|regs|rf~592_q ;
wire \CPU_RISCV|regs|rf~1542_combout ;
wire \CPU_RISCV|regs|rf~720_q ;
wire \CPU_RISCV|regs|rf~1543_combout ;
wire \CPU_RISCV|regs|rf~880feeder_combout ;
wire \CPU_RISCV|regs|rf~880_q ;
wire \CPU_RISCV|regs|rf~624feeder_combout ;
wire \CPU_RISCV|regs|rf~624_q ;
wire \CPU_RISCV|regs|rf~752_q ;
wire \CPU_RISCV|regs|rf~1547_combout ;
wire \CPU_RISCV|regs|rf~1008feeder_combout ;
wire \CPU_RISCV|regs|rf~1008_q ;
wire \CPU_RISCV|regs|rf~1548_combout ;
wire \CPU_RISCV|regs|rf~784feeder_combout ;
wire \CPU_RISCV|regs|rf~784_q ;
wire \CPU_RISCV|regs|rf~528_q ;
wire \CPU_RISCV|regs|rf~1546_combout ;
wire \CPU_RISCV|regs|rf~816feeder_combout ;
wire \CPU_RISCV|regs|rf~816_q ;
wire \CPU_RISCV|regs|rf~944_q ;
wire \CPU_RISCV|regs|rf~688feeder_combout ;
wire \CPU_RISCV|regs|rf~688_q ;
wire \CPU_RISCV|regs|rf~560_q ;
wire \CPU_RISCV|regs|rf~1544_combout ;
wire \CPU_RISCV|regs|rf~1545_combout ;
wire \CPU_RISCV|regs|rf~1994_combout ;
wire \CPU_RISCV|regs|rf~1549_combout ;
wire \CPU_RISCV|regs|rf~496_q ;
wire \CPU_RISCV|regs|rf~432_q ;
wire \CPU_RISCV|regs|rf~464feeder_combout ;
wire \CPU_RISCV|regs|rf~464_q ;
wire \CPU_RISCV|regs|rf~400_q ;
wire \CPU_RISCV|regs|rf~1539_combout ;
wire \CPU_RISCV|regs|rf~1540_combout ;
wire \CPU_RISCV|regs|rf~368feeder_combout ;
wire \CPU_RISCV|regs|rf~368_q ;
wire \CPU_RISCV|regs|rf~336_q ;
wire \CPU_RISCV|regs|rf~1534_combout ;
wire \CPU_RISCV|regs|rf~1535_combout ;
wire \CPU_RISCV|regs|rf~1538_combout ;
wire \CPU_RISCV|regs|rf~176_q ;
wire \CPU_RISCV|regs|rf~208_q ;
wire \CPU_RISCV|regs|rf~144_q ;
wire \CPU_RISCV|regs|rf~1536_combout ;
wire \CPU_RISCV|regs|rf~1537_combout ;
wire \CPU_RISCV|regs|rf~1995_combout ;
wire \CPU_RISCV|regs|rf~1541_combout ;
wire \CPU_RISCV|regs|rd2[16]~25_combout ;
wire \CPU_RISCV|Equal16~19_combout ;
wire \CPU_RISCV|comb~147_combout ;
wire \CPU_RISCV|comb~172_combout ;
wire \CPU_RISCV|ShiftLeft0~35_combout ;
wire \CPU_RISCV|ShiftLeft0~44_combout ;
wire \CPU_RISCV|ShiftLeft0~45_combout ;
wire \CPU_RISCV|ShiftLeft0~92_combout ;
wire \CPU_RISCV|comb~171_combout ;
wire \CPU_RISCV|comb~173_combout ;
wire \CPU_RISCV|comb~174_combout ;
wire \CPU_RISCV|comb~175_combout ;
wire \CPU_RISCV|Add1~31 ;
wire \CPU_RISCV|Add1~32_combout ;
wire \CPU_RISCV|comb~176_combout ;
wire \CPU_RISCV|regs|rf~240feeder_combout ;
wire \CPU_RISCV|regs|rf~240_q ;
wire \CPU_RISCV|regs|rf~1530_combout ;
wire \CPU_RISCV|regs|rf~1531_combout ;
wire \CPU_RISCV|regs|rd1[16]~27_combout ;
wire \CPU_RISCV|Add2~31 ;
wire \CPU_RISCV|Add2~32_combout ;
wire \CPU_RISCV|Add0~123_combout ;
wire \CPU_RISCV|Add0~124_combout ;
wire \CPU_RISCV|Add0~125_combout ;
wire \CPU_RISCV|Add0~47 ;
wire \CPU_RISCV|Add0~48_combout ;
wire \CPU_RISCV|Add3~33 ;
wire \CPU_RISCV|Add3~34_combout ;
wire \CPU_RISCV|regs|rf~497_q ;
wire \CPU_RISCV|regs|rf~465_q ;
wire \CPU_RISCV|regs|rf~433feeder_combout ;
wire \CPU_RISCV|regs|rf~433_q ;
wire \CPU_RISCV|regs|rf~401_q ;
wire \CPU_RISCV|regs|rf~1517_combout ;
wire \CPU_RISCV|regs|rf~1518_combout ;
wire \CPU_RISCV|regs|rf~305feeder_combout ;
wire \CPU_RISCV|regs|rf~305_q ;
wire \CPU_RISCV|regs|rf~369_q ;
wire \CPU_RISCV|regs|rf~337_q ;
wire \CPU_RISCV|regs|rf~273feeder_combout ;
wire \CPU_RISCV|regs|rf~273_q ;
wire \CPU_RISCV|regs|rf~1512_combout ;
wire \CPU_RISCV|regs|rf~1513_combout ;
wire \CPU_RISCV|regs|rf~17feeder_combout ;
wire \CPU_RISCV|regs|rf~17_q ;
wire \CPU_RISCV|regs|rf~81_q ;
wire \CPU_RISCV|regs|rf~1514_combout ;
wire \CPU_RISCV|regs|rf~49_q ;
wire \CPU_RISCV|regs|rf~113_q ;
wire \CPU_RISCV|regs|rf~1515_combout ;
wire \CPU_RISCV|regs|rf~1516_combout ;
wire \CPU_RISCV|regs|rf~209_q ;
wire \CPU_RISCV|regs|rf~177feeder_combout ;
wire \CPU_RISCV|regs|rf~177_q ;
wire \CPU_RISCV|regs|rf~145_q ;
wire \CPU_RISCV|regs|rf~1510_combout ;
wire \CPU_RISCV|regs|rf~1511_combout ;
wire \CPU_RISCV|regs|rf~1519_combout ;
wire \CPU_RISCV|regs|rf~945feeder_combout ;
wire \CPU_RISCV|regs|rf~945_q ;
wire \CPU_RISCV|regs|rf~689_q ;
wire \CPU_RISCV|regs|rf~561_q ;
wire \CPU_RISCV|regs|rf~817feeder_combout ;
wire \CPU_RISCV|regs|rf~817_q ;
wire \CPU_RISCV|regs|rf~1520_combout ;
wire \CPU_RISCV|regs|rf~1521_combout ;
wire \CPU_RISCV|regs|rf~1009_q ;
wire \CPU_RISCV|regs|rf~753_q ;
wire \CPU_RISCV|regs|rf~881feeder_combout ;
wire \CPU_RISCV|regs|rf~881_q ;
wire \CPU_RISCV|regs|rf~625_q ;
wire \CPU_RISCV|regs|rf~1527_combout ;
wire \CPU_RISCV|regs|rf~1528_combout ;
wire \CPU_RISCV|regs|rf~785feeder_combout ;
wire \CPU_RISCV|regs|rf~785_q ;
wire \CPU_RISCV|regs|rf~913_q ;
wire \CPU_RISCV|regs|rf~657feeder_combout ;
wire \CPU_RISCV|regs|rf~657_q ;
wire \CPU_RISCV|regs|rf~529_q ;
wire \CPU_RISCV|regs|rf~1524_combout ;
wire \CPU_RISCV|regs|rf~1525_combout ;
wire \CPU_RISCV|regs|rf~849feeder_combout ;
wire \CPU_RISCV|regs|rf~849_q ;
wire \CPU_RISCV|regs|rf~977_q ;
wire \CPU_RISCV|regs|rf~721_q ;
wire \CPU_RISCV|regs|rf~593_q ;
wire \CPU_RISCV|regs|rf~1522_combout ;
wire \CPU_RISCV|regs|rf~1523_combout ;
wire \CPU_RISCV|regs|rf~1526_combout ;
wire \CPU_RISCV|regs|rf~1529_combout ;
wire \CPU_RISCV|regs|rd2[17]~24_combout ;
wire \CPU_RISCV|Add1~33 ;
wire \CPU_RISCV|Add1~34_combout ;
wire \CPU_RISCV|regs|rf~1508_combout ;
wire \CPU_RISCV|regs|rf~1509_combout ;
wire \CPU_RISCV|regs|rf~1910_combout ;
wire \CPU_RISCV|Equal16~20_combout ;
wire \CPU_RISCV|ShiftLeft0~34_combout ;
wire \CPU_RISCV|ShiftLeft0~36_combout ;
wire \CPU_RISCV|ShiftLeft0~79_combout ;
wire \CPU_RISCV|comb~165_combout ;
wire \CPU_RISCV|comb~127_combout ;
wire \CPU_RISCV|comb~128_combout ;
wire \CPU_RISCV|comb~166_combout ;
wire \CPU_RISCV|comb~167_combout ;
wire \CPU_RISCV|comb~168_combout ;
wire \CPU_RISCV|comb~169_combout ;
wire \CPU_RISCV|comb~170_combout ;
wire \CPU_RISCV|regs|rf~241_q ;
wire \CPU_RISCV|regs|rf~1506_combout ;
wire \CPU_RISCV|regs|rf~1507_combout ;
wire \CPU_RISCV|regs|rd1[17]~26_combout ;
wire \CPU_RISCV|Add2~33 ;
wire \CPU_RISCV|Add2~34_combout ;
wire \CPU_RISCV|Add0~120_combout ;
wire \CPU_RISCV|Add0~121_combout ;
wire \CPU_RISCV|Add0~122_combout ;
wire \CPU_RISCV|Add0~49 ;
wire \CPU_RISCV|Add0~50_combout ;
wire \CPU_RISCV|imm[18]~106_combout ;
wire \CPU_RISCV|Add3~35 ;
wire \CPU_RISCV|Add3~36_combout ;
wire \CPU_RISCV|regs|rf~850_q ;
wire \CPU_RISCV|regs|rf~594_q ;
wire \CPU_RISCV|regs|rf~1498_combout ;
wire \CPU_RISCV|regs|rf~978feeder_combout ;
wire \CPU_RISCV|regs|rf~978_q ;
wire \CPU_RISCV|regs|rf~722_q ;
wire \CPU_RISCV|regs|rf~1499_combout ;
wire \CPU_RISCV|regs|rf~1010_q ;
wire \CPU_RISCV|regs|rf~882_q ;
wire \CPU_RISCV|regs|rf~754feeder_combout ;
wire \CPU_RISCV|regs|rf~754_q ;
wire \CPU_RISCV|regs|rf~626_q ;
wire \CPU_RISCV|regs|rf~1503_combout ;
wire \CPU_RISCV|regs|rf~1504_combout ;
wire \CPU_RISCV|regs|rf~786feeder_combout ;
wire \CPU_RISCV|regs|rf~786_q ;
wire \CPU_RISCV|regs|rf~530_q ;
wire \CPU_RISCV|regs|rf~1502_combout ;
wire \CPU_RISCV|regs|rf~818feeder_combout ;
wire \CPU_RISCV|regs|rf~818_q ;
wire \CPU_RISCV|regs|rf~946feeder_combout ;
wire \CPU_RISCV|regs|rf~946_q ;
wire \CPU_RISCV|regs|rf~690feeder_combout ;
wire \CPU_RISCV|regs|rf~690_q ;
wire \CPU_RISCV|regs|rf~562_q ;
wire \CPU_RISCV|regs|rf~1500_combout ;
wire \CPU_RISCV|regs|rf~1501_combout ;
wire \CPU_RISCV|regs|rf~1996_combout ;
wire \CPU_RISCV|regs|rf~1505_combout ;
wire \CPU_RISCV|regs|rf~498_q ;
wire \CPU_RISCV|regs|rf~434_q ;
wire \CPU_RISCV|regs|rf~466feeder_combout ;
wire \CPU_RISCV|regs|rf~466_q ;
wire \CPU_RISCV|regs|rf~402_q ;
wire \CPU_RISCV|regs|rf~1495_combout ;
wire \CPU_RISCV|regs|rf~1496_combout ;
wire \CPU_RISCV|regs|rf~370feeder_combout ;
wire \CPU_RISCV|regs|rf~370_q ;
wire \CPU_RISCV|regs|rf~338_q ;
wire \CPU_RISCV|regs|rf~306_q ;
wire \CPU_RISCV|regs|rf~274_q ;
wire \CPU_RISCV|regs|rf~1490_combout ;
wire \CPU_RISCV|regs|rf~1491_combout ;
wire \CPU_RISCV|regs|rf~210_q ;
wire \CPU_RISCV|regs|rf~146_q ;
wire \CPU_RISCV|regs|rf~1492_combout ;
wire \CPU_RISCV|regs|rf~178feeder_combout ;
wire \CPU_RISCV|regs|rf~178_q ;
wire \CPU_RISCV|regs|rf~242_q ;
wire \CPU_RISCV|regs|rf~1493_combout ;
wire \CPU_RISCV|regs|rf~18_q ;
wire \CPU_RISCV|regs|rf~1494_combout ;
wire \CPU_RISCV|regs|rf~1997_combout ;
wire \CPU_RISCV|regs|rf~1497_combout ;
wire \CPU_RISCV|regs|rd2[18]~23_combout ;
wire \CPU_RISCV|Add1~35 ;
wire \CPU_RISCV|Add1~36_combout ;
wire \CPU_RISCV|regs|rf~1486_combout ;
wire \CPU_RISCV|regs|rf~1487_combout ;
wire \CPU_RISCV|regs|rf~1911_combout ;
wire \CPU_RISCV|Equal16~21_combout ;
wire \CPU_RISCV|ShiftLeft0~21_combout ;
wire \CPU_RISCV|ShiftLeft0~22_combout ;
wire \CPU_RISCV|ShiftLeft0~23_combout ;
wire \CPU_RISCV|ShiftLeft0~67_combout ;
wire \CPU_RISCV|comb~159_combout ;
wire \CPU_RISCV|comb~160_combout ;
wire \CPU_RISCV|comb~161_combout ;
wire \CPU_RISCV|comb~162_combout ;
wire \CPU_RISCV|comb~163_combout ;
wire \CPU_RISCV|comb~164_combout ;
wire \CPU_RISCV|regs|rf~50_q ;
wire \CPU_RISCV|regs|rf~1488_combout ;
wire \CPU_RISCV|regs|rf~1489_combout ;
wire \CPU_RISCV|regs|rd1[18]~25_combout ;
wire \CPU_RISCV|Add2~35 ;
wire \CPU_RISCV|Add2~36_combout ;
wire \CPU_RISCV|Add0~117_combout ;
wire \CPU_RISCV|Add0~118_combout ;
wire \CPU_RISCV|Add0~119_combout ;
wire \CPU_RISCV|Add0~51 ;
wire \CPU_RISCV|Add0~52_combout ;
wire \CPU_RISCV|Add3~37 ;
wire \CPU_RISCV|Add3~38_combout ;
wire \CPU_RISCV|regs|rf~499_q ;
wire \CPU_RISCV|regs|rf~467_q ;
wire \CPU_RISCV|regs|rf~435feeder_combout ;
wire \CPU_RISCV|regs|rf~435_q ;
wire \CPU_RISCV|regs|rf~403_q ;
wire \CPU_RISCV|regs|rf~1473_combout ;
wire \CPU_RISCV|regs|rf~1474_combout ;
wire \CPU_RISCV|regs|rf~211_q ;
wire \CPU_RISCV|regs|rf~243_q ;
wire \CPU_RISCV|regs|rf~179feeder_combout ;
wire \CPU_RISCV|regs|rf~179_q ;
wire \CPU_RISCV|regs|rf~147_q ;
wire \CPU_RISCV|regs|rf~1466_combout ;
wire \CPU_RISCV|regs|rf~1467_combout ;
wire \CPU_RISCV|regs|rf~51_q ;
wire \CPU_RISCV|regs|rf~115_q ;
wire \CPU_RISCV|regs|rf~19feeder_combout ;
wire \CPU_RISCV|regs|rf~19_q ;
wire \CPU_RISCV|regs|rf~83_q ;
wire \CPU_RISCV|regs|rf~1470_combout ;
wire \CPU_RISCV|regs|rf~1471_combout ;
wire \CPU_RISCV|regs|rf~307_q ;
wire \CPU_RISCV|regs|rf~371_q ;
wire \CPU_RISCV|regs|rf~339_q ;
wire \CPU_RISCV|regs|rf~1468_combout ;
wire \CPU_RISCV|regs|rf~1469_combout ;
wire \CPU_RISCV|regs|rf~1472_combout ;
wire \CPU_RISCV|regs|rf~1475_combout ;
wire \CPU_RISCV|regs|rf~947feeder_combout ;
wire \CPU_RISCV|regs|rf~947_q ;
wire \CPU_RISCV|regs|rf~691_q ;
wire \CPU_RISCV|regs|rf~819feeder_combout ;
wire \CPU_RISCV|regs|rf~819_q ;
wire \CPU_RISCV|regs|rf~563_q ;
wire \CPU_RISCV|regs|rf~1476_combout ;
wire \CPU_RISCV|regs|rf~1477_combout ;
wire \CPU_RISCV|regs|rf~1011_q ;
wire \CPU_RISCV|regs|rf~755_q ;
wire \CPU_RISCV|regs|rf~883feeder_combout ;
wire \CPU_RISCV|regs|rf~883_q ;
wire \CPU_RISCV|regs|rf~627_q ;
wire \CPU_RISCV|regs|rf~1483_combout ;
wire \CPU_RISCV|regs|rf~1484_combout ;
wire \CPU_RISCV|regs|rf~787feeder_combout ;
wire \CPU_RISCV|regs|rf~787_q ;
wire \CPU_RISCV|regs|rf~915_q ;
wire \CPU_RISCV|regs|rf~531_q ;
wire \CPU_RISCV|regs|rf~659feeder_combout ;
wire \CPU_RISCV|regs|rf~659_q ;
wire \CPU_RISCV|regs|rf~1480_combout ;
wire \CPU_RISCV|regs|rf~1481_combout ;
wire \CPU_RISCV|regs|rf~851feeder_combout ;
wire \CPU_RISCV|regs|rf~851_q ;
wire \CPU_RISCV|regs|rf~979_q ;
wire \CPU_RISCV|regs|rf~723feeder_combout ;
wire \CPU_RISCV|regs|rf~723_q ;
wire \CPU_RISCV|regs|rf~595_q ;
wire \CPU_RISCV|regs|rf~1478_combout ;
wire \CPU_RISCV|regs|rf~1479_combout ;
wire \CPU_RISCV|regs|rf~1482_combout ;
wire \CPU_RISCV|regs|rf~1485_combout ;
wire \CPU_RISCV|regs|rd2[19]~22_combout ;
wire \CPU_RISCV|regs|rf~1462_combout ;
wire \CPU_RISCV|regs|rf~1463_combout ;
wire \CPU_RISCV|regs|rf~1912_combout ;
wire \CPU_RISCV|Equal16~22_combout ;
wire \CPU_RISCV|comb~154_combout ;
wire \CPU_RISCV|ShiftLeft0~9_combout ;
wire \CPU_RISCV|ShiftLeft0~10_combout ;
wire \CPU_RISCV|ShiftLeft0~51_combout ;
wire \CPU_RISCV|comb~153_combout ;
wire \CPU_RISCV|comb~155_combout ;
wire \CPU_RISCV|comb~156_combout ;
wire \CPU_RISCV|comb~157_combout ;
wire \CPU_RISCV|Add1~37 ;
wire \CPU_RISCV|Add1~38_combout ;
wire \CPU_RISCV|comb~158_combout ;
wire \CPU_RISCV|regs|rf~275feeder_combout ;
wire \CPU_RISCV|regs|rf~275_q ;
wire \CPU_RISCV|regs|rf~1464_combout ;
wire \CPU_RISCV|regs|rf~1465_combout ;
wire \CPU_RISCV|regs|rd1[19]~24_combout ;
wire \CPU_RISCV|Add2~37 ;
wire \CPU_RISCV|Add2~38_combout ;
wire \CPU_RISCV|Add0~114_combout ;
wire \CPU_RISCV|Add0~115_combout ;
wire \CPU_RISCV|Add0~116_combout ;
wire \CPU_RISCV|Add0~53 ;
wire \CPU_RISCV|Add0~54_combout ;
wire \CPU_RISCV|regs|rf~1012_q ;
wire \CPU_RISCV|regs|rf~884_q ;
wire \CPU_RISCV|regs|rf~756_q ;
wire \CPU_RISCV|regs|rf~628_q ;
wire \CPU_RISCV|regs|rf~1459_combout ;
wire \CPU_RISCV|regs|rf~1460_combout ;
wire \CPU_RISCV|regs|rf~788feeder_combout ;
wire \CPU_RISCV|regs|rf~788_q ;
wire \CPU_RISCV|regs|rf~532_q ;
wire \CPU_RISCV|regs|rf~1458_combout ;
wire \CPU_RISCV|regs|rf~820feeder_combout ;
wire \CPU_RISCV|regs|rf~820_q ;
wire \CPU_RISCV|regs|rf~948_q ;
wire \CPU_RISCV|regs|rf~692feeder_combout ;
wire \CPU_RISCV|regs|rf~692_q ;
wire \CPU_RISCV|regs|rf~564_q ;
wire \CPU_RISCV|regs|rf~1456_combout ;
wire \CPU_RISCV|regs|rf~1457_combout ;
wire \CPU_RISCV|regs|rf~1998_combout ;
wire \CPU_RISCV|regs|rf~980_q ;
wire \CPU_RISCV|regs|rf~724_q ;
wire \CPU_RISCV|regs|rf~852feeder_combout ;
wire \CPU_RISCV|regs|rf~852_q ;
wire \CPU_RISCV|regs|rf~596_q ;
wire \CPU_RISCV|regs|rf~1454_combout ;
wire \CPU_RISCV|regs|rf~1455_combout ;
wire \CPU_RISCV|regs|rf~1461_combout ;
wire \CPU_RISCV|regs|rf~212feeder_combout ;
wire \CPU_RISCV|regs|rf~212_q ;
wire \CPU_RISCV|regs|rf~148_q ;
wire \CPU_RISCV|regs|rf~1448_combout ;
wire \CPU_RISCV|regs|rf~244feeder_combout ;
wire \CPU_RISCV|regs|rf~244_q ;
wire \CPU_RISCV|regs|rf~180_q ;
wire \CPU_RISCV|regs|rf~1449_combout ;
wire \CPU_RISCV|regs|rf~20_q ;
wire \CPU_RISCV|regs|rf~52_q ;
wire \CPU_RISCV|regs|rf~1450_combout ;
wire \CPU_RISCV|regs|rf~1999_combout ;
wire \CPU_RISCV|regs|rf~468feeder_combout ;
wire \CPU_RISCV|regs|rf~468_q ;
wire \CPU_RISCV|regs|rf~404_q ;
wire \CPU_RISCV|regs|rf~1451_combout ;
wire \CPU_RISCV|regs|rf~500_q ;
wire \CPU_RISCV|regs|rf~436_q ;
wire \CPU_RISCV|regs|rf~1452_combout ;
wire \CPU_RISCV|regs|rf~372_q ;
wire \CPU_RISCV|regs|rf~308_q ;
wire \CPU_RISCV|regs|rf~1446_combout ;
wire \CPU_RISCV|regs|rf~340_q ;
wire \CPU_RISCV|regs|rf~1447_combout ;
wire \CPU_RISCV|regs|rf~1453_combout ;
wire \CPU_RISCV|regs|rd2[20]~21_combout ;
wire \CPU_RISCV|Add1~39 ;
wire \CPU_RISCV|Add1~40_combout ;
wire \CPU_RISCV|imm[20]~104_combout ;
wire \CPU_RISCV|regs|rf~1442_combout ;
wire \CPU_RISCV|regs|rf~1443_combout ;
wire \CPU_RISCV|regs|rf~1913_combout ;
wire \CPU_RISCV|Equal16~24_combout ;
wire \CPU_RISCV|ShiftLeft0~46_combout ;
wire \CPU_RISCV|ShiftLeft0~24_combout ;
wire \CPU_RISCV|ShiftLeft0~47_combout ;
wire \CPU_RISCV|ShiftLeft0~48_combout ;
wire \CPU_RISCV|Add3~39 ;
wire \CPU_RISCV|Add3~40_combout ;
wire \CPU_RISCV|comb~148_combout ;
wire \CPU_RISCV|comb~149_combout ;
wire \CPU_RISCV|comb~150_combout ;
wire \CPU_RISCV|comb~151_combout ;
wire \CPU_RISCV|comb~152_combout ;
wire \CPU_RISCV|regs|rf~276_q ;
wire \CPU_RISCV|regs|rf~1444_combout ;
wire \CPU_RISCV|regs|rf~1445_combout ;
wire \CPU_RISCV|regs|rd1[20]~23_combout ;
wire \CPU_RISCV|Add2~39 ;
wire \CPU_RISCV|Add2~40_combout ;
wire \CPU_RISCV|Add0~111_combout ;
wire \CPU_RISCV|Add0~112_combout ;
wire \CPU_RISCV|Add0~113_combout ;
wire \CPU_RISCV|Add0~55 ;
wire \CPU_RISCV|Add0~56_combout ;
wire \CPU_RISCV|imm[21]~103_combout ;
wire \CPU_RISCV|Add3~41 ;
wire \CPU_RISCV|Add3~42_combout ;
wire \CPU_RISCV|regs|rf~501_q ;
wire \CPU_RISCV|regs|rf~469_q ;
wire \CPU_RISCV|regs|rf~437feeder_combout ;
wire \CPU_RISCV|regs|rf~437_q ;
wire \CPU_RISCV|regs|rf~405_q ;
wire \CPU_RISCV|regs|rf~1429_combout ;
wire \CPU_RISCV|regs|rf~1430_combout ;
wire \CPU_RISCV|regs|rf~245feeder_combout ;
wire \CPU_RISCV|regs|rf~245_q ;
wire \CPU_RISCV|regs|rf~213_q ;
wire \CPU_RISCV|regs|rf~181feeder_combout ;
wire \CPU_RISCV|regs|rf~181_q ;
wire \CPU_RISCV|regs|rf~149_q ;
wire \CPU_RISCV|regs|rf~1422_combout ;
wire \CPU_RISCV|regs|rf~1423_combout ;
wire \CPU_RISCV|regs|rf~309_q ;
wire \CPU_RISCV|regs|rf~373_q ;
wire \CPU_RISCV|regs|rf~341_q ;
wire \CPU_RISCV|regs|rf~1424_combout ;
wire \CPU_RISCV|regs|rf~1425_combout ;
wire \CPU_RISCV|regs|rf~53_q ;
wire \CPU_RISCV|regs|rf~117_q ;
wire \CPU_RISCV|regs|rf~21feeder_combout ;
wire \CPU_RISCV|regs|rf~21_q ;
wire \CPU_RISCV|regs|rf~85_q ;
wire \CPU_RISCV|regs|rf~1426_combout ;
wire \CPU_RISCV|regs|rf~1427_combout ;
wire \CPU_RISCV|regs|rf~1428_combout ;
wire \CPU_RISCV|regs|rf~1431_combout ;
wire \CPU_RISCV|regs|rf~1013feeder_combout ;
wire \CPU_RISCV|regs|rf~1013_q ;
wire \CPU_RISCV|regs|rf~757_q ;
wire \CPU_RISCV|regs|rf~885feeder_combout ;
wire \CPU_RISCV|regs|rf~885_q ;
wire \CPU_RISCV|regs|rf~629_q ;
wire \CPU_RISCV|regs|rf~1439_combout ;
wire \CPU_RISCV|regs|rf~1440_combout ;
wire \CPU_RISCV|regs|rf~949feeder_combout ;
wire \CPU_RISCV|regs|rf~949_q ;
wire \CPU_RISCV|regs|rf~693_q ;
wire \CPU_RISCV|regs|rf~821feeder_combout ;
wire \CPU_RISCV|regs|rf~821_q ;
wire \CPU_RISCV|regs|rf~565_q ;
wire \CPU_RISCV|regs|rf~1432_combout ;
wire \CPU_RISCV|regs|rf~1433_combout ;
wire \CPU_RISCV|regs|rf~789feeder_combout ;
wire \CPU_RISCV|regs|rf~789_q ;
wire \CPU_RISCV|regs|rf~917_q ;
wire \CPU_RISCV|regs|rf~661feeder_combout ;
wire \CPU_RISCV|regs|rf~661_q ;
wire \CPU_RISCV|regs|rf~533_q ;
wire \CPU_RISCV|regs|rf~1436_combout ;
wire \CPU_RISCV|regs|rf~1437_combout ;
wire \CPU_RISCV|regs|rf~853feeder_combout ;
wire \CPU_RISCV|regs|rf~853_q ;
wire \CPU_RISCV|regs|rf~981_q ;
wire \CPU_RISCV|regs|rf~725feeder_combout ;
wire \CPU_RISCV|regs|rf~725_q ;
wire \CPU_RISCV|regs|rf~597_q ;
wire \CPU_RISCV|regs|rf~1434_combout ;
wire \CPU_RISCV|regs|rf~1435_combout ;
wire \CPU_RISCV|regs|rf~1438_combout ;
wire \CPU_RISCV|regs|rf~1441_combout ;
wire \CPU_RISCV|regs|rd2[21]~20_combout ;
wire \CPU_RISCV|Add1~41 ;
wire \CPU_RISCV|Add1~42_combout ;
wire \CPU_RISCV|regs|rf~1418_combout ;
wire \CPU_RISCV|regs|rf~1419_combout ;
wire \CPU_RISCV|regs|rf~1914_combout ;
wire \CPU_RISCV|Equal16~25_combout ;
wire \CPU_RISCV|comb~141_combout ;
wire \CPU_RISCV|ShiftLeft0~38_combout ;
wire \CPU_RISCV|ShiftLeft0~37_combout ;
wire \CPU_RISCV|ShiftLeft0~39_combout ;
wire \CPU_RISCV|ShiftLeft0~40_combout ;
wire \CPU_RISCV|comb~140_combout ;
wire \CPU_RISCV|comb~142_combout ;
wire \CPU_RISCV|comb~143_combout ;
wire \CPU_RISCV|comb~144_combout ;
wire \CPU_RISCV|comb~145_combout ;
wire \CPU_RISCV|regs|rf~277_q ;
wire \CPU_RISCV|regs|rf~1420_combout ;
wire \CPU_RISCV|regs|rf~1421_combout ;
wire \CPU_RISCV|regs|rd1[21]~22_combout ;
wire \CPU_RISCV|Add2~41 ;
wire \CPU_RISCV|Add2~42_combout ;
wire \CPU_RISCV|Add0~108_combout ;
wire \CPU_RISCV|Add0~109_combout ;
wire \CPU_RISCV|Add0~110_combout ;
wire \CPU_RISCV|Add0~57 ;
wire \CPU_RISCV|Add0~58_combout ;
wire \CPU_RISCV|imm[22]~102_combout ;
wire \CPU_RISCV|Add3~43 ;
wire \CPU_RISCV|Add3~44_combout ;
wire \CPU_RISCV|regs|rf~982_q ;
wire \CPU_RISCV|regs|rf~854_q ;
wire \CPU_RISCV|regs|rf~598_q ;
wire \CPU_RISCV|regs|rf~1410_combout ;
wire \CPU_RISCV|regs|rf~726_q ;
wire \CPU_RISCV|regs|rf~1411_combout ;
wire \CPU_RISCV|regs|rf~1014_q ;
wire \CPU_RISCV|regs|rf~886_q ;
wire \CPU_RISCV|regs|rf~758feeder_combout ;
wire \CPU_RISCV|regs|rf~758_q ;
wire \CPU_RISCV|regs|rf~630_q ;
wire \CPU_RISCV|regs|rf~1415_combout ;
wire \CPU_RISCV|regs|rf~1416_combout ;
wire \CPU_RISCV|regs|rf~534_q ;
wire \CPU_RISCV|regs|rf~790feeder_combout ;
wire \CPU_RISCV|regs|rf~790_q ;
wire \CPU_RISCV|regs|rf~1414_combout ;
wire \CPU_RISCV|regs|rf~822feeder_combout ;
wire \CPU_RISCV|regs|rf~822_q ;
wire \CPU_RISCV|regs|rf~950feeder_combout ;
wire \CPU_RISCV|regs|rf~950_q ;
wire \CPU_RISCV|regs|rf~694feeder_combout ;
wire \CPU_RISCV|regs|rf~694_q ;
wire \CPU_RISCV|regs|rf~566_q ;
wire \CPU_RISCV|regs|rf~1412_combout ;
wire \CPU_RISCV|regs|rf~1413_combout ;
wire \CPU_RISCV|regs|rf~2000_combout ;
wire \CPU_RISCV|regs|rf~1417_combout ;
wire \CPU_RISCV|regs|rf~502feeder_combout ;
wire \CPU_RISCV|regs|rf~502_q ;
wire \CPU_RISCV|regs|rf~438_q ;
wire \CPU_RISCV|regs|rf~470feeder_combout ;
wire \CPU_RISCV|regs|rf~470_q ;
wire \CPU_RISCV|regs|rf~406_q ;
wire \CPU_RISCV|regs|rf~1407_combout ;
wire \CPU_RISCV|regs|rf~1408_combout ;
wire \CPU_RISCV|regs|rf~374_q ;
wire \CPU_RISCV|regs|rf~342_q ;
wire \CPU_RISCV|regs|rf~310_q ;
wire \CPU_RISCV|regs|rf~1402_combout ;
wire \CPU_RISCV|regs|rf~1403_combout ;
wire \CPU_RISCV|regs|rf~22_q ;
wire \CPU_RISCV|regs|rf~54_q ;
wire \CPU_RISCV|regs|rf~1406_combout ;
wire \CPU_RISCV|regs|rf~246_q ;
wire \CPU_RISCV|regs|rf~182_q ;
wire \CPU_RISCV|regs|rf~150_q ;
wire \CPU_RISCV|regs|rf~214_q ;
wire \CPU_RISCV|regs|rf~1404_combout ;
wire \CPU_RISCV|regs|rf~1405_combout ;
wire \CPU_RISCV|regs|rf~2001_combout ;
wire \CPU_RISCV|regs|rf~1409_combout ;
wire \CPU_RISCV|regs|rd2[22]~19_combout ;
wire \CPU_RISCV|Add1~43 ;
wire \CPU_RISCV|Add1~44_combout ;
wire \CPU_RISCV|regs|rf~1398_combout ;
wire \CPU_RISCV|regs|rf~1399_combout ;
wire \CPU_RISCV|regs|rf~1915_combout ;
wire \CPU_RISCV|Equal16~26_combout ;
wire \CPU_RISCV|ShiftLeft0~25_combout ;
wire \CPU_RISCV|ShiftLeft0~26_combout ;
wire \CPU_RISCV|ShiftLeft0~27_combout ;
wire \CPU_RISCV|comb~134_combout ;
wire \CPU_RISCV|comb~135_combout ;
wire \CPU_RISCV|comb~136_combout ;
wire \CPU_RISCV|comb~137_combout ;
wire \CPU_RISCV|comb~138_combout ;
wire \CPU_RISCV|comb~139_combout ;
wire \CPU_RISCV|regs|rf~278feeder_combout ;
wire \CPU_RISCV|regs|rf~278_q ;
wire \CPU_RISCV|regs|rf~1400_combout ;
wire \CPU_RISCV|regs|rf~1401_combout ;
wire \CPU_RISCV|regs|rd1[22]~21_combout ;
wire \CPU_RISCV|Add2~43 ;
wire \CPU_RISCV|Add2~44_combout ;
wire \CPU_RISCV|Add0~105_combout ;
wire \CPU_RISCV|Add0~106_combout ;
wire \CPU_RISCV|Add0~107_combout ;
wire \CPU_RISCV|Add0~59 ;
wire \CPU_RISCV|Add0~60_combout ;
wire \CPU_RISCV|imm[23]~101_combout ;
wire \CPU_RISCV|Add3~45 ;
wire \CPU_RISCV|Add3~46_combout ;
wire \CPU_RISCV|regs|rf~311feeder_combout ;
wire \CPU_RISCV|regs|rf~311_q ;
wire \CPU_RISCV|regs|rf~279_q ;
wire \CPU_RISCV|regs|rf~23feeder_combout ;
wire \CPU_RISCV|regs|rf~23_q ;
wire \CPU_RISCV|regs|rf~55_q ;
wire \CPU_RISCV|regs|rf~1376_combout ;
wire \CPU_RISCV|regs|rf~1377_combout ;
wire \CPU_RISCV|regs|rf~1916_combout ;
wire \CPU_RISCV|regs|rf~439feeder_combout ;
wire \CPU_RISCV|regs|rf~439_q ;
wire \CPU_RISCV|regs|rf~407_q ;
wire \CPU_RISCV|regs|rf~1385_combout ;
wire \CPU_RISCV|regs|rf~503_q ;
wire \CPU_RISCV|regs|rf~471_q ;
wire \CPU_RISCV|regs|rf~1386_combout ;
wire \CPU_RISCV|regs|rf~215_q ;
wire \CPU_RISCV|regs|rf~183feeder_combout ;
wire \CPU_RISCV|regs|rf~183_q ;
wire \CPU_RISCV|regs|rf~151_q ;
wire \CPU_RISCV|regs|rf~1378_combout ;
wire \CPU_RISCV|regs|rf~1379_combout ;
wire \CPU_RISCV|regs|rf~119_q ;
wire \CPU_RISCV|regs|rf~87_q ;
wire \CPU_RISCV|regs|rf~1382_combout ;
wire \CPU_RISCV|regs|rf~1383_combout ;
wire \CPU_RISCV|regs|rf~375_q ;
wire \CPU_RISCV|regs|rf~343_q ;
wire \CPU_RISCV|regs|rf~1380_combout ;
wire \CPU_RISCV|regs|rf~1381_combout ;
wire \CPU_RISCV|regs|rf~1384_combout ;
wire \CPU_RISCV|regs|rf~1387_combout ;
wire \CPU_RISCV|regs|rf~1015_q ;
wire \CPU_RISCV|regs|rf~759_q ;
wire \CPU_RISCV|regs|rf~887feeder_combout ;
wire \CPU_RISCV|regs|rf~887_q ;
wire \CPU_RISCV|regs|rf~631_q ;
wire \CPU_RISCV|regs|rf~1395_combout ;
wire \CPU_RISCV|regs|rf~1396_combout ;
wire \CPU_RISCV|regs|rf~951feeder_combout ;
wire \CPU_RISCV|regs|rf~951_q ;
wire \CPU_RISCV|regs|rf~695_q ;
wire \CPU_RISCV|regs|rf~823feeder_combout ;
wire \CPU_RISCV|regs|rf~823_q ;
wire \CPU_RISCV|regs|rf~567_q ;
wire \CPU_RISCV|regs|rf~1388_combout ;
wire \CPU_RISCV|regs|rf~1389_combout ;
wire \CPU_RISCV|regs|rf~855feeder_combout ;
wire \CPU_RISCV|regs|rf~855_q ;
wire \CPU_RISCV|regs|rf~983_q ;
wire \CPU_RISCV|regs|rf~727feeder_combout ;
wire \CPU_RISCV|regs|rf~727_q ;
wire \CPU_RISCV|regs|rf~599_q ;
wire \CPU_RISCV|regs|rf~1390_combout ;
wire \CPU_RISCV|regs|rf~1391_combout ;
wire \CPU_RISCV|regs|rf~791feeder_combout ;
wire \CPU_RISCV|regs|rf~791_q ;
wire \CPU_RISCV|regs|rf~919_q ;
wire \CPU_RISCV|regs|rf~663feeder_combout ;
wire \CPU_RISCV|regs|rf~663_q ;
wire \CPU_RISCV|regs|rf~535_q ;
wire \CPU_RISCV|regs|rf~1392_combout ;
wire \CPU_RISCV|regs|rf~1393_combout ;
wire \CPU_RISCV|regs|rf~1394_combout ;
wire \CPU_RISCV|regs|rf~1397_combout ;
wire \CPU_RISCV|regs|rd2[23]~18_combout ;
wire \CPU_RISCV|Equal16~27_combout ;
wire \CPU_RISCV|ShiftLeft0~12_combout ;
wire \CPU_RISCV|ShiftLeft0~11_combout ;
wire \CPU_RISCV|ShiftLeft0~13_combout ;
wire \CPU_RISCV|ShiftLeft0~14_combout ;
wire \CPU_RISCV|comb~126_combout ;
wire \CPU_RISCV|comb~129_combout ;
wire \CPU_RISCV|comb~130_combout ;
wire \CPU_RISCV|comb~131_combout ;
wire \CPU_RISCV|comb~132_combout ;
wire \CPU_RISCV|Add1~45 ;
wire \CPU_RISCV|Add1~46_combout ;
wire \CPU_RISCV|comb~133_combout ;
wire \CPU_RISCV|regs|rf~247_q ;
wire \CPU_RISCV|regs|rf~1374_combout ;
wire \CPU_RISCV|regs|rf~1375_combout ;
wire \CPU_RISCV|regs|rd1[23]~20_combout ;
wire \CPU_RISCV|Add2~45 ;
wire \CPU_RISCV|Add2~46_combout ;
wire \CPU_RISCV|Add0~102_combout ;
wire \CPU_RISCV|Add0~103_combout ;
wire \CPU_RISCV|Add0~104_combout ;
wire \CPU_RISCV|Add0~61 ;
wire \CPU_RISCV|Add0~62_combout ;
wire \CPU_RISCV|Add3~47 ;
wire \CPU_RISCV|Add3~48_combout ;
wire \CPU_RISCV|regs|rf~504_q ;
wire \CPU_RISCV|regs|rf~440_q ;
wire \CPU_RISCV|regs|rf~472feeder_combout ;
wire \CPU_RISCV|regs|rf~472_q ;
wire \CPU_RISCV|regs|rf~408_q ;
wire \CPU_RISCV|regs|rf~1363_combout ;
wire \CPU_RISCV|regs|rf~1364_combout ;
wire \CPU_RISCV|regs|rf~376_q ;
wire \CPU_RISCV|regs|rf~312_q ;
wire \CPU_RISCV|regs|rf~280_q ;
wire \CPU_RISCV|regs|rf~1358_combout ;
wire \CPU_RISCV|regs|rf~344_q ;
wire \CPU_RISCV|regs|rf~1359_combout ;
wire \CPU_RISCV|regs|rf~216_q ;
wire \CPU_RISCV|regs|rf~152_q ;
wire \CPU_RISCV|regs|rf~1360_combout ;
wire \CPU_RISCV|regs|rf~184_q ;
wire \CPU_RISCV|regs|rf~1361_combout ;
wire \CPU_RISCV|regs|rf~24_q ;
wire \CPU_RISCV|regs|rf~56_q ;
wire \CPU_RISCV|regs|rf~1362_combout ;
wire \CPU_RISCV|regs|rf~2003_combout ;
wire \CPU_RISCV|regs|rf~1365_combout ;
wire \CPU_RISCV|regs|rf~984_q ;
wire \CPU_RISCV|regs|rf~728_q ;
wire \CPU_RISCV|regs|rf~856_q ;
wire \CPU_RISCV|regs|rf~600_q ;
wire \CPU_RISCV|regs|rf~1366_combout ;
wire \CPU_RISCV|regs|rf~1367_combout ;
wire \CPU_RISCV|regs|rf~792feeder_combout ;
wire \CPU_RISCV|regs|rf~792_q ;
wire \CPU_RISCV|regs|rf~536_q ;
wire \CPU_RISCV|regs|rf~1370_combout ;
wire \CPU_RISCV|regs|rf~696feeder_combout ;
wire \CPU_RISCV|regs|rf~696_q ;
wire \CPU_RISCV|regs|rf~568_q ;
wire \CPU_RISCV|regs|rf~1368_combout ;
wire \CPU_RISCV|regs|rf~952_q ;
wire \CPU_RISCV|regs|rf~824feeder_combout ;
wire \CPU_RISCV|regs|rf~824_q ;
wire \CPU_RISCV|regs|rf~1369_combout ;
wire \CPU_RISCV|regs|rf~2002_combout ;
wire \CPU_RISCV|regs|rf~1016_q ;
wire \CPU_RISCV|regs|rf~760feeder_combout ;
wire \CPU_RISCV|regs|rf~760_q ;
wire \CPU_RISCV|regs|rf~632_q ;
wire \CPU_RISCV|regs|rf~1371_combout ;
wire \CPU_RISCV|regs|rf~888_q ;
wire \CPU_RISCV|regs|rf~1372_combout ;
wire \CPU_RISCV|regs|rf~1373_combout ;
wire \CPU_RISCV|regs|rd2[24]~17_combout ;
wire \CPU_RISCV|Add1~47 ;
wire \CPU_RISCV|Add1~48_combout ;
wire \CPU_RISCV|regs|rf~1356_combout ;
wire \CPU_RISCV|regs|rf~1357_combout ;
wire \CPU_RISCV|regs|rf~1917_combout ;
wire \CPU_RISCV|Equal16~29_combout ;
wire \CPU_RISCV|comb~100_combout ;
wire \CPU_RISCV|ShiftLeft0~8_combout ;
wire \CPU_RISCV|ShiftLeft0~93_combout ;
wire \CPU_RISCV|ShiftLeft0~98_combout ;
wire \CPU_RISCV|ShiftLeft0~99_combout ;
wire \CPU_RISCV|ShiftLeft0~89_combout ;
wire \CPU_RISCV|comb~264_combout ;
wire \CPU_RISCV|ShiftLeft0~31_combout ;
wire \CPU_RISCV|ShiftLeft0~42_combout ;
wire \CPU_RISCV|ShiftLeft0~43_combout ;
wire \CPU_RISCV|comb~120_combout ;
wire \CPU_RISCV|comb~121_combout ;
wire \CPU_RISCV|comb~122_combout ;
wire \CPU_RISCV|comb~123_combout ;
wire \CPU_RISCV|comb~124_combout ;
wire \CPU_RISCV|comb~125_combout ;
wire \CPU_RISCV|regs|rf~248feeder_combout ;
wire \CPU_RISCV|regs|rf~248_q ;
wire \CPU_RISCV|regs|rf~1354_combout ;
wire \CPU_RISCV|regs|rf~1355_combout ;
wire \CPU_RISCV|regs|rd1[24]~19_combout ;
wire \CPU_RISCV|Add2~47 ;
wire \CPU_RISCV|Add2~48_combout ;
wire \CPU_RISCV|Add0~99_combout ;
wire \CPU_RISCV|Add0~100_combout ;
wire \CPU_RISCV|Add0~101_combout ;
wire \CPU_RISCV|Add0~63 ;
wire \CPU_RISCV|Add0~64_combout ;
wire \CPU_RISCV|imm[25]~100_combout ;
wire \CPU_RISCV|regs|rf~377feeder_combout ;
wire \CPU_RISCV|regs|rf~377_q ;
wire \CPU_RISCV|regs|rf~313_q ;
wire \CPU_RISCV|regs|rf~345_q ;
wire \CPU_RISCV|regs|rf~1336_combout ;
wire \CPU_RISCV|regs|rf~1337_combout ;
wire \CPU_RISCV|regs|rf~57_q ;
wire \CPU_RISCV|regs|rf~121_q ;
wire \CPU_RISCV|regs|rf~25feeder_combout ;
wire \CPU_RISCV|regs|rf~25_q ;
wire \CPU_RISCV|regs|rf~89_q ;
wire \CPU_RISCV|regs|rf~1338_combout ;
wire \CPU_RISCV|regs|rf~1339_combout ;
wire \CPU_RISCV|regs|rf~1340_combout ;
wire \CPU_RISCV|regs|rf~473feeder_combout ;
wire \CPU_RISCV|regs|rf~473_q ;
wire \CPU_RISCV|regs|rf~441feeder_combout ;
wire \CPU_RISCV|regs|rf~441_q ;
wire \CPU_RISCV|regs|rf~409_q ;
wire \CPU_RISCV|regs|rf~1341_combout ;
wire \CPU_RISCV|regs|rf~505_q ;
wire \CPU_RISCV|regs|rf~1342_combout ;
wire \CPU_RISCV|regs|rf~249feeder_combout ;
wire \CPU_RISCV|regs|rf~249_q ;
wire \CPU_RISCV|regs|rf~217_q ;
wire \CPU_RISCV|regs|rf~185feeder_combout ;
wire \CPU_RISCV|regs|rf~185_q ;
wire \CPU_RISCV|regs|rf~153_q ;
wire \CPU_RISCV|regs|rf~1334_combout ;
wire \CPU_RISCV|regs|rf~1335_combout ;
wire \CPU_RISCV|regs|rf~1343_combout ;
wire \CPU_RISCV|regs|rf~825feeder_combout ;
wire \CPU_RISCV|regs|rf~825_q ;
wire \CPU_RISCV|regs|rf~569_q ;
wire \CPU_RISCV|regs|rf~1344_combout ;
wire \CPU_RISCV|regs|rf~697_q ;
wire \CPU_RISCV|regs|rf~953feeder_combout ;
wire \CPU_RISCV|regs|rf~953_q ;
wire \CPU_RISCV|regs|rf~1345_combout ;
wire \CPU_RISCV|regs|rf~985_q ;
wire \CPU_RISCV|regs|rf~857_q ;
wire \CPU_RISCV|regs|rf~729feeder_combout ;
wire \CPU_RISCV|regs|rf~729_q ;
wire \CPU_RISCV|regs|rf~601_q ;
wire \CPU_RISCV|regs|rf~1346_combout ;
wire \CPU_RISCV|regs|rf~1347_combout ;
wire \CPU_RISCV|regs|rf~793feeder_combout ;
wire \CPU_RISCV|regs|rf~793_q ;
wire \CPU_RISCV|regs|rf~921_q ;
wire \CPU_RISCV|regs|rf~537feeder_combout ;
wire \CPU_RISCV|regs|rf~537_q ;
wire \CPU_RISCV|regs|rf~665feeder_combout ;
wire \CPU_RISCV|regs|rf~665_q ;
wire \CPU_RISCV|regs|rf~1348_combout ;
wire \CPU_RISCV|regs|rf~1349_combout ;
wire \CPU_RISCV|regs|rf~1350_combout ;
wire \CPU_RISCV|regs|rf~1017_q ;
wire \CPU_RISCV|regs|rf~761_q ;
wire \CPU_RISCV|regs|rf~889feeder_combout ;
wire \CPU_RISCV|regs|rf~889_q ;
wire \CPU_RISCV|regs|rf~633_q ;
wire \CPU_RISCV|regs|rf~1351_combout ;
wire \CPU_RISCV|regs|rf~1352_combout ;
wire \CPU_RISCV|regs|rf~1353_combout ;
wire \CPU_RISCV|regs|rd2[25]~16_combout ;
wire \CPU_RISCV|Add1~49 ;
wire \CPU_RISCV|Add1~50_combout ;
wire \CPU_RISCV|regs|rf~1330_combout ;
wire \CPU_RISCV|regs|rf~1331_combout ;
wire \CPU_RISCV|regs|rf~1918_combout ;
wire \CPU_RISCV|Equal16~30_combout ;
wire \CPU_RISCV|Add3~49 ;
wire \CPU_RISCV|Add3~50_combout ;
wire \CPU_RISCV|ShiftLeft0~28_combout ;
wire \CPU_RISCV|ShiftLeft0~32_combout ;
wire \CPU_RISCV|ShiftLeft0~80_combout ;
wire \CPU_RISCV|comb~114_combout ;
wire \CPU_RISCV|ShiftLeft0~81_combout ;
wire \CPU_RISCV|ShiftLeft0~87_combout ;
wire \CPU_RISCV|ShiftLeft0~88_combout ;
wire \CPU_RISCV|comb~115_combout ;
wire \CPU_RISCV|comb~116_combout ;
wire \CPU_RISCV|comb~117_combout ;
wire \CPU_RISCV|comb~118_combout ;
wire \CPU_RISCV|comb~119_combout ;
wire \CPU_RISCV|regs|rf~281_q ;
wire \CPU_RISCV|regs|rf~1332_combout ;
wire \CPU_RISCV|regs|rf~1333_combout ;
wire \CPU_RISCV|regs|rd1[25]~18_combout ;
wire \CPU_RISCV|Add2~49 ;
wire \CPU_RISCV|Add2~50_combout ;
wire \CPU_RISCV|Add0~96_combout ;
wire \CPU_RISCV|Add0~97_combout ;
wire \CPU_RISCV|Add0~98_combout ;
wire \CPU_RISCV|Add0~65 ;
wire \CPU_RISCV|Add0~66_combout ;
wire \CPU_RISCV|regs|rf~378feeder_combout ;
wire \CPU_RISCV|regs|rf~378_q ;
wire \CPU_RISCV|regs|rf~314_q ;
wire \CPU_RISCV|regs|rf~1314_combout ;
wire \CPU_RISCV|regs|rf~346_q ;
wire \CPU_RISCV|regs|rf~1315_combout ;
wire \CPU_RISCV|regs|rf~474_q ;
wire \CPU_RISCV|regs|rf~410_q ;
wire \CPU_RISCV|regs|rf~1319_combout ;
wire \CPU_RISCV|regs|rf~506_q ;
wire \CPU_RISCV|regs|rf~442_q ;
wire \CPU_RISCV|regs|rf~1320_combout ;
wire \CPU_RISCV|regs|rf~26_q ;
wire \CPU_RISCV|regs|rf~58_q ;
wire \CPU_RISCV|regs|rf~1318_combout ;
wire \CPU_RISCV|regs|rf~250feeder_combout ;
wire \CPU_RISCV|regs|rf~250_q ;
wire \CPU_RISCV|regs|rf~186_q ;
wire \CPU_RISCV|regs|rf~218_q ;
wire \CPU_RISCV|regs|rf~154_q ;
wire \CPU_RISCV|regs|rf~1316_combout ;
wire \CPU_RISCV|regs|rf~1317_combout ;
wire \CPU_RISCV|regs|rf~2005_combout ;
wire \CPU_RISCV|regs|rf~1321_combout ;
wire \CPU_RISCV|regs|rf~538_q ;
wire \CPU_RISCV|regs|rf~794feeder_combout ;
wire \CPU_RISCV|regs|rf~794_q ;
wire \CPU_RISCV|regs|rf~1326_combout ;
wire \CPU_RISCV|regs|rf~698feeder_combout ;
wire \CPU_RISCV|regs|rf~698_q ;
wire \CPU_RISCV|regs|rf~570_q ;
wire \CPU_RISCV|regs|rf~1324_combout ;
wire \CPU_RISCV|regs|rf~954_q ;
wire \CPU_RISCV|regs|rf~826feeder_combout ;
wire \CPU_RISCV|regs|rf~826_q ;
wire \CPU_RISCV|regs|rf~1325_combout ;
wire \CPU_RISCV|regs|rf~2004_combout ;
wire \CPU_RISCV|regs|rf~858_q ;
wire \CPU_RISCV|regs|rf~602_q ;
wire \CPU_RISCV|regs|rf~1322_combout ;
wire \CPU_RISCV|regs|rf~986_q ;
wire \CPU_RISCV|regs|rf~730_q ;
wire \CPU_RISCV|regs|rf~1323_combout ;
wire \CPU_RISCV|regs|rf~1018_q ;
wire \CPU_RISCV|regs|rf~890_q ;
wire \CPU_RISCV|regs|rf~762feeder_combout ;
wire \CPU_RISCV|regs|rf~762_q ;
wire \CPU_RISCV|regs|rf~634_q ;
wire \CPU_RISCV|regs|rf~1327_combout ;
wire \CPU_RISCV|regs|rf~1328_combout ;
wire \CPU_RISCV|regs|rf~1329_combout ;
wire \CPU_RISCV|regs|rd2[26]~15_combout ;
wire \CPU_RISCV|Add1~51 ;
wire \CPU_RISCV|Add1~52_combout ;
wire \CPU_RISCV|regs|rf~1310_combout ;
wire \CPU_RISCV|regs|rf~1311_combout ;
wire \CPU_RISCV|regs|rf~1919_combout ;
wire \CPU_RISCV|Equal16~31_combout ;
wire \CPU_RISCV|Add3~51 ;
wire \CPU_RISCV|Add3~52_combout ;
wire \CPU_RISCV|ShiftLeft0~63_combout ;
wire \CPU_RISCV|ShiftLeft0~19_combout ;
wire \CPU_RISCV|ShiftLeft0~29_combout ;
wire \CPU_RISCV|comb~108_combout ;
wire \CPU_RISCV|ShiftLeft0~68_combout ;
wire \CPU_RISCV|ShiftLeft0~73_combout ;
wire \CPU_RISCV|ShiftLeft0~76_combout ;
wire \CPU_RISCV|comb~109_combout ;
wire \CPU_RISCV|comb~110_combout ;
wire \CPU_RISCV|comb~111_combout ;
wire \CPU_RISCV|comb~112_combout ;
wire \CPU_RISCV|comb~113_combout ;
wire \CPU_RISCV|regs|rf~282_q ;
wire \CPU_RISCV|regs|rf~1312_combout ;
wire \CPU_RISCV|regs|rf~1313_combout ;
wire \CPU_RISCV|regs|rd1[26]~17_combout ;
wire \CPU_RISCV|Add2~51 ;
wire \CPU_RISCV|Add2~52_combout ;
wire \CPU_RISCV|Add0~93_combout ;
wire \CPU_RISCV|Add0~94_combout ;
wire \CPU_RISCV|Add0~95_combout ;
wire \CPU_RISCV|Add0~67 ;
wire \CPU_RISCV|Add0~68_combout ;
wire \CPU_RISCV|Add2~53 ;
wire \CPU_RISCV|Add2~54_combout ;
wire \CPU_RISCV|Add0~90_combout ;
wire \CPU_RISCV|Add0~91_combout ;
wire \CPU_RISCV|Add0~92_combout ;
wire \CPU_RISCV|Add3~53 ;
wire \CPU_RISCV|Add3~54_combout ;
wire \CPU_RISCV|ShiftLeft0~18_combout ;
wire \CPU_RISCV|ShiftLeft0~20_combout ;
wire \CPU_RISCV|ShiftLeft0~52_combout ;
wire \CPU_RISCV|comb~101_combout ;
wire \CPU_RISCV|comb~103_combout ;
wire \CPU_RISCV|comb~104_combout ;
wire \CPU_RISCV|comb~105_combout ;
wire \CPU_RISCV|comb~106_combout ;
wire \CPU_RISCV|Add1~53 ;
wire \CPU_RISCV|Add1~54_combout ;
wire \CPU_RISCV|comb~107_combout ;
wire \CPU_RISCV|regs|rf~27feeder_combout ;
wire \CPU_RISCV|regs|rf~27_q ;
wire \CPU_RISCV|regs|rf~1288_combout ;
wire \CPU_RISCV|regs|rf~1289_combout ;
wire \CPU_RISCV|regs|rd1[27]~16_combout ;
wire \CPU_RISCV|Add2~55 ;
wire \CPU_RISCV|Add2~56_combout ;
wire \CPU_RISCV|comb~86_combout ;
wire \CPU_RISCV|regs|rf~380feeder_combout ;
wire \CPU_RISCV|regs|rf~380_q ;
wire \CPU_RISCV|regs|rf~348_q ;
wire \CPU_RISCV|regs|rf~316_q ;
wire \CPU_RISCV|regs|rf~1270_combout ;
wire \CPU_RISCV|regs|rf~1271_combout ;
wire \CPU_RISCV|regs|rf~508_q ;
wire \CPU_RISCV|regs|rf~476_q ;
wire \CPU_RISCV|regs|rf~412_q ;
wire \CPU_RISCV|regs|rf~1275_combout ;
wire \CPU_RISCV|regs|rf~444_q ;
wire \CPU_RISCV|regs|rf~1276_combout ;
wire \CPU_RISCV|regs|rf~60_q ;
wire \CPU_RISCV|regs|rf~28_q ;
wire \CPU_RISCV|regs|rf~1274_combout ;
wire \CPU_RISCV|regs|rf~220_q ;
wire \CPU_RISCV|regs|rf~156_q ;
wire \CPU_RISCV|regs|rf~1272_combout ;
wire \CPU_RISCV|regs|rf~252_q ;
wire \CPU_RISCV|regs|rf~188_q ;
wire \CPU_RISCV|regs|rf~1273_combout ;
wire \CPU_RISCV|regs|rf~2007_combout ;
wire \CPU_RISCV|regs|rf~1277_combout ;
wire \CPU_RISCV|regs|rf~1020_q ;
wire \CPU_RISCV|regs|rf~892_q ;
wire \CPU_RISCV|regs|rf~764_q ;
wire \CPU_RISCV|regs|rf~636_q ;
wire \CPU_RISCV|regs|rf~1283_combout ;
wire \CPU_RISCV|regs|rf~1284_combout ;
wire \CPU_RISCV|regs|rf~796feeder_combout ;
wire \CPU_RISCV|regs|rf~796_q ;
wire \CPU_RISCV|regs|rf~540_q ;
wire \CPU_RISCV|regs|rf~1282_combout ;
wire \CPU_RISCV|regs|rf~828_q ;
wire \CPU_RISCV|regs|rf~956feeder_combout ;
wire \CPU_RISCV|regs|rf~956_q ;
wire \CPU_RISCV|regs|rf~700feeder_combout ;
wire \CPU_RISCV|regs|rf~700_q ;
wire \CPU_RISCV|regs|rf~572_q ;
wire \CPU_RISCV|regs|rf~1280_combout ;
wire \CPU_RISCV|regs|rf~1281_combout ;
wire \CPU_RISCV|regs|rf~2006_combout ;
wire \CPU_RISCV|regs|rf~988_q ;
wire \CPU_RISCV|regs|rf~732_q ;
wire \CPU_RISCV|regs|rf~860feeder_combout ;
wire \CPU_RISCV|regs|rf~860_q ;
wire \CPU_RISCV|regs|rf~604_q ;
wire \CPU_RISCV|regs|rf~1278_combout ;
wire \CPU_RISCV|regs|rf~1279_combout ;
wire \CPU_RISCV|regs|rf~1285_combout ;
wire \CPU_RISCV|regs|rd2[28]~13_combout ;
wire \CPU_RISCV|Equal16~34_combout ;
wire \CPU_RISCV|ShiftLeft0~41_combout ;
wire \CPU_RISCV|comb~87_combout ;
wire \CPU_RISCV|ShiftLeft0~103_combout ;
wire \CPU_RISCV|ShiftLeft0~30_combout ;
wire \CPU_RISCV|comb~94_combout ;
wire \CPU_RISCV|comb~95_combout ;
wire \CPU_RISCV|Add0~69 ;
wire \CPU_RISCV|Add0~70_combout ;
wire \CPU_RISCV|Add0~87_combout ;
wire \CPU_RISCV|Add0~88_combout ;
wire \CPU_RISCV|Add0~89_combout ;
wire \CPU_RISCV|Add3~55 ;
wire \CPU_RISCV|Add3~56_combout ;
wire \CPU_RISCV|comb~96_combout ;
wire \CPU_RISCV|comb~97_combout ;
wire \CPU_RISCV|Add1~55 ;
wire \CPU_RISCV|Add1~56_combout ;
wire \CPU_RISCV|comb~98_combout ;
wire \CPU_RISCV|comb~99_combout ;
wire \CPU_RISCV|regs|rf~284_q ;
wire \CPU_RISCV|regs|rf~1268_combout ;
wire \CPU_RISCV|regs|rf~1269_combout ;
wire \CPU_RISCV|regs|rf~1266_combout ;
wire \CPU_RISCV|regs|rf~1267_combout ;
wire \CPU_RISCV|regs|rd1[28]~15_combout ;
wire \CPU_RISCV|Add2~57 ;
wire \CPU_RISCV|Add2~58_combout ;
wire \CPU_RISCV|Add1~57 ;
wire \CPU_RISCV|Add1~58_combout ;
wire \CPU_RISCV|Equal16~35_combout ;
wire \CPU_RISCV|Add0~71 ;
wire \CPU_RISCV|Add0~72_combout ;
wire \CPU_RISCV|Add0~84_combout ;
wire \CPU_RISCV|Add0~85_combout ;
wire \CPU_RISCV|Add0~86_combout ;
wire \CPU_RISCV|Add3~57 ;
wire \CPU_RISCV|Add3~58_combout ;
wire \CPU_RISCV|ShiftLeft0~33_combout ;
wire \CPU_RISCV|ShiftLeft0~15_combout ;
wire \CPU_RISCV|ShiftLeft0~16_combout ;
wire \CPU_RISCV|ShiftLeft0~17_combout ;
wire \CPU_RISCV|comb~88_combout ;
wire \CPU_RISCV|comb~89_combout ;
wire \CPU_RISCV|comb~90_combout ;
wire \CPU_RISCV|comb~91_combout ;
wire \CPU_RISCV|comb~92_combout ;
wire \CPU_RISCV|comb~93_combout ;
wire \CPU_RISCV|regs|rf~61_q ;
wire \CPU_RISCV|regs|rf~125_q ;
wire \CPU_RISCV|regs|rf~93_q ;
wire \CPU_RISCV|regs|rf~1250_combout ;
wire \CPU_RISCV|regs|rf~1251_combout ;
wire \CPU_RISCV|regs|rf~349_q ;
wire \CPU_RISCV|regs|rf~1248_combout ;
wire \CPU_RISCV|regs|rf~381_q ;
wire \CPU_RISCV|regs|rf~1249_combout ;
wire \CPU_RISCV|regs|rf~1252_combout ;
wire \CPU_RISCV|regs|rf~445feeder_combout ;
wire \CPU_RISCV|regs|rf~445_q ;
wire \CPU_RISCV|regs|rf~413_q ;
wire \CPU_RISCV|regs|rf~1253_combout ;
wire \CPU_RISCV|regs|rf~1254_combout ;
wire \CPU_RISCV|regs|rf~157feeder_combout ;
wire \CPU_RISCV|regs|rf~157_q ;
wire \CPU_RISCV|regs|rf~189_q ;
wire \CPU_RISCV|regs|rf~1246_combout ;
wire \CPU_RISCV|regs|rf~1247_combout ;
wire \CPU_RISCV|regs|rf~1255_combout ;
wire \CPU_RISCV|regs|rf~701feeder_combout ;
wire \CPU_RISCV|regs|rf~701_q ;
wire \CPU_RISCV|regs|rf~957_q ;
wire \CPU_RISCV|regs|rf~829_q ;
wire \CPU_RISCV|regs|rf~573_q ;
wire \CPU_RISCV|regs|rf~1256_combout ;
wire \CPU_RISCV|regs|rf~1257_combout ;
wire \CPU_RISCV|regs|rf~1021_q ;
wire \CPU_RISCV|regs|rf~765_q ;
wire \CPU_RISCV|regs|rf~893feeder_combout ;
wire \CPU_RISCV|regs|rf~893_q ;
wire \CPU_RISCV|regs|rf~637_q ;
wire \CPU_RISCV|regs|rf~1263_combout ;
wire \CPU_RISCV|regs|rf~1264_combout ;
wire \CPU_RISCV|regs|rf~861feeder_combout ;
wire \CPU_RISCV|regs|rf~861_q ;
wire \CPU_RISCV|regs|rf~989_q ;
wire \CPU_RISCV|regs|rf~733feeder_combout ;
wire \CPU_RISCV|regs|rf~733_q ;
wire \CPU_RISCV|regs|rf~605_q ;
wire \CPU_RISCV|regs|rf~1258_combout ;
wire \CPU_RISCV|regs|rf~1259_combout ;
wire \CPU_RISCV|regs|rf~797feeder_combout ;
wire \CPU_RISCV|regs|rf~797_q ;
wire \CPU_RISCV|regs|rf~925_q ;
wire \CPU_RISCV|regs|rf~669feeder_combout ;
wire \CPU_RISCV|regs|rf~669_q ;
wire \CPU_RISCV|regs|rf~541_q ;
wire \CPU_RISCV|regs|rf~1260_combout ;
wire \CPU_RISCV|regs|rf~1261_combout ;
wire \CPU_RISCV|regs|rf~1262_combout ;
wire \CPU_RISCV|regs|rf~1265_combout ;
wire \CPU_RISCV|regs|rd2[29]~12_combout ;
wire \CPU_RISCV|Add1~59 ;
wire \CPU_RISCV|Add1~60_combout ;
wire \CPU_RISCV|Equal16~36_combout ;
wire \CPU_RISCV|Add0~73 ;
wire \CPU_RISCV|Add0~74_combout ;
wire \CPU_RISCV|Add2~59 ;
wire \CPU_RISCV|Add2~60_combout ;
wire \CPU_RISCV|Add0~81_combout ;
wire \CPU_RISCV|Add0~82_combout ;
wire \CPU_RISCV|Add0~83_combout ;
wire \CPU_RISCV|Add3~59 ;
wire \CPU_RISCV|Add3~60_combout ;
wire \CPU_RISCV|comb~69_combout ;
wire \CPU_RISCV|comb~263_combout ;
wire \CPU_RISCV|comb~79_combout ;
wire \CPU_RISCV|comb~80_combout ;
wire \CPU_RISCV|comb~81_combout ;
wire \CPU_RISCV|comb~82_combout ;
wire \CPU_RISCV|comb~83_combout ;
wire \CPU_RISCV|comb~84_combout ;
wire \CPU_RISCV|comb~85_combout ;
wire \CPU_RISCV|regs|rf~254feeder_combout ;
wire \CPU_RISCV|regs|rf~254_q ;
wire \CPU_RISCV|regs|rf~1222_combout ;
wire \CPU_RISCV|regs|rf~1223_combout ;
wire \CPU_RISCV|regs|rf~1224_combout ;
wire \CPU_RISCV|regs|rf~1225_combout ;
wire \CPU_RISCV|regs|rd1[30]~13_combout ;
wire \CPU_RISCV|Add2~61 ;
wire \CPU_RISCV|Add2~62_combout ;
wire \CPU_RISCV|comb~70_combout ;
wire \CPU_RISCV|comb~71_combout ;
wire \CPU_RISCV|comb~72_combout ;
wire \CPU_RISCV|Add0~75 ;
wire \CPU_RISCV|Add0~76_combout ;
wire \CPU_RISCV|Add0~79_combout ;
wire \CPU_RISCV|Add0~78_combout ;
wire \CPU_RISCV|Add0~80_combout ;
wire \CPU_RISCV|Add3~61 ;
wire \CPU_RISCV|Add3~62_combout ;
wire \CPU_RISCV|comb~73_combout ;
wire \CPU_RISCV|comb~76_combout ;
wire \CPU_RISCV|comb~77_combout ;
wire \CPU_RISCV|Add1~61 ;
wire \CPU_RISCV|Add1~62_combout ;
wire \CPU_RISCV|comb~78_combout ;
wire \CPU_RISCV|regs|rf~479feeder_combout ;
wire \CPU_RISCV|regs|rf~479_q ;
wire \CPU_RISCV|regs|rf~1218_combout ;
wire \CPU_RISCV|regs|rf~1219_combout ;
wire \CPU_RISCV|regs|rf~1220_combout ;
wire \CPU_RISCV|regs|rf~1221_combout ;
wire \CPU_RISCV|regs|rd1[31]~12_combout ;
wire \CPU_RISCV|LessThan0~1_cout ;
wire \CPU_RISCV|LessThan0~3_cout ;
wire \CPU_RISCV|LessThan0~5_cout ;
wire \CPU_RISCV|LessThan0~7_cout ;
wire \CPU_RISCV|LessThan0~9_cout ;
wire \CPU_RISCV|LessThan0~11_cout ;
wire \CPU_RISCV|LessThan0~13_cout ;
wire \CPU_RISCV|LessThan0~15_cout ;
wire \CPU_RISCV|LessThan0~17_cout ;
wire \CPU_RISCV|LessThan0~19_cout ;
wire \CPU_RISCV|LessThan0~21_cout ;
wire \CPU_RISCV|LessThan0~23_cout ;
wire \CPU_RISCV|LessThan0~25_cout ;
wire \CPU_RISCV|LessThan0~27_cout ;
wire \CPU_RISCV|LessThan0~29_cout ;
wire \CPU_RISCV|LessThan0~31_cout ;
wire \CPU_RISCV|LessThan0~33_cout ;
wire \CPU_RISCV|LessThan0~35_cout ;
wire \CPU_RISCV|LessThan0~37_cout ;
wire \CPU_RISCV|LessThan0~39_cout ;
wire \CPU_RISCV|LessThan0~41_cout ;
wire \CPU_RISCV|LessThan0~43_cout ;
wire \CPU_RISCV|LessThan0~45_cout ;
wire \CPU_RISCV|LessThan0~47_cout ;
wire \CPU_RISCV|LessThan0~49_cout ;
wire \CPU_RISCV|LessThan0~51_cout ;
wire \CPU_RISCV|LessThan0~53_cout ;
wire \CPU_RISCV|LessThan0~55_cout ;
wire \CPU_RISCV|LessThan0~57_cout ;
wire \CPU_RISCV|LessThan0~59_cout ;
wire \CPU_RISCV|LessThan0~61_cout ;
wire \CPU_RISCV|LessThan0~62_combout ;
wire \CPU_RISCV|pc[13]~7_combout ;
wire \CPU_RISCV|Add2~16_combout ;
wire \CPU_RISCV|Add0~147_combout ;
wire \CPU_RISCV|Add0~148_combout ;
wire \CPU_RISCV|Add0~149_combout ;
wire \CPU_RISCV|Add3~16_combout ;
wire \CPU_RISCV|comb~219_combout ;
wire \CPU_RISCV|comb~220_combout ;
wire \CPU_RISCV|comb~221_combout ;
wire \CPU_RISCV|comb~222_combout ;
wire \CPU_RISCV|comb~223_combout ;
wire \CPU_RISCV|regs|rf~40_q ;
wire \CPU_RISCV|regs|rf~1714_combout ;
wire \CPU_RISCV|regs|rf~1715_combout ;
wire \CPU_RISCV|regs|rd1[8]~32_combout ;
wire \CPU_RISCV|Add1~17 ;
wire \CPU_RISCV|Add1~18_combout ;
wire \CPU_RISCV|Equal16~10_combout ;
wire \CPU_RISCV|comb~214_combout ;
wire \CPU_RISCV|comb~215_combout ;
wire \CPU_RISCV|comb~216_combout ;
wire \CPU_RISCV|comb~217_combout ;
wire \CPU_RISCV|comb~218_combout ;
wire \CPU_RISCV|regs|rf~41feeder_combout ;
wire \CPU_RISCV|regs|rf~41_q ;
wire \CPU_RISCV|regs|rf~105_q ;
wire \CPU_RISCV|regs|rf~73_q ;
wire \CPU_RISCV|regs|rf~1696_combout ;
wire \CPU_RISCV|regs|rf~1697_combout ;
wire \CPU_RISCV|regs|rf~361_q ;
wire \CPU_RISCV|regs|rf~329_q ;
wire \CPU_RISCV|regs|rf~1694_combout ;
wire \CPU_RISCV|regs|rf~1695_combout ;
wire \CPU_RISCV|regs|rf~1698_combout ;
wire \CPU_RISCV|regs|rf~425feeder_combout ;
wire \CPU_RISCV|regs|rf~425_q ;
wire \CPU_RISCV|regs|rf~393_q ;
wire \CPU_RISCV|regs|rf~1699_combout ;
wire \CPU_RISCV|regs|rf~1700_combout ;
wire \CPU_RISCV|regs|rf~169feeder_combout ;
wire \CPU_RISCV|regs|rf~169_q ;
wire \CPU_RISCV|regs|rf~137_q ;
wire \CPU_RISCV|regs|rf~1692_combout ;
wire \CPU_RISCV|regs|rf~1693_combout ;
wire \CPU_RISCV|regs|rf~1701_combout ;
wire \CPU_RISCV|regs|rf~937feeder_combout ;
wire \CPU_RISCV|regs|rf~937_q ;
wire \CPU_RISCV|regs|rf~681_q ;
wire \CPU_RISCV|regs|rf~809feeder_combout ;
wire \CPU_RISCV|regs|rf~809_q ;
wire \CPU_RISCV|regs|rf~553_q ;
wire \CPU_RISCV|regs|rf~1702_combout ;
wire \CPU_RISCV|regs|rf~1703_combout ;
wire \CPU_RISCV|regs|rf~1001_q ;
wire \CPU_RISCV|regs|rf~745_q ;
wire \CPU_RISCV|regs|rf~873feeder_combout ;
wire \CPU_RISCV|regs|rf~873_q ;
wire \CPU_RISCV|regs|rf~617_q ;
wire \CPU_RISCV|regs|rf~1709_combout ;
wire \CPU_RISCV|regs|rf~1710_combout ;
wire \CPU_RISCV|regs|rf~777feeder_combout ;
wire \CPU_RISCV|regs|rf~777_q ;
wire \CPU_RISCV|regs|rf~905_q ;
wire \CPU_RISCV|regs|rf~649feeder_combout ;
wire \CPU_RISCV|regs|rf~649_q ;
wire \CPU_RISCV|regs|rf~521_q ;
wire \CPU_RISCV|regs|rf~1706_combout ;
wire \CPU_RISCV|regs|rf~1707_combout ;
wire \CPU_RISCV|regs|rf~841feeder_combout ;
wire \CPU_RISCV|regs|rf~841_q ;
wire \CPU_RISCV|regs|rf~969_q ;
wire \CPU_RISCV|regs|rf~713feeder_combout ;
wire \CPU_RISCV|regs|rf~713_q ;
wire \CPU_RISCV|regs|rf~585_q ;
wire \CPU_RISCV|regs|rf~1704_combout ;
wire \CPU_RISCV|regs|rf~1705_combout ;
wire \CPU_RISCV|regs|rf~1708_combout ;
wire \CPU_RISCV|regs|rf~1711_combout ;
wire \CPU_RISCV|regs|rd2[9]~32_combout ;
wire \CPU_RISCV|Add1~19 ;
wire \CPU_RISCV|Add1~20_combout ;
wire \CPU_RISCV|ShiftLeft0~102_combout ;
wire \CPU_RISCV|comb~209_combout ;
wire \CPU_RISCV|comb~210_combout ;
wire \CPU_RISCV|comb~211_combout ;
wire \CPU_RISCV|comb~212_combout ;
wire \CPU_RISCV|comb~213_combout ;
wire \CPU_RISCV|regs|rf~490feeder_combout ;
wire \CPU_RISCV|regs|rf~490_q ;
wire \CPU_RISCV|regs|rf~1670_combout ;
wire \CPU_RISCV|regs|rf~1666_combout ;
wire \CPU_RISCV|regs|rf~1668_combout ;
wire \CPU_RISCV|regs|rf~1667_combout ;
wire \CPU_RISCV|regs|rf~1669_combout ;
wire \CPU_RISCV|regs|rf~1671_combout ;
wire \CPU_RISCV|regs|rd1[10]~40_combout ;
wire \CPU_RISCV|Equal16~11_combout ;
wire \CPU_RISCV|Equal16~13_combout ;
wire \CPU_RISCV|Equal16~6_combout ;
wire \CPU_RISCV|Equal16~7_combout ;
wire \CPU_RISCV|Equal16~0_combout ;
wire \CPU_RISCV|Equal16~1_combout ;
wire \CPU_RISCV|Equal16~3_combout ;
wire \CPU_RISCV|Equal16~2_combout ;
wire \CPU_RISCV|Equal16~5_combout ;
wire \CPU_RISCV|Equal16~8_combout ;
wire \CPU_RISCV|Equal16~18_combout ;
wire \CPU_RISCV|Equal16~28_combout ;
wire \CPU_RISCV|Equal16~23_combout ;
wire \CPU_RISCV|Equal16~38_combout ;
wire \CPU_RISCV|Equal16~33_combout ;
wire \CPU_RISCV|Equal16~39_combout ;
wire \CPU_RISCV|Equal16~40_combout ;
wire \CPU_RISCV|jump_add~1_combout ;
wire \CPU_RISCV|pc[0]~8_combout ;
wire \CPU_RISCV|pc[0]~9_combout ;
wire \CPU_RISCV|Add3~0_combout ;
wire \CPU_RISCV|comb~62_combout ;
wire \CPU_RISCV|comb~61_combout ;
wire \CPU_RISCV|comb~63_combout ;
wire \CPU_RISCV|is_add~2_combout ;
wire \CPU_RISCV|Add1~0_combout ;
wire \CPU_RISCV|comb~64_combout ;
wire \CPU_RISCV|comb~65_combout ;
wire \CPU_RISCV|comb~261_combout ;
wire \CPU_RISCV|regs|rf~480feeder_combout ;
wire \CPU_RISCV|regs|rf~480_q ;
wire \CPU_RISCV|regs|rf~224feeder_combout ;
wire \CPU_RISCV|regs|rf~224_q ;
wire \CPU_RISCV|regs|rf~192_q ;
wire \CPU_RISCV|regs|rf~448feeder_combout ;
wire \CPU_RISCV|regs|rf~448_q ;
wire \CPU_RISCV|regs|rf~1900_combout ;
wire \CPU_RISCV|regs|rf~1943_combout ;
wire \CPU_RISCV|regs|rf~1901_combout ;
wire \CPU_RISCV|regs|rf~1902_combout ;
wire \CPU_RISCV|regs|rd1[0]~37_combout ;
wire \CPU_RISCV|Add1~1 ;
wire \CPU_RISCV|Add1~2_combout ;
wire \CPU_RISCV|comb~266_combout ;
wire \CPU_RISCV|comb~256_combout ;
wire \CPU_RISCV|comb~257_combout ;
wire \CPU_RISCV|Equal16~41_combout ;
wire \CPU_RISCV|comb~258_combout ;
wire \CPU_RISCV|comb~259_combout ;
wire \CPU_RISCV|comb~260_combout ;
wire \CPU_RISCV|regs|rf~289feeder_combout ;
wire \CPU_RISCV|regs|rf~289_q ;
wire \CPU_RISCV|regs|rf~1877_combout ;
wire \CPU_RISCV|regs|rf~1872_combout ;
wire \CPU_RISCV|regs|rf~1873_combout ;
wire \CPU_RISCV|regs|rf~1874_combout ;
wire \CPU_RISCV|regs|rf~1875_combout ;
wire \CPU_RISCV|regs|rf~1876_combout ;
wire \CPU_RISCV|regs|rf~1878_combout ;
wire \CPU_RISCV|regs|rd1[1]~43_combout ;
wire \CPU_RISCV|Add2~3 ;
wire \CPU_RISCV|Add2~4_combout ;
wire \CPU_RISCV|Add1~3 ;
wire \CPU_RISCV|Add1~4_combout ;
wire \CPU_RISCV|Add3~4_combout ;
wire \CPU_RISCV|comb~251_combout ;
wire \CPU_RISCV|comb~252_combout ;
wire \CPU_RISCV|comb~253_combout ;
wire \CPU_RISCV|comb~254_combout ;
wire \CPU_RISCV|comb~255_combout ;
wire \CPU_RISCV|regs|rf~706feeder_combout ;
wire \CPU_RISCV|regs|rf~706_q ;
wire \CPU_RISCV|regs|rf~962_q ;
wire \CPU_RISCV|regs|rf~834feeder_combout ;
wire \CPU_RISCV|regs|rf~834_q ;
wire \CPU_RISCV|regs|rf~578_q ;
wire \CPU_RISCV|regs|rf~1864_combout ;
wire \CPU_RISCV|regs|rf~1865_combout ;
wire \CPU_RISCV|regs|rf~770feeder_combout ;
wire \CPU_RISCV|regs|rf~770_q ;
wire \CPU_RISCV|regs|rf~514_q ;
wire \CPU_RISCV|regs|rf~1868_combout ;
wire \CPU_RISCV|regs|rf~802feeder_combout ;
wire \CPU_RISCV|regs|rf~802_q ;
wire \CPU_RISCV|regs|rf~930_q ;
wire \CPU_RISCV|regs|rf~674feeder_combout ;
wire \CPU_RISCV|regs|rf~674_q ;
wire \CPU_RISCV|regs|rf~546_q ;
wire \CPU_RISCV|regs|rf~1866_combout ;
wire \CPU_RISCV|regs|rf~1867_combout ;
wire \CPU_RISCV|regs|rf~1980_combout ;
wire \CPU_RISCV|regs|rf~994_q ;
wire \CPU_RISCV|regs|rf~866_q ;
wire \CPU_RISCV|regs|rf~738feeder_combout ;
wire \CPU_RISCV|regs|rf~738_q ;
wire \CPU_RISCV|regs|rf~610_q ;
wire \CPU_RISCV|regs|rf~1869_combout ;
wire \CPU_RISCV|regs|rf~1870_combout ;
wire \CPU_RISCV|regs|rf~1871_combout ;
wire \CPU_RISCV|regs|rf~418_q ;
wire \CPU_RISCV|regs|rf~386_q ;
wire \CPU_RISCV|regs|rf~1861_combout ;
wire \CPU_RISCV|regs|rf~1862_combout ;
wire \CPU_RISCV|regs|rf~1860_combout ;
wire \CPU_RISCV|regs|rf~162_q ;
wire \CPU_RISCV|regs|rf~130_q ;
wire \CPU_RISCV|regs|rf~1858_combout ;
wire \CPU_RISCV|regs|rf~1859_combout ;
wire \CPU_RISCV|regs|rf~1981_combout ;
wire \CPU_RISCV|regs|rf~322feeder_combout ;
wire \CPU_RISCV|regs|rf~322_q ;
wire \CPU_RISCV|regs|rf~354_q ;
wire \CPU_RISCV|regs|rf~1856_combout ;
wire \CPU_RISCV|regs|rf~1857_combout ;
wire \CPU_RISCV|regs|rf~1863_combout ;
wire \CPU_RISCV|regs|rd2[2]~39_combout ;
wire \CPU_RISCV|Add1~5 ;
wire \CPU_RISCV|Add1~6_combout ;
wire \CPU_RISCV|Add2~5 ;
wire \CPU_RISCV|Add2~6_combout ;
wire \CPU_RISCV|Add3~6_combout ;
wire \CPU_RISCV|comb~246_combout ;
wire \CPU_RISCV|comb~247_combout ;
wire \CPU_RISCV|comb~248_combout ;
wire \CPU_RISCV|comb~249_combout ;
wire \CPU_RISCV|comb~250_combout ;
wire \CPU_RISCV|regs|rf~483feeder_combout ;
wire \CPU_RISCV|regs|rf~483_q ;
wire \CPU_RISCV|regs|rf~1828_combout ;
wire \CPU_RISCV|regs|rf~1829_combout ;
wire \CPU_RISCV|regs|rd1[3]~35_combout ;
wire \CPU_RISCV|Add2~7 ;
wire \CPU_RISCV|Add2~8_combout ;
wire \CPU_RISCV|Add1~7 ;
wire \CPU_RISCV|Add1~8_combout ;
wire \CPU_RISCV|Add3~8_combout ;
wire \CPU_RISCV|comb~240_combout ;
wire \CPU_RISCV|comb~241_combout ;
wire \CPU_RISCV|comb~242_combout ;
wire \CPU_RISCV|comb~243_combout ;
wire \CPU_RISCV|comb~244_combout ;
wire \CPU_RISCV|comb~245_combout ;
wire \CPU_RISCV|regs|rf~996feeder_combout ;
wire \CPU_RISCV|regs|rf~996_q ;
wire \CPU_RISCV|regs|rf~868_q ;
wire \CPU_RISCV|regs|rf~740feeder_combout ;
wire \CPU_RISCV|regs|rf~740_q ;
wire \CPU_RISCV|regs|rf~612_q ;
wire \CPU_RISCV|regs|rf~1825_combout ;
wire \CPU_RISCV|regs|rf~1826_combout ;
wire \CPU_RISCV|regs|rf~708feeder_combout ;
wire \CPU_RISCV|regs|rf~708_q ;
wire \CPU_RISCV|regs|rf~964_q ;
wire \CPU_RISCV|regs|rf~836feeder_combout ;
wire \CPU_RISCV|regs|rf~836_q ;
wire \CPU_RISCV|regs|rf~580_q ;
wire \CPU_RISCV|regs|rf~1820_combout ;
wire \CPU_RISCV|regs|rf~1821_combout ;
wire \CPU_RISCV|regs|rf~772feeder_combout ;
wire \CPU_RISCV|regs|rf~772_q ;
wire \CPU_RISCV|regs|rf~516_q ;
wire \CPU_RISCV|regs|rf~1824_combout ;
wire \CPU_RISCV|regs|rf~804feeder_combout ;
wire \CPU_RISCV|regs|rf~804_q ;
wire \CPU_RISCV|regs|rf~932_q ;
wire \CPU_RISCV|regs|rf~676feeder_combout ;
wire \CPU_RISCV|regs|rf~676_q ;
wire \CPU_RISCV|regs|rf~548_q ;
wire \CPU_RISCV|regs|rf~1822_combout ;
wire \CPU_RISCV|regs|rf~1823_combout ;
wire \CPU_RISCV|regs|rf~1982_combout ;
wire \CPU_RISCV|regs|rf~1827_combout ;
wire \CPU_RISCV|regs|rf~164_q ;
wire \CPU_RISCV|regs|rf~132_q ;
wire \CPU_RISCV|regs|rf~1814_combout ;
wire \CPU_RISCV|regs|rf~1815_combout ;
wire \CPU_RISCV|regs|rf~1816_combout ;
wire \CPU_RISCV|regs|rf~1983_combout ;
wire \CPU_RISCV|regs|rf~420_q ;
wire \CPU_RISCV|regs|rf~388_q ;
wire \CPU_RISCV|regs|rf~1817_combout ;
wire \CPU_RISCV|regs|rf~1818_combout ;
wire \CPU_RISCV|regs|rf~1812_combout ;
wire \CPU_RISCV|regs|rf~1813_combout ;
wire \CPU_RISCV|regs|rf~1819_combout ;
wire \CPU_RISCV|regs|rd2[4]~37_combout ;
wire \CPU_RISCV|Add1~9 ;
wire \CPU_RISCV|Add1~10_combout ;
wire \dmem|RAM~5feeder_combout ;
wire \dmem|RAM~5_q ;
wire \CPU_RISCV|Add3~10_combout ;
wire \CPU_RISCV|comb~235_combout ;
wire \CPU_RISCV|comb~236_combout ;
wire \CPU_RISCV|comb~237_combout ;
wire \CPU_RISCV|Add2~10_combout ;
wire \CPU_RISCV|comb~238_combout ;
wire \CPU_RISCV|comb~239_combout ;
wire \CPU_RISCV|regs|rf~933feeder_combout ;
wire \CPU_RISCV|regs|rf~933_q ;
wire \CPU_RISCV|regs|rf~677_q ;
wire \CPU_RISCV|regs|rf~805feeder_combout ;
wire \CPU_RISCV|regs|rf~805_q ;
wire \CPU_RISCV|regs|rf~549_q ;
wire \CPU_RISCV|regs|rf~1794_combout ;
wire \CPU_RISCV|regs|rf~1795_combout ;
wire \CPU_RISCV|regs|rf~773feeder_combout ;
wire \CPU_RISCV|regs|rf~773_q ;
wire \CPU_RISCV|regs|rf~901_q ;
wire \CPU_RISCV|regs|rf~645feeder_combout ;
wire \CPU_RISCV|regs|rf~645_q ;
wire \CPU_RISCV|regs|rf~517_q ;
wire \CPU_RISCV|regs|rf~1798_combout ;
wire \CPU_RISCV|regs|rf~1799_combout ;
wire \CPU_RISCV|regs|rf~837_q ;
wire \CPU_RISCV|regs|rf~965_q ;
wire \CPU_RISCV|regs|rf~709feeder_combout ;
wire \CPU_RISCV|regs|rf~709_q ;
wire \CPU_RISCV|regs|rf~581_q ;
wire \CPU_RISCV|regs|rf~1796_combout ;
wire \CPU_RISCV|regs|rf~1797_combout ;
wire \CPU_RISCV|regs|rf~1800_combout ;
wire \CPU_RISCV|regs|rf~997feeder_combout ;
wire \CPU_RISCV|regs|rf~997_q ;
wire \CPU_RISCV|regs|rf~741_q ;
wire \CPU_RISCV|regs|rf~869feeder_combout ;
wire \CPU_RISCV|regs|rf~869_q ;
wire \CPU_RISCV|regs|rf~613_q ;
wire \CPU_RISCV|regs|rf~1801_combout ;
wire \CPU_RISCV|regs|rf~1802_combout ;
wire \CPU_RISCV|regs|rf~1803_combout ;
wire \CPU_RISCV|regs|rf~421feeder_combout ;
wire \CPU_RISCV|regs|rf~421_q ;
wire \CPU_RISCV|regs|rf~389_q ;
wire \CPU_RISCV|regs|rf~1791_combout ;
wire \CPU_RISCV|regs|rf~1792_combout ;
wire \CPU_RISCV|regs|rf~165feeder_combout ;
wire \CPU_RISCV|regs|rf~165_q ;
wire \CPU_RISCV|regs|rf~133_q ;
wire \CPU_RISCV|regs|rf~1784_combout ;
wire \CPU_RISCV|regs|rf~1785_combout ;
wire \CPU_RISCV|regs|rf~357_q ;
wire \CPU_RISCV|regs|rf~325_q ;
wire \CPU_RISCV|regs|rf~1786_combout ;
wire \CPU_RISCV|regs|rf~1787_combout ;
wire \CPU_RISCV|regs|rf~101_q ;
wire \CPU_RISCV|regs|rf~69_q ;
wire \CPU_RISCV|regs|rf~1788_combout ;
wire \CPU_RISCV|regs|rf~1789_combout ;
wire \CPU_RISCV|regs|rf~1790_combout ;
wire \CPU_RISCV|regs|rf~1793_combout ;
wire \CPU_RISCV|regs|rd2[5]~36_combout ;
wire \CPU_RISCV|Add1~11 ;
wire \CPU_RISCV|Add1~12_combout ;
wire \CPU_RISCV|Add3~12_combout ;
wire \CPU_RISCV|comb~230_combout ;
wire \CPU_RISCV|comb~231_combout ;
wire \CPU_RISCV|comb~232_combout ;
wire \CPU_RISCV|comb~233_combout ;
wire \CPU_RISCV|comb~234_combout ;
wire \CPU_RISCV|regs|rf~230_q ;
wire \CPU_RISCV|regs|rf~1756_combout ;
wire \CPU_RISCV|regs|rf~1757_combout ;
wire \CPU_RISCV|regs|rf~1761_combout ;
wire \CPU_RISCV|regs|rf~1762_combout ;
wire \CPU_RISCV|regs|rf~1759_combout ;
wire \CPU_RISCV|regs|rf~1758_combout ;
wire \CPU_RISCV|regs|rf~1760_combout ;
wire \CPU_RISCV|regs|rf~1763_combout ;
wire \CPU_RISCV|regs|rd1[6]~41_combout ;
wire \CPU_RISCV|Add2~12_combout ;
wire \CPU_RISCV|Add0~22_combout ;
wire \CPU_RISCV|Add0~23_combout ;
wire \CPU_RISCV|Add0~24_combout ;
wire \CPU_RISCV|Add0~21 ;
wire \CPU_RISCV|Add0~25_combout ;
wire \CPU_RISCV|Add0~27_combout ;
wire \CPU_RISCV|Add0~28_combout ;
wire \CPU_RISCV|Add0~29_combout ;
wire \CPU_RISCV|pc[13]~3_combout ;
wire \CPU_RISCV|pc[13]~10_combout ;
wire \CPU_RISCV|Add0~11_combout ;
wire \CPU_RISCV|Add0~12_combout ;
wire \CPU_RISCV|Add0~13_combout ;
wire \CPU_RISCV|is_jalr~3_combout ;
wire \CPU_RISCV|is_jalr~22_combout ;
wire \CPU_RISCV|Add0~14_combout ;
wire \CPU_RISCV|Add0~0_combout ;
wire \CPU_RISCV|Add0~15_combout ;
wire \CPU_RISCV|Add0~16_combout ;
wire \CPU_RISCV|Add0~1 ;
wire \CPU_RISCV|Add0~2_combout ;
wire \CPU_RISCV|Add0~4_combout ;
wire \CPU_RISCV|Add0~5_combout ;
wire \CPU_RISCV|Add0~6_combout ;
wire \CPU_RISCV|Add0~3 ;
wire \CPU_RISCV|Add0~7_combout ;
wire \CPU_RISCV|Add0~17_combout ;
wire \CPU_RISCV|Add0~18_combout ;
wire \CPU_RISCV|Add0~19_combout ;
wire \CPU_RISCV|RS1~6_combout ;
wire \CPU_RISCV|RS1~14_combout ;
wire \CPU_RISCV|RS2[4]~35_combout ;
wire \CPU_RISCV|regs|rf~384_q ;
wire \CPU_RISCV|regs|rf~1185_combout ;
wire \CPU_RISCV|regs|rf~416_q ;
wire \CPU_RISCV|regs|rf~1186_combout ;
wire \CPU_RISCV|regs|rf~320feeder_combout ;
wire \CPU_RISCV|regs|rf~320_q ;
wire \CPU_RISCV|regs|rf~352_q ;
wire \CPU_RISCV|regs|rf~1176_combout ;
wire \CPU_RISCV|regs|rf~1177_combout ;
wire \CPU_RISCV|regs|rf~96feeder_combout ;
wire \CPU_RISCV|regs|rf~96_q ;
wire \CPU_RISCV|regs|rf~64_q ;
wire \CPU_RISCV|regs|rf~1181_combout ;
wire \CPU_RISCV|regs|rf~1182_combout ;
wire \CPU_RISCV|regs|rf~1183_combout ;
wire \CPU_RISCV|regs|rf~160_q ;
wire \CPU_RISCV|regs|rf~128_q ;
wire \CPU_RISCV|regs|rf~1178_combout ;
wire \CPU_RISCV|regs|rf~1179_combout ;
wire \CPU_RISCV|regs|rf~1180_combout ;
wire \CPU_RISCV|regs|rf~1184_combout ;
wire \CPU_RISCV|regs|rf~1187_combout ;
wire \CPU_RISCV|regs|rf~992_q ;
wire \CPU_RISCV|regs|rf~864_q ;
wire \CPU_RISCV|regs|rf~736_q ;
wire \CPU_RISCV|regs|rf~608_q ;
wire \CPU_RISCV|regs|rf~1195_combout ;
wire \CPU_RISCV|regs|rf~1196_combout ;
wire \CPU_RISCV|regs|rf~704feeder_combout ;
wire \CPU_RISCV|regs|rf~704_q ;
wire \CPU_RISCV|regs|rf~960_q ;
wire \CPU_RISCV|regs|rf~832feeder_combout ;
wire \CPU_RISCV|regs|rf~832_q ;
wire \CPU_RISCV|regs|rf~576_q ;
wire \CPU_RISCV|regs|rf~1188_combout ;
wire \CPU_RISCV|regs|rf~1189_combout ;
wire \CPU_RISCV|regs|rf~800_q ;
wire \CPU_RISCV|regs|rf~928_q ;
wire \CPU_RISCV|regs|rf~672_q ;
wire \CPU_RISCV|regs|rf~544_q ;
wire \CPU_RISCV|regs|rf~1190_combout ;
wire \CPU_RISCV|regs|rf~1191_combout ;
wire \CPU_RISCV|regs|rf~640feeder_combout ;
wire \CPU_RISCV|regs|rf~640_q ;
wire \CPU_RISCV|regs|rf~512_q ;
wire \CPU_RISCV|regs|rf~896feeder_combout ;
wire \CPU_RISCV|regs|rf~896_q ;
wire \CPU_RISCV|regs|rf~768_q ;
wire \CPU_RISCV|regs|rf~1192_combout ;
wire \CPU_RISCV|regs|rf~1193_combout ;
wire \CPU_RISCV|regs|rf~1194_combout ;
wire \CPU_RISCV|regs|rf~1197_combout ;
wire \CPU_RISCV|regs|rd2[0]~9_combout ;
wire \dmem|RAM~32223_combout ;
wire \dmem|RAM~0_q ;
wire \dmem|RAM~32161_combout ;
wire \comb~7_combout ;
wire \comb~5_combout ;
wire \dmem|RAM~32162_combout ;
wire \dmem|RAM~32163_combout ;
wire \dmem|RAM~32164_combout ;
wire \dmem|RAM~32130_combout ;
wire \dmem|RAM~32211_combout ;
wire \dmem|RAM~32165_combout ;
wire \dmem|RAM~32166_combout ;
wire \dmem|RAM~32167_combout ;
wire \dmem|RAM~32086_combout ;
wire \dmem|RAM~32084_combout ;
wire \dmem|RAM~32221_combout ;
wire \dmem|RAM~32222_combout ;
wire \dmem|RAM~32204_combout ;
wire \dmem|RAM~32217_combout ;
wire \dmem|RAM~32218_combout ;
wire \dmem|RAM~32219_combout ;
wire \dmem|RAM~32220_combout ;
wire \dmem|RAM~32205_combout ;
wire \dmem|RAM~32168_combout ;
wire \dmem|RAM~32153_combout ;
wire \dmem|RAM~32200_combout ;
wire \dmem|RAM~32127_combout ;
wire \dmem|RAM~32210_combout ;
wire \dmem|RAM~32150_combout ;
wire \video|vaddr[7]~11 ;
wire \video|vaddr[8]~12_combout ;
wire \video|VGA_R[4]~0_combout ;
wire \video|VGA_R[4]~1_combout ;
wire \comb~4_combout ;
wire \video|VGA_R[4]~2_combout ;
wire \dmem|RAM~32169_combout ;
wire \dmem|RAM~32170_combout ;
wire \dmem|RAM~32171_combout ;
wire \dmem|RAM~32172_combout ;
wire \dmem|RAM~32173_combout ;
wire \video|VGA_R[5]~3_combout ;
wire \dmem|RAM~32178_combout ;
wire \dmem|RAM~32179_combout ;
wire \dmem|RAM~32180_combout ;
wire \dmem|RAM~32181_combout ;
wire \dmem|RAM~32197_combout ;
wire \dmem|RAM~32201_combout ;
wire \dmem|RAM~32175_combout ;
wire \dmem|RAM~32196_combout ;
wire \dmem|RAM~32176_combout ;
wire \dmem|RAM~32177_combout ;
wire \dmem|RAM~32202_combout ;
wire \dmem|RAM~32203_combout ;
wire \dmem|RAM~32121_combout ;
wire \dmem|RAM~32208_combout ;
wire \dmem|RAM~32182_combout ;
wire \dmem|RAM~32198_combout ;
wire \dmem|RAM~32183_combout ;
wire \dmem|RAM~32184_combout ;
wire \dmem|RAM~32185_combout ;
wire \dmem|RAM~32118_combout ;
wire \dmem|RAM~32207_combout ;
wire \video|VGA_R[6]~4_combout ;
wire \video|VGA_R[6]~5_combout ;
wire \dmem|RAM~32174_combout ;
wire \dmem|RAM~32186_combout ;
wire \dmem|RAM~32187_combout ;
wire \dmem|RAM~32188_combout ;
wire \dmem|RAM~32189_combout ;
wire \dmem|RAM~32147_combout ;
wire \dmem|RAM~32214_combout ;
wire \dmem|RAM~32190_combout ;
wire \dmem|RAM~32191_combout ;
wire \dmem|RAM~32199_combout ;
wire \dmem|RAM~32192_combout ;
wire \dmem|RAM~32124_combout ;
wire \dmem|RAM~32209_combout ;
wire \dmem|RAM~32193_combout ;
wire \dmem|RAM~32215_combout ;
wire \dmem|RAM~32216_combout ;
wire \dmem|RAM~32140_combout ;
wire \dmem|RAM~32213_combout ;
wire \dmem|RAM~32194_combout ;
wire \dmem|RAM~32111_combout ;
wire \dmem|RAM~32109_combout ;
wire \dmem|RAM~32107_combout ;
wire \dmem|RAM~32108_combout ;
wire \dmem|RAM~32106_combout ;
wire \dmem|RAM~32206_combout ;
wire \dmem|RAM~32195_combout ;
wire \video|VGA_R[7]~6_combout ;
wire \video|vga_HS~1_combout ;
wire \video|vga_HS~2_combout ;
wire \video|vga_HS~3_combout ;
wire \video|vga_HS~q ;
wire \video|vga_VS~1_combout ;
wire \video|vga_VS~2_combout ;
wire \video|vga_VS~q ;
wire [31:0] \CPU_RISCV|pc ;
wire [9:0] \video|CounterY ;
wire [9:0] \video|CounterX ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\video|VGA_R[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\video|VGA_R[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\video|VGA_R[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\video|VGA_R[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\video|VGA_R[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\video|VGA_R[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\video|VGA_R[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\video|VGA_R[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\video|VGA_R[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\video|VGA_R[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\video|VGA_R[6]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\video|VGA_R[7]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS_O~output (
	.i(!\video|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS_O~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS_O~output .bus_hold = "false";
defparam \VGA_HS_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS_O~output (
	.i(!\video|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS_O~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS_O~output .bus_hold = "false";
defparam \VGA_VS_O~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\VGA_CLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \sysclk~input (
	.i(sysclk),
	.ibar(gnd),
	.o(\sysclk~input_o ));
// synopsys translate_off
defparam \sysclk~input .bus_hold = "false";
defparam \sysclk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \sysclk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sysclk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sysclk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \sysclk~inputclkctrl .clock_type = "global clock";
defparam \sysclk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \VGA_CLK~0 (
// Equation(s):
// \VGA_CLK~0_combout  = !\VGA_CLK~reg0_q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_CLK~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_CLK~0 .lut_mask = 16'h0F0F;
defparam \VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \VGA_CLK~reg0feeder (
// Equation(s):
// \VGA_CLK~reg0feeder_combout  = \VGA_CLK~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_CLK~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_CLK~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_CLK~reg0feeder .lut_mask = 16'hF0F0;
defparam \VGA_CLK~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas \VGA_CLK~reg0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\VGA_CLK~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_CLK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_CLK~reg0 .is_wysiwyg = "true";
defparam \VGA_CLK~reg0 .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \VGA_CLK~reg0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\VGA_CLK~reg0_q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\VGA_CLK~reg0clkctrl_outclk ));
// synopsys translate_off
defparam \VGA_CLK~reg0clkctrl .clock_type = "global clock";
defparam \VGA_CLK~reg0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N10
cycloneive_lcell_comb \video|CounterY[0]~10 (
// Equation(s):
// \video|CounterY[0]~10_combout  = \video|CounterY [0] $ (VCC)
// \video|CounterY[0]~11  = CARRY(\video|CounterY [0])

	.dataa(\video|CounterY [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CounterY[0]~10_combout ),
	.cout(\video|CounterY[0]~11 ));
// synopsys translate_off
defparam \video|CounterY[0]~10 .lut_mask = 16'h55AA;
defparam \video|CounterY[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N30
cycloneive_lcell_comb \video|Equal1~0 (
// Equation(s):
// \video|Equal1~0_combout  = ((\video|CounterY [4]) # ((\video|CounterY [5]) # (!\video|CounterY [3]))) # (!\video|CounterY [0])

	.dataa(\video|CounterY [0]),
	.datab(\video|CounterY [4]),
	.datac(\video|CounterY [5]),
	.datad(\video|CounterY [3]),
	.cin(gnd),
	.combout(\video|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~0 .lut_mask = 16'hFDFF;
defparam \video|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N26
cycloneive_lcell_comb \video|CounterY[8]~26 (
// Equation(s):
// \video|CounterY[8]~26_combout  = (\video|CounterY [8] & (\video|CounterY[7]~25  $ (GND))) # (!\video|CounterY [8] & (!\video|CounterY[7]~25  & VCC))
// \video|CounterY[8]~27  = CARRY((\video|CounterY [8] & !\video|CounterY[7]~25 ))

	.dataa(\video|CounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[7]~25 ),
	.combout(\video|CounterY[8]~26_combout ),
	.cout(\video|CounterY[8]~27 ));
// synopsys translate_off
defparam \video|CounterY[8]~26 .lut_mask = 16'hA50A;
defparam \video|CounterY[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N28
cycloneive_lcell_comb \video|CounterY[9]~29 (
// Equation(s):
// \video|CounterY[9]~29_combout  = \video|CounterY[8]~27  $ (\video|CounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|CounterY [9]),
	.cin(\video|CounterY[8]~27 ),
	.combout(\video|CounterY[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterY[9]~29 .lut_mask = 16'h0FF0;
defparam \video|CounterY[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N6
cycloneive_lcell_comb \video|CounterX[0]~11 (
// Equation(s):
// \video|CounterX[0]~11_combout  = \video|CounterX [0] $ (VCC)
// \video|CounterX[0]~12  = CARRY(\video|CounterX [0])

	.dataa(gnd),
	.datab(\video|CounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|CounterX[0]~11_combout ),
	.cout(\video|CounterX[0]~12 ));
// synopsys translate_off
defparam \video|CounterX[0]~11 .lut_mask = 16'h33CC;
defparam \video|CounterX[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N7
dffeas \video|CounterX[0] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[0] .is_wysiwyg = "true";
defparam \video|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N8
cycloneive_lcell_comb \video|CounterX[1]~13 (
// Equation(s):
// \video|CounterX[1]~13_combout  = (\video|CounterX [1] & (!\video|CounterX[0]~12 )) # (!\video|CounterX [1] & ((\video|CounterX[0]~12 ) # (GND)))
// \video|CounterX[1]~14  = CARRY((!\video|CounterX[0]~12 ) # (!\video|CounterX [1]))

	.dataa(gnd),
	.datab(\video|CounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[0]~12 ),
	.combout(\video|CounterX[1]~13_combout ),
	.cout(\video|CounterX[1]~14 ));
// synopsys translate_off
defparam \video|CounterX[1]~13 .lut_mask = 16'h3C3F;
defparam \video|CounterX[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N9
dffeas \video|CounterX[1] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[1] .is_wysiwyg = "true";
defparam \video|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N10
cycloneive_lcell_comb \video|CounterX[2]~15 (
// Equation(s):
// \video|CounterX[2]~15_combout  = (\video|CounterX [2] & (\video|CounterX[1]~14  $ (GND))) # (!\video|CounterX [2] & (!\video|CounterX[1]~14  & VCC))
// \video|CounterX[2]~16  = CARRY((\video|CounterX [2] & !\video|CounterX[1]~14 ))

	.dataa(\video|CounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[1]~14 ),
	.combout(\video|CounterX[2]~15_combout ),
	.cout(\video|CounterX[2]~16 ));
// synopsys translate_off
defparam \video|CounterX[2]~15 .lut_mask = 16'hA50A;
defparam \video|CounterX[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N11
dffeas \video|CounterX[2] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[2] .is_wysiwyg = "true";
defparam \video|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N12
cycloneive_lcell_comb \video|CounterX[3]~17 (
// Equation(s):
// \video|CounterX[3]~17_combout  = (\video|CounterX [3] & (!\video|CounterX[2]~16 )) # (!\video|CounterX [3] & ((\video|CounterX[2]~16 ) # (GND)))
// \video|CounterX[3]~18  = CARRY((!\video|CounterX[2]~16 ) # (!\video|CounterX [3]))

	.dataa(\video|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[2]~16 ),
	.combout(\video|CounterX[3]~17_combout ),
	.cout(\video|CounterX[3]~18 ));
// synopsys translate_off
defparam \video|CounterX[3]~17 .lut_mask = 16'h5A5F;
defparam \video|CounterX[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N13
dffeas \video|CounterX[3] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[3] .is_wysiwyg = "true";
defparam \video|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N14
cycloneive_lcell_comb \video|CounterX[4]~19 (
// Equation(s):
// \video|CounterX[4]~19_combout  = (\video|CounterX [4] & (\video|CounterX[3]~18  $ (GND))) # (!\video|CounterX [4] & (!\video|CounterX[3]~18  & VCC))
// \video|CounterX[4]~20  = CARRY((\video|CounterX [4] & !\video|CounterX[3]~18 ))

	.dataa(gnd),
	.datab(\video|CounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[3]~18 ),
	.combout(\video|CounterX[4]~19_combout ),
	.cout(\video|CounterX[4]~20 ));
// synopsys translate_off
defparam \video|CounterX[4]~19 .lut_mask = 16'hC30C;
defparam \video|CounterX[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N15
dffeas \video|CounterX[4] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[4] .is_wysiwyg = "true";
defparam \video|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N16
cycloneive_lcell_comb \video|CounterX[5]~21 (
// Equation(s):
// \video|CounterX[5]~21_combout  = (\video|CounterX [5] & (!\video|CounterX[4]~20 )) # (!\video|CounterX [5] & ((\video|CounterX[4]~20 ) # (GND)))
// \video|CounterX[5]~22  = CARRY((!\video|CounterX[4]~20 ) # (!\video|CounterX [5]))

	.dataa(gnd),
	.datab(\video|CounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[4]~20 ),
	.combout(\video|CounterX[5]~21_combout ),
	.cout(\video|CounterX[5]~22 ));
// synopsys translate_off
defparam \video|CounterX[5]~21 .lut_mask = 16'h3C3F;
defparam \video|CounterX[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N17
dffeas \video|CounterX[5] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[5] .is_wysiwyg = "true";
defparam \video|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N18
cycloneive_lcell_comb \video|CounterX[6]~23 (
// Equation(s):
// \video|CounterX[6]~23_combout  = (\video|CounterX [6] & (\video|CounterX[5]~22  $ (GND))) # (!\video|CounterX [6] & (!\video|CounterX[5]~22  & VCC))
// \video|CounterX[6]~24  = CARRY((\video|CounterX [6] & !\video|CounterX[5]~22 ))

	.dataa(gnd),
	.datab(\video|CounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[5]~22 ),
	.combout(\video|CounterX[6]~23_combout ),
	.cout(\video|CounterX[6]~24 ));
// synopsys translate_off
defparam \video|CounterX[6]~23 .lut_mask = 16'hC30C;
defparam \video|CounterX[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N19
dffeas \video|CounterX[6] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[6] .is_wysiwyg = "true";
defparam \video|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N20
cycloneive_lcell_comb \video|CounterX[7]~25 (
// Equation(s):
// \video|CounterX[7]~25_combout  = (\video|CounterX [7] & (!\video|CounterX[6]~24 )) # (!\video|CounterX [7] & ((\video|CounterX[6]~24 ) # (GND)))
// \video|CounterX[7]~26  = CARRY((!\video|CounterX[6]~24 ) # (!\video|CounterX [7]))

	.dataa(gnd),
	.datab(\video|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[6]~24 ),
	.combout(\video|CounterX[7]~25_combout ),
	.cout(\video|CounterX[7]~26 ));
// synopsys translate_off
defparam \video|CounterX[7]~25 .lut_mask = 16'h3C3F;
defparam \video|CounterX[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N21
dffeas \video|CounterX[7] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[7] .is_wysiwyg = "true";
defparam \video|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N22
cycloneive_lcell_comb \video|CounterX[8]~27 (
// Equation(s):
// \video|CounterX[8]~27_combout  = (\video|CounterX [8] & (\video|CounterX[7]~26  $ (GND))) # (!\video|CounterX [8] & (!\video|CounterX[7]~26  & VCC))
// \video|CounterX[8]~28  = CARRY((\video|CounterX [8] & !\video|CounterX[7]~26 ))

	.dataa(gnd),
	.datab(\video|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterX[7]~26 ),
	.combout(\video|CounterX[8]~27_combout ),
	.cout(\video|CounterX[8]~28 ));
// synopsys translate_off
defparam \video|CounterX[8]~27 .lut_mask = 16'hC30C;
defparam \video|CounterX[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N23
dffeas \video|CounterX[8] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[8] .is_wysiwyg = "true";
defparam \video|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N24
cycloneive_lcell_comb \video|CounterX[9]~29 (
// Equation(s):
// \video|CounterX[9]~29_combout  = \video|CounterX [9] $ (\video|CounterX[8]~28 )

	.dataa(\video|CounterX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\video|CounterX[8]~28 ),
	.combout(\video|CounterX[9]~29_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterX[9]~29 .lut_mask = 16'h5A5A;
defparam \video|CounterX[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X82_Y31_N25
dffeas \video|CounterX[9] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterX[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterX[5]~10_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterX[9] .is_wysiwyg = "true";
defparam \video|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N4
cycloneive_lcell_comb \video|Equal0~1 (
// Equation(s):
// \video|Equal0~1_combout  = (\video|CounterX [4]) # (!\video|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CounterX [4]),
	.datad(\video|CounterX [9]),
	.cin(gnd),
	.combout(\video|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal0~1 .lut_mask = 16'hF0FF;
defparam \video|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N26
cycloneive_lcell_comb \video|Equal0~0 (
// Equation(s):
// \video|Equal0~0_combout  = (\video|CounterX [6]) # ((\video|CounterX [7]) # ((!\video|CounterX [5]) # (!\video|CounterX [8])))

	.dataa(\video|CounterX [6]),
	.datab(\video|CounterX [7]),
	.datac(\video|CounterX [8]),
	.datad(\video|CounterX [5]),
	.cin(gnd),
	.combout(\video|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal0~0 .lut_mask = 16'hEFFF;
defparam \video|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N2
cycloneive_lcell_comb \video|vga_HS~0 (
// Equation(s):
// \video|vga_HS~0_combout  = (!\video|CounterX [2] & (!\video|CounterX [0] & (!\video|CounterX [1] & !\video|CounterX [3])))

	.dataa(\video|CounterX [2]),
	.datab(\video|CounterX [0]),
	.datac(\video|CounterX [1]),
	.datad(\video|CounterX [3]),
	.cin(gnd),
	.combout(\video|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~0 .lut_mask = 16'h0001;
defparam \video|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N0
cycloneive_lcell_comb \video|CounterX[5]~10 (
// Equation(s):
// \video|CounterX[5]~10_combout  = (\SW[0]~input_o ) # ((!\video|Equal0~1_combout  & (!\video|Equal0~0_combout  & \video|vga_HS~0_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\video|Equal0~1_combout ),
	.datac(\video|Equal0~0_combout ),
	.datad(\video|vga_HS~0_combout ),
	.cin(gnd),
	.combout(\video|CounterX[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterX[5]~10 .lut_mask = 16'hABAA;
defparam \video|CounterX[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y31_N29
dffeas \video|CounterY[9] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[9] .is_wysiwyg = "true";
defparam \video|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N8
cycloneive_lcell_comb \video|Equal1~1 (
// Equation(s):
// \video|Equal1~1_combout  = (\video|CounterY [8]) # ((\video|CounterY [7]) # ((\video|CounterY [6]) # (!\video|CounterY [9])))

	.dataa(\video|CounterY [8]),
	.datab(\video|CounterY [7]),
	.datac(\video|CounterY [6]),
	.datad(\video|CounterY [9]),
	.cin(gnd),
	.combout(\video|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~1 .lut_mask = 16'hFEFF;
defparam \video|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N2
cycloneive_lcell_comb \video|Equal1~2 (
// Equation(s):
// \video|Equal1~2_combout  = (\video|CounterY [1]) # (!\video|CounterY [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CounterY [2]),
	.datad(\video|CounterY [1]),
	.cin(gnd),
	.combout(\video|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|Equal1~2 .lut_mask = 16'hFF0F;
defparam \video|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N0
cycloneive_lcell_comb \video|CounterY[4]~28 (
// Equation(s):
// \video|CounterY[4]~28_combout  = (\SW[0]~input_o ) # ((!\video|Equal1~0_combout  & (!\video|Equal1~1_combout  & !\video|Equal1~2_combout )))

	.dataa(\video|Equal1~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\video|Equal1~1_combout ),
	.datad(\video|Equal1~2_combout ),
	.cin(gnd),
	.combout(\video|CounterY[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \video|CounterY[4]~28 .lut_mask = 16'hCCCD;
defparam \video|CounterY[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y31_N11
dffeas \video|CounterY[0] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[0] .is_wysiwyg = "true";
defparam \video|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N12
cycloneive_lcell_comb \video|CounterY[1]~12 (
// Equation(s):
// \video|CounterY[1]~12_combout  = (\video|CounterY [1] & (!\video|CounterY[0]~11 )) # (!\video|CounterY [1] & ((\video|CounterY[0]~11 ) # (GND)))
// \video|CounterY[1]~13  = CARRY((!\video|CounterY[0]~11 ) # (!\video|CounterY [1]))

	.dataa(\video|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[0]~11 ),
	.combout(\video|CounterY[1]~12_combout ),
	.cout(\video|CounterY[1]~13 ));
// synopsys translate_off
defparam \video|CounterY[1]~12 .lut_mask = 16'h5A5F;
defparam \video|CounterY[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N13
dffeas \video|CounterY[1] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[1] .is_wysiwyg = "true";
defparam \video|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N14
cycloneive_lcell_comb \video|CounterY[2]~14 (
// Equation(s):
// \video|CounterY[2]~14_combout  = (\video|CounterY [2] & (\video|CounterY[1]~13  $ (GND))) # (!\video|CounterY [2] & (!\video|CounterY[1]~13  & VCC))
// \video|CounterY[2]~15  = CARRY((\video|CounterY [2] & !\video|CounterY[1]~13 ))

	.dataa(gnd),
	.datab(\video|CounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[1]~13 ),
	.combout(\video|CounterY[2]~14_combout ),
	.cout(\video|CounterY[2]~15 ));
// synopsys translate_off
defparam \video|CounterY[2]~14 .lut_mask = 16'hC30C;
defparam \video|CounterY[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N15
dffeas \video|CounterY[2] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[2] .is_wysiwyg = "true";
defparam \video|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N16
cycloneive_lcell_comb \video|CounterY[3]~16 (
// Equation(s):
// \video|CounterY[3]~16_combout  = (\video|CounterY [3] & (!\video|CounterY[2]~15 )) # (!\video|CounterY [3] & ((\video|CounterY[2]~15 ) # (GND)))
// \video|CounterY[3]~17  = CARRY((!\video|CounterY[2]~15 ) # (!\video|CounterY [3]))

	.dataa(gnd),
	.datab(\video|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[2]~15 ),
	.combout(\video|CounterY[3]~16_combout ),
	.cout(\video|CounterY[3]~17 ));
// synopsys translate_off
defparam \video|CounterY[3]~16 .lut_mask = 16'h3C3F;
defparam \video|CounterY[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N17
dffeas \video|CounterY[3] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[3] .is_wysiwyg = "true";
defparam \video|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N18
cycloneive_lcell_comb \video|CounterY[4]~18 (
// Equation(s):
// \video|CounterY[4]~18_combout  = (\video|CounterY [4] & (\video|CounterY[3]~17  $ (GND))) # (!\video|CounterY [4] & (!\video|CounterY[3]~17  & VCC))
// \video|CounterY[4]~19  = CARRY((\video|CounterY [4] & !\video|CounterY[3]~17 ))

	.dataa(gnd),
	.datab(\video|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[3]~17 ),
	.combout(\video|CounterY[4]~18_combout ),
	.cout(\video|CounterY[4]~19 ));
// synopsys translate_off
defparam \video|CounterY[4]~18 .lut_mask = 16'hC30C;
defparam \video|CounterY[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N19
dffeas \video|CounterY[4] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[4] .is_wysiwyg = "true";
defparam \video|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N20
cycloneive_lcell_comb \video|CounterY[5]~20 (
// Equation(s):
// \video|CounterY[5]~20_combout  = (\video|CounterY [5] & (!\video|CounterY[4]~19 )) # (!\video|CounterY [5] & ((\video|CounterY[4]~19 ) # (GND)))
// \video|CounterY[5]~21  = CARRY((!\video|CounterY[4]~19 ) # (!\video|CounterY [5]))

	.dataa(gnd),
	.datab(\video|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[4]~19 ),
	.combout(\video|CounterY[5]~20_combout ),
	.cout(\video|CounterY[5]~21 ));
// synopsys translate_off
defparam \video|CounterY[5]~20 .lut_mask = 16'h3C3F;
defparam \video|CounterY[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N21
dffeas \video|CounterY[5] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[5] .is_wysiwyg = "true";
defparam \video|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N22
cycloneive_lcell_comb \video|CounterY[6]~22 (
// Equation(s):
// \video|CounterY[6]~22_combout  = (\video|CounterY [6] & (\video|CounterY[5]~21  $ (GND))) # (!\video|CounterY [6] & (!\video|CounterY[5]~21  & VCC))
// \video|CounterY[6]~23  = CARRY((\video|CounterY [6] & !\video|CounterY[5]~21 ))

	.dataa(\video|CounterY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[5]~21 ),
	.combout(\video|CounterY[6]~22_combout ),
	.cout(\video|CounterY[6]~23 ));
// synopsys translate_off
defparam \video|CounterY[6]~22 .lut_mask = 16'hA50A;
defparam \video|CounterY[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N23
dffeas \video|CounterY[6] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[6] .is_wysiwyg = "true";
defparam \video|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N24
cycloneive_lcell_comb \video|CounterY[7]~24 (
// Equation(s):
// \video|CounterY[7]~24_combout  = (\video|CounterY [7] & (!\video|CounterY[6]~23 )) # (!\video|CounterY [7] & ((\video|CounterY[6]~23 ) # (GND)))
// \video|CounterY[7]~25  = CARRY((!\video|CounterY[6]~23 ) # (!\video|CounterY [7]))

	.dataa(gnd),
	.datab(\video|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|CounterY[6]~23 ),
	.combout(\video|CounterY[7]~24_combout ),
	.cout(\video|CounterY[7]~25 ));
// synopsys translate_off
defparam \video|CounterY[7]~24 .lut_mask = 16'h3C3F;
defparam \video|CounterY[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X81_Y31_N25
dffeas \video|CounterY[7] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[7] .is_wysiwyg = "true";
defparam \video|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y31_N27
dffeas \video|CounterY[8] (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|CounterY[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\video|CounterY[4]~28_combout ),
	.sload(gnd),
	.ena(\video|CounterX[5]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \video|CounterY[8] .is_wysiwyg = "true";
defparam \video|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N6
cycloneive_lcell_comb \video|vga_VS~0 (
// Equation(s):
// \video|vga_VS~0_combout  = (\video|CounterY [8] & (\video|CounterY [6] & (\video|CounterY [5] & \video|CounterY [7])))

	.dataa(\video|CounterY [8]),
	.datab(\video|CounterY [6]),
	.datac(\video|CounterY [5]),
	.datad(\video|CounterY [7]),
	.cin(gnd),
	.combout(\video|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~0 .lut_mask = 16'h8000;
defparam \video|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N4
cycloneive_lcell_comb \video|inDisplayArea~0 (
// Equation(s):
// \video|inDisplayArea~0_combout  = (!\video|CounterY [9] & (((!\video|CounterX [8] & !\video|CounterX [7])) # (!\video|CounterX [9])))

	.dataa(\video|CounterX [8]),
	.datab(\video|CounterY [9]),
	.datac(\video|CounterX [7]),
	.datad(\video|CounterX [9]),
	.cin(gnd),
	.combout(\video|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|inDisplayArea~0 .lut_mask = 16'h0133;
defparam \video|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N4
cycloneive_lcell_comb \video|inDisplayArea~1 (
// Equation(s):
// \video|inDisplayArea~1_combout  = (!\video|vga_VS~0_combout  & \video|inDisplayArea~0_combout )

	.dataa(\video|vga_VS~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\video|inDisplayArea~0_combout ),
	.cin(gnd),
	.combout(\video|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|inDisplayArea~1 .lut_mask = 16'h5500;
defparam \video|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y31_N5
dffeas \video|inDisplayArea (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|inDisplayArea .is_wysiwyg = "true";
defparam \video|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N8
cycloneive_lcell_comb \video|vaddr[2]~0 (
// Equation(s):
// \video|vaddr[2]~0_combout  = (\video|CounterY [5] & (\video|CounterX [7] $ (VCC))) # (!\video|CounterY [5] & (\video|CounterX [7] & VCC))
// \video|vaddr[2]~1  = CARRY((\video|CounterY [5] & \video|CounterX [7]))

	.dataa(\video|CounterY [5]),
	.datab(\video|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\video|vaddr[2]~0_combout ),
	.cout(\video|vaddr[2]~1 ));
// synopsys translate_off
defparam \video|vaddr[2]~0 .lut_mask = 16'h6688;
defparam \video|vaddr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N10
cycloneive_lcell_comb \video|vaddr[3]~2 (
// Equation(s):
// \video|vaddr[3]~2_combout  = (\video|CounterX [8] & ((\video|CounterY [6] & (\video|vaddr[2]~1  & VCC)) # (!\video|CounterY [6] & (!\video|vaddr[2]~1 )))) # (!\video|CounterX [8] & ((\video|CounterY [6] & (!\video|vaddr[2]~1 )) # (!\video|CounterY [6] & 
// ((\video|vaddr[2]~1 ) # (GND)))))
// \video|vaddr[3]~3  = CARRY((\video|CounterX [8] & (!\video|CounterY [6] & !\video|vaddr[2]~1 )) # (!\video|CounterX [8] & ((!\video|vaddr[2]~1 ) # (!\video|CounterY [6]))))

	.dataa(\video|CounterX [8]),
	.datab(\video|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[2]~1 ),
	.combout(\video|vaddr[3]~2_combout ),
	.cout(\video|vaddr[3]~3 ));
// synopsys translate_off
defparam \video|vaddr[3]~2 .lut_mask = 16'h9617;
defparam \video|vaddr[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N12
cycloneive_lcell_comb \video|vaddr[4]~4 (
// Equation(s):
// \video|vaddr[4]~4_combout  = ((\video|CounterY [5] $ (\video|CounterY [7] $ (!\video|vaddr[3]~3 )))) # (GND)
// \video|vaddr[4]~5  = CARRY((\video|CounterY [5] & ((\video|CounterY [7]) # (!\video|vaddr[3]~3 ))) # (!\video|CounterY [5] & (\video|CounterY [7] & !\video|vaddr[3]~3 )))

	.dataa(\video|CounterY [5]),
	.datab(\video|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[3]~3 ),
	.combout(\video|vaddr[4]~4_combout ),
	.cout(\video|vaddr[4]~5 ));
// synopsys translate_off
defparam \video|vaddr[4]~4 .lut_mask = 16'h698E;
defparam \video|vaddr[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N14
cycloneive_lcell_comb \video|vaddr[5]~6 (
// Equation(s):
// \video|vaddr[5]~6_combout  = (\video|CounterY [8] & ((\video|CounterY [6] & (\video|vaddr[4]~5  & VCC)) # (!\video|CounterY [6] & (!\video|vaddr[4]~5 )))) # (!\video|CounterY [8] & ((\video|CounterY [6] & (!\video|vaddr[4]~5 )) # (!\video|CounterY [6] & 
// ((\video|vaddr[4]~5 ) # (GND)))))
// \video|vaddr[5]~7  = CARRY((\video|CounterY [8] & (!\video|CounterY [6] & !\video|vaddr[4]~5 )) # (!\video|CounterY [8] & ((!\video|vaddr[4]~5 ) # (!\video|CounterY [6]))))

	.dataa(\video|CounterY [8]),
	.datab(\video|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[4]~5 ),
	.combout(\video|vaddr[5]~6_combout ),
	.cout(\video|vaddr[5]~7 ));
// synopsys translate_off
defparam \video|vaddr[5]~6 .lut_mask = 16'h9617;
defparam \video|vaddr[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N16
cycloneive_lcell_comb \video|vaddr[6]~8 (
// Equation(s):
// \video|vaddr[6]~8_combout  = (\video|CounterY [7] & (\video|vaddr[5]~7  $ (GND))) # (!\video|CounterY [7] & (!\video|vaddr[5]~7  & VCC))
// \video|vaddr[6]~9  = CARRY((\video|CounterY [7] & !\video|vaddr[5]~7 ))

	.dataa(gnd),
	.datab(\video|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[5]~7 ),
	.combout(\video|vaddr[6]~8_combout ),
	.cout(\video|vaddr[6]~9 ));
// synopsys translate_off
defparam \video|vaddr[6]~8 .lut_mask = 16'hC30C;
defparam \video|vaddr[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N18
cycloneive_lcell_comb \video|vaddr[7]~10 (
// Equation(s):
// \video|vaddr[7]~10_combout  = (\video|CounterY [8] & (!\video|vaddr[6]~9 )) # (!\video|CounterY [8] & ((\video|vaddr[6]~9 ) # (GND)))
// \video|vaddr[7]~11  = CARRY((!\video|vaddr[6]~9 ) # (!\video|CounterY [8]))

	.dataa(\video|CounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\video|vaddr[6]~9 ),
	.combout(\video|vaddr[7]~10_combout ),
	.cout(\video|vaddr[7]~11 ));
// synopsys translate_off
defparam \video|vaddr[7]~10 .lut_mask = 16'h5A5F;
defparam \video|vaddr[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N24
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\video|vaddr[7]~10_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|vaddr[7]~10_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'h00F0;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N2
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = (\video|vaddr[4]~4_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\video|vaddr[4]~4_combout ),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h0C0C;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N6
cycloneive_lcell_comb \dmem|RAM~32152 (
// Equation(s):
// \dmem|RAM~32152_combout  = (!\SW[0]~input_o  & ((\video|CounterX [5]) # (\video|CounterX [6])))

	.dataa(\video|CounterX [5]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~32152_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32152 .lut_mask = 16'h0F0A;
defparam \dmem|RAM~32152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N16
cycloneive_lcell_comb \dmem|RAM~32155 (
// Equation(s):
// \dmem|RAM~32155_combout  = (!\SW[0]~input_o  & ((\video|vaddr[2]~0_combout  & (!\video|vaddr[5]~6_combout  & \dmem|RAM~32152_combout )) # (!\video|vaddr[2]~0_combout  & (\video|vaddr[5]~6_combout  & !\dmem|RAM~32152_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(\dmem|RAM~32152_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32155_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32155 .lut_mask = 16'h0410;
defparam \dmem|RAM~32155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N10
cycloneive_lcell_comb \dmem|RAM~32156 (
// Equation(s):
// \dmem|RAM~32156_combout  = (!\video|CounterX [5] & !\video|CounterX [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CounterX [5]),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~32156_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32156 .lut_mask = 16'h000F;
defparam \dmem|RAM~32156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N14
cycloneive_lcell_comb \dmem|RAM~32157 (
// Equation(s):
// \dmem|RAM~32157_combout  = (\SW[0]~input_o ) # (\video|vaddr[5]~6_combout  $ (((!\video|vaddr[2]~0_combout  & \dmem|RAM~32156_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(\dmem|RAM~32156_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32157_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32157 .lut_mask = 16'hEBFA;
defparam \dmem|RAM~32157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N0
cycloneive_lcell_comb \comb~6 (
// Equation(s):
// \comb~6_combout  = (\video|vaddr[3]~2_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\comb~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb~6 .lut_mask = 16'h00CC;
defparam \comb~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N4
cycloneive_lcell_comb \dmem|RAM~32158 (
// Equation(s):
// \dmem|RAM~32158_combout  = (\comb~1_combout  & (((\comb~6_combout )))) # (!\comb~1_combout  & ((\comb~6_combout  & (\dmem|RAM~32155_combout )) # (!\comb~6_combout  & ((\dmem|RAM~32157_combout )))))

	.dataa(\comb~1_combout ),
	.datab(\dmem|RAM~32155_combout ),
	.datac(\dmem|RAM~32157_combout ),
	.datad(\comb~6_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32158_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32158 .lut_mask = 16'hEE50;
defparam \dmem|RAM~32158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N12
cycloneive_lcell_comb \dmem|RAM~32151 (
// Equation(s):
// \dmem|RAM~32151_combout  = ((\SW[0]~input_o ) # (!\video|CounterX [6])) # (!\video|CounterX [5])

	.dataa(gnd),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32151_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32151 .lut_mask = 16'hFF3F;
defparam \dmem|RAM~32151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N26
cycloneive_lcell_comb \dmem|RAM~32159 (
// Equation(s):
// \dmem|RAM~32159_combout  = (!\SW[0]~input_o  & (\video|vaddr[5]~6_combout  & ((\dmem|RAM~32151_combout ) # (!\video|vaddr[2]~0_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(\dmem|RAM~32151_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32159_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32159 .lut_mask = 16'h5010;
defparam \dmem|RAM~32159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N18
cycloneive_lcell_comb \dmem|RAM~32154 (
// Equation(s):
// \dmem|RAM~32154_combout  = (\SW[0]~input_o ) # ((\video|vaddr[2]~0_combout  & ((\video|vaddr[5]~6_combout ) # (!\dmem|RAM~32152_combout ))) # (!\video|vaddr[2]~0_combout  & (!\video|vaddr[5]~6_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(\dmem|RAM~32152_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32154_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32154 .lut_mask = 16'hEBEF;
defparam \dmem|RAM~32154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N24
cycloneive_lcell_comb \dmem|RAM~32160 (
// Equation(s):
// \dmem|RAM~32160_combout  = (\comb~1_combout  & ((\dmem|RAM~32158_combout  & (\dmem|RAM~32159_combout )) # (!\dmem|RAM~32158_combout  & ((\dmem|RAM~32154_combout ))))) # (!\comb~1_combout  & (\dmem|RAM~32158_combout ))

	.dataa(\comb~1_combout ),
	.datab(\dmem|RAM~32158_combout ),
	.datac(\dmem|RAM~32159_combout ),
	.datad(\dmem|RAM~32154_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32160_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32160 .lut_mask = 16'hE6C4;
defparam \dmem|RAM~32160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N26
cycloneive_lcell_comb \comb~3 (
// Equation(s):
// \comb~3_combout  = (\video|vaddr[6]~8_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(\video|vaddr[6]~8_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb~3 .lut_mask = 16'h00CC;
defparam \comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N4
cycloneive_lcell_comb \dmem|RAM~32133 (
// Equation(s):
// \dmem|RAM~32133_combout  = (\video|CounterX [6] & ((\video|vaddr[3]~2_combout  $ (\video|vaddr[2]~0_combout )))) # (!\video|CounterX [6] & ((\video|vaddr[3]~2_combout ) # ((\video|CounterX [5] & \video|vaddr[2]~0_combout ))))

	.dataa(\video|CounterX [5]),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32133_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32133 .lut_mask = 16'h3EF0;
defparam \dmem|RAM~32133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N30
cycloneive_lcell_comb \dmem|RAM~32212 (
// Equation(s):
// \dmem|RAM~32212_combout  = (!\SW[0]~input_o  & \dmem|RAM~32133_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~32133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~32212_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32212 .lut_mask = 16'h3030;
defparam \dmem|RAM~32212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N0
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (!\SW[0]~input_o  & \video|vaddr[5]~6_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h5050;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~7 (
// Equation(s):
// \CPU_RISCV|Add0~7_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|Add0~3  $ (GND))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|Add0~3  & VCC))
// \CPU_RISCV|Add0~8  = CARRY((\CPU_RISCV|pc [4] & !\CPU_RISCV|Add0~3 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~3 ),
	.combout(\CPU_RISCV|Add0~7_combout ),
	.cout(\CPU_RISCV|Add0~8 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~7 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~9 (
// Equation(s):
// \CPU_RISCV|Add0~9_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|Add0~8 )) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|Add0~8 ) # (GND)))
// \CPU_RISCV|Add0~10  = CARRY((!\CPU_RISCV|Add0~8 ) # (!\CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~8 ),
	.combout(\CPU_RISCV|Add0~9_combout ),
	.cout(\CPU_RISCV|Add0~10 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~9 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~20 (
// Equation(s):
// \CPU_RISCV|Add0~20_combout  = (\CPU_RISCV|pc [6] & (\CPU_RISCV|Add0~10  $ (GND))) # (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|Add0~10  & VCC))
// \CPU_RISCV|Add0~21  = CARRY((\CPU_RISCV|pc [6] & !\CPU_RISCV|Add0~10 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~10 ),
	.combout(\CPU_RISCV|Add0~20_combout ),
	.cout(\CPU_RISCV|Add0~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~20 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|imm[10]~65 (
// Equation(s):
// \CPU_RISCV|imm[10]~65_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[10]~65 .lut_mask = 16'h0C30;
defparam \CPU_RISCV|imm[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|imm[10]~124 (
// Equation(s):
// \CPU_RISCV|imm[10]~124_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[10]~65_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[10]~65_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[10]~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[10]~124 .lut_mask = 16'h0200;
defparam \CPU_RISCV|imm[10]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \imem|RAM~12 (
// Equation(s):
// \imem|RAM~12_combout  = (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\imem|RAM~12_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~12 .lut_mask = 16'h000F;
defparam \imem|RAM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|I_type~3 (
// Equation(s):
// \CPU_RISCV|I_type~3_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ ((!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|I_type~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|I_type~3 .lut_mask = 16'h99E3;
defparam \CPU_RISCV|I_type~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|I_type~6 (
// Equation(s):
// \CPU_RISCV|I_type~6_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|I_type~3_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|I_type~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|I_type~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|I_type~6 .lut_mask = 16'h0300;
defparam \CPU_RISCV|I_type~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N22
cycloneive_lcell_comb \imem|RAM~21 (
// Equation(s):
// \imem|RAM~21_combout  = (\CPU_RISCV|pc [2] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~21_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~21 .lut_mask = 16'hB5A4;
defparam \imem|RAM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|RS1[0]~11 (
// Equation(s):
// \CPU_RISCV|RS1[0]~11_combout  = (\imem|RAM~12_combout  & (\imem|RAM~21_combout  & ((\CPU_RISCV|I_type~6_combout ) # (!\CPU_RISCV|RS1~14_combout ))))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|RS1~14_combout ),
	.datac(\CPU_RISCV|I_type~6_combout ),
	.datad(\imem|RAM~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[0]~11 .lut_mask = 16'hA200;
defparam \CPU_RISCV|RS1[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N4
cycloneive_lcell_comb \imem|RAM~23 (
// Equation(s):
// \imem|RAM~23_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~23_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~23 .lut_mask = 16'h34A8;
defparam \imem|RAM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|RS1[2]~13 (
// Equation(s):
// \CPU_RISCV|RS1[2]~13_combout  = (\imem|RAM~23_combout  & (\imem|RAM~12_combout  & ((\CPU_RISCV|I_type~6_combout ) # (!\CPU_RISCV|RS1~14_combout ))))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\imem|RAM~23_combout ),
	.datac(\imem|RAM~12_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[2]~13 .lut_mask = 16'hC040;
defparam \CPU_RISCV|RS1[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N8
cycloneive_lcell_comb \imem|RAM~22 (
// Equation(s):
// \imem|RAM~22_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & ((!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~22_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~22 .lut_mask = 16'h35AC;
defparam \imem|RAM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|RS1[3]~12 (
// Equation(s):
// \CPU_RISCV|RS1[3]~12_combout  = (\imem|RAM~22_combout  & (\imem|RAM~12_combout  & ((\CPU_RISCV|I_type~6_combout ) # (!\CPU_RISCV|RS1~14_combout ))))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\imem|RAM~22_combout ),
	.datac(\imem|RAM~12_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1[3]~12 .lut_mask = 16'hC040;
defparam \CPU_RISCV|RS1[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|comb~37 (
// Equation(s):
// \CPU_RISCV|comb~37_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~37 .lut_mask = 16'h3E85;
defparam \CPU_RISCV|comb~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|comb~270 (
// Equation(s):
// \CPU_RISCV|comb~270_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|comb~37_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|comb~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~270 .lut_mask = 16'h0500;
defparam \CPU_RISCV|comb~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|comb~20 (
// Equation(s):
// \CPU_RISCV|comb~20_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3])))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~20 .lut_mask = 16'hCFF3;
defparam \CPU_RISCV|comb~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|comb~268 (
// Equation(s):
// \CPU_RISCV|comb~268_combout  = (\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|comb~20_combout ) # (!\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|comb~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~268 .lut_mask = 16'hFFEF;
defparam \CPU_RISCV|comb~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|RS2[3]~12 (
// Equation(s):
// \CPU_RISCV|RS2[3]~12_combout  = \CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [2])

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[3]~12 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|RS2[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[0]~41 (
// Equation(s):
// \CPU_RISCV|regs|rd2[0]~41_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|RS2[3]~12_combout  & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|RS2[3]~12_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[0]~41 .lut_mask = 16'h0020;
defparam \CPU_RISCV|regs|rd2[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|RS2[3]~37 (
// Equation(s):
// \CPU_RISCV|RS2[3]~37_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|RS2[3]~12_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|RS2[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[3]~37 .lut_mask = 16'h0200;
defparam \CPU_RISCV|RS2[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~38feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~38feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~38feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N2
cycloneive_lcell_comb \imem|RAM~24 (
// Equation(s):
// \imem|RAM~24_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~24_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~24 .lut_mask = 16'hA010;
defparam \imem|RAM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \imem|RAM~10 (
// Equation(s):
// \imem|RAM~10_combout  = (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~10_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~10 .lut_mask = 16'h0004;
defparam \imem|RAM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \imem|RAM~13 (
// Equation(s):
// \imem|RAM~13_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~13_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~13 .lut_mask = 16'h8204;
defparam \imem|RAM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \imem|RAM~16 (
// Equation(s):
// \imem|RAM~16_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~16_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~16 .lut_mask = 16'hC204;
defparam \imem|RAM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N24
cycloneive_lcell_comb \imem|RAM~11 (
// Equation(s):
// \imem|RAM~11_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3]))))) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (((!\CPU_RISCV|pc [4] & \CPU_RISCV|pc [3])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\imem|RAM~11_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~11 .lut_mask = 16'hE16A;
defparam \imem|RAM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|Equal5~0 (
// Equation(s):
// \CPU_RISCV|Equal5~0_combout  = (\imem|RAM~13_combout  & (\imem|RAM~12_combout  & (\imem|RAM~16_combout  & \imem|RAM~11_combout )))

	.dataa(\imem|RAM~13_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\imem|RAM~16_combout ),
	.datad(\imem|RAM~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal5~0 .lut_mask = 16'h8000;
defparam \CPU_RISCV|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N26
cycloneive_lcell_comb \imem|RAM~14 (
// Equation(s):
// \imem|RAM~14_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~14_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~14 .lut_mask = 16'h8026;
defparam \imem|RAM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Equal8~3 (
// Equation(s):
// \CPU_RISCV|Equal8~3_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|Equal5~0_combout  & \imem|RAM~14_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|Equal5~0_combout ),
	.datad(\imem|RAM~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal8~3 .lut_mask = 16'h1000;
defparam \CPU_RISCV|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Equal8~2 (
// Equation(s):
// \CPU_RISCV|Equal8~2_combout  = (!\CPU_RISCV|pc [5] & (\imem|RAM~10_combout  & (!\CPU_RISCV|pc [3] & \CPU_RISCV|Equal8~3_combout )))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\imem|RAM~10_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|Equal8~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal8~2 .lut_mask = 16'h0400;
defparam \CPU_RISCV|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N12
cycloneive_lcell_comb \imem|RAM~28 (
// Equation(s):
// \imem|RAM~28_combout  = (!\CPU_RISCV|pc [7] & (\imem|RAM~13_combout  & !\CPU_RISCV|pc [6]))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(\imem|RAM~13_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~28_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~28 .lut_mask = 16'h0050;
defparam \imem|RAM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|is_jalr~21 (
// Equation(s):
// \CPU_RISCV|is_jalr~21_combout  = (\imem|RAM~12_combout  & ((\CPU_RISCV|pc [5]) # ((\CPU_RISCV|pc [3]) # (!\imem|RAM~10_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\imem|RAM~12_combout ),
	.datad(\imem|RAM~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~21 .lut_mask = 16'hE0F0;
defparam \CPU_RISCV|is_jalr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N4
cycloneive_lcell_comb \imem|RAM~15 (
// Equation(s):
// \imem|RAM~15_combout  = (!\CPU_RISCV|pc [7] & (\imem|RAM~14_combout  & !\CPU_RISCV|pc [6]))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(\imem|RAM~14_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\imem|RAM~15_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~15 .lut_mask = 16'h0050;
defparam \imem|RAM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N6
cycloneive_lcell_comb \imem|RAM~34 (
// Equation(s):
// \imem|RAM~34_combout  = (\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [7]) # (\imem|RAM~16_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\imem|RAM~16_combout ),
	.cin(gnd),
	.combout(\imem|RAM~34_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~34 .lut_mask = 16'hFFFA;
defparam \imem|RAM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|Equal6~0 (
// Equation(s):
// \CPU_RISCV|Equal6~0_combout  = (!\imem|RAM~28_combout  & (\CPU_RISCV|is_jalr~21_combout  & (\imem|RAM~15_combout  & !\imem|RAM~34_combout )))

	.dataa(\imem|RAM~28_combout ),
	.datab(\CPU_RISCV|is_jalr~21_combout ),
	.datac(\imem|RAM~15_combout ),
	.datad(\imem|RAM~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal6~0 .lut_mask = 16'h0040;
defparam \CPU_RISCV|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|comb~29 (
// Equation(s):
// \CPU_RISCV|comb~29_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~29 .lut_mask = 16'h300C;
defparam \CPU_RISCV|comb~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|comb~269 (
// Equation(s):
// \CPU_RISCV|comb~269_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [4] & \CPU_RISCV|comb~29_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|comb~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~269 .lut_mask = 16'h1000;
defparam \CPU_RISCV|comb~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|RD~8 (
// Equation(s):
// \CPU_RISCV|RD~8_combout  = (\CPU_RISCV|Equal8~2_combout ) # ((\CPU_RISCV|Equal6~0_combout ) # ((\CPU_RISCV|comb~269_combout ) # (\CPU_RISCV|I_type~6_combout )))

	.dataa(\CPU_RISCV|Equal8~2_combout ),
	.datab(\CPU_RISCV|Equal6~0_combout ),
	.datac(\CPU_RISCV|comb~269_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD~8 .lut_mask = 16'hFFFE;
defparam \CPU_RISCV|RD~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|RD[3]~12 (
// Equation(s):
// \CPU_RISCV|RD[3]~12_combout  = (!\CPU_RISCV|pc [6] & (!\imem|RAM~24_combout  & (!\CPU_RISCV|pc [7] & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\imem|RAM~24_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[3]~12 .lut_mask = 16'h0100;
defparam \CPU_RISCV|RD[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \imem|RAM~27 (
// Equation(s):
// \imem|RAM~27_combout  = (\CPU_RISCV|pc [4] & (((\CPU_RISCV|pc [3])))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] & ((!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~27_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~27 .lut_mask = 16'hC0CA;
defparam \imem|RAM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|RD[0]~9 (
// Equation(s):
// \CPU_RISCV|RD[0]~9_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & (!\imem|RAM~27_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~27_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[0]~9 .lut_mask = 16'h0100;
defparam \CPU_RISCV|RD[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N20
cycloneive_lcell_comb \imem|RAM~25 (
// Equation(s):
// \imem|RAM~25_combout  = (\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~25_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~25 .lut_mask = 16'h53EA;
defparam \imem|RAM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|RD[2]~11 (
// Equation(s):
// \CPU_RISCV|RD[2]~11_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & (\imem|RAM~25_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~25_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[2]~11 .lut_mask = 16'h1000;
defparam \CPU_RISCV|RD[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \imem|RAM~26 (
// Equation(s):
// \imem|RAM~26_combout  = (\CPU_RISCV|pc [3] & (((!\CPU_RISCV|pc [4]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~26_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~26 .lut_mask = 16'h5BEA;
defparam \imem|RAM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|RD[1]~10 (
// Equation(s):
// \CPU_RISCV|RD[1]~10_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & (\imem|RAM~26_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\imem|RAM~26_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RD[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RD[1]~10 .lut_mask = 16'h1000;
defparam \CPU_RISCV|RD[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1931 (
// Equation(s):
// \CPU_RISCV|regs|rf~1931_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1931_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1931 .lut_mask = 16'h0004;
defparam \CPU_RISCV|regs|rf~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N10
cycloneive_lcell_comb \imem|RAM~19 (
// Equation(s):
// \imem|RAM~19_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~19_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~19 .lut_mask = 16'h0500;
defparam \imem|RAM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N26
cycloneive_lcell_comb \imem|RAM~29 (
// Equation(s):
// \imem|RAM~29_combout  = (!\CPU_RISCV|pc [7] & (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [6] & \imem|RAM~19_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~19_combout ),
	.cin(gnd),
	.combout(\imem|RAM~29_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~29 .lut_mask = 16'h0400;
defparam \imem|RAM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|reg_write~3 (
// Equation(s):
// \CPU_RISCV|reg_write~3_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|reg_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|reg_write~3 .lut_mask = 16'h6F7B;
defparam \CPU_RISCV|reg_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|reg_write~6 (
// Equation(s):
// \CPU_RISCV|reg_write~6_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|reg_write~3_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|reg_write~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|reg_write~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|reg_write~6 .lut_mask = 16'h0300;
defparam \CPU_RISCV|reg_write~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1953 (
// Equation(s):
// \CPU_RISCV|regs|rf~1953_combout  = (\CPU_RISCV|regs|rf~1931_combout  & (\CPU_RISCV|reg_write~6_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1931_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1953_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1953 .lut_mask = 16'h20A0;
defparam \CPU_RISCV|regs|rf~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \CPU_RISCV|regs|rf~38 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~38 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1928 (
// Equation(s):
// \CPU_RISCV|regs|rf~1928_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1928_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1928 .lut_mask = 16'h0001;
defparam \CPU_RISCV|regs|rf~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1950 (
// Equation(s):
// \CPU_RISCV|regs|rf~1950_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1928_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1928_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1950_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1950 .lut_mask = 16'h40C0;
defparam \CPU_RISCV|regs|rf~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \CPU_RISCV|regs|rf~6 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~6 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|RS2[2]~21 (
// Equation(s):
// \CPU_RISCV|RS2[2]~21_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3])) # (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2]))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[2]~21 .lut_mask = 16'h6644;
defparam \CPU_RISCV|RS2[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|RS2[2]~38 (
// Equation(s):
// \CPU_RISCV|RS2[2]~38_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|RS2[2]~21_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|RS2[2]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[2]~38 .lut_mask = 16'h0200;
defparam \CPU_RISCV|RS2[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N26
cycloneive_lcell_comb \imem|RAM~18 (
// Equation(s):
// \imem|RAM~18_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [3]) # (\CPU_RISCV|pc [5]))))) # (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] $ (!\CPU_RISCV|pc [3]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~18_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~18 .lut_mask = 16'h6548;
defparam \imem|RAM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|RS2[0]~36 (
// Equation(s):
// \CPU_RISCV|RS2[0]~36_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|RS1~14_combout  & (!\CPU_RISCV|pc [6] & \imem|RAM~18_combout )))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|RS1~14_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[0]~36 .lut_mask = 16'h0100;
defparam \CPU_RISCV|RS2[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1768 (
// Equation(s):
// \CPU_RISCV|regs|rf~1768_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~38_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~6_q )))))

	.dataa(\CPU_RISCV|regs|rf~38_q ),
	.datab(\CPU_RISCV|regs|rf~6_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1768_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1768 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1924 (
// Equation(s):
// \CPU_RISCV|regs|rf~1924_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1924_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1924 .lut_mask = 16'h0040;
defparam \CPU_RISCV|regs|rf~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1946 (
// Equation(s):
// \CPU_RISCV|regs|rf~1946_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1924_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1924_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1946_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1946 .lut_mask = 16'h4C00;
defparam \CPU_RISCV|regs|rf~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \CPU_RISCV|regs|rf~166 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~166 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1926 (
// Equation(s):
// \CPU_RISCV|regs|rf~1926_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & \CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1926_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1926 .lut_mask = 16'h1000;
defparam \CPU_RISCV|regs|rf~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1948 (
// Equation(s):
// \CPU_RISCV|regs|rf~1948_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1926_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1926_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1948_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1948 .lut_mask = 16'h4C00;
defparam \CPU_RISCV|regs|rf~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \CPU_RISCV|regs|rf~198 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~198 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1925 (
// Equation(s):
// \CPU_RISCV|regs|rf~1925_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1925_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1925 .lut_mask = 16'h0010;
defparam \CPU_RISCV|regs|rf~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1947 (
// Equation(s):
// \CPU_RISCV|regs|rf~1947_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1925_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1925_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1947_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1947 .lut_mask = 16'h40C0;
defparam \CPU_RISCV|regs|rf~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \CPU_RISCV|regs|rf~134 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~134 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1766 (
// Equation(s):
// \CPU_RISCV|regs|rf~1766_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~198_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~134_q )))))

	.dataa(\CPU_RISCV|regs|rf~198_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~134_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1766_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1766 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1767 (
// Equation(s):
// \CPU_RISCV|regs|rf~1767_combout  = (\CPU_RISCV|regs|rf~1766_combout  & (((\CPU_RISCV|regs|rf~230_q ) # (!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1766_combout  & (\CPU_RISCV|regs|rf~166_q  & ((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~166_q ),
	.datab(\CPU_RISCV|regs|rf~1766_combout ),
	.datac(\CPU_RISCV|regs|rf~230_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1767_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1767 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1985 (
// Equation(s):
// \CPU_RISCV|regs|rf~1985_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout ) # (\CPU_RISCV|regs|rf~1767_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1768_combout  & (!\CPU_RISCV|RS2[3]~37_combout )))

	.dataa(\CPU_RISCV|regs|rf~1768_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|regs|rf~1767_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1985_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1985 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~422feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~422feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~422feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1932 (
// Equation(s):
// \CPU_RISCV|regs|rf~1932_combout  = (\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1932_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1932 .lut_mask = 16'h0080;
defparam \CPU_RISCV|regs|rf~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1954 (
// Equation(s):
// \CPU_RISCV|regs|rf~1954_combout  = (\CPU_RISCV|regs|rf~1932_combout  & (\CPU_RISCV|reg_write~6_combout  & ((!\imem|RAM~29_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1932_combout ),
	.datab(\CPU_RISCV|RD~8_combout ),
	.datac(\imem|RAM~29_combout ),
	.datad(\CPU_RISCV|reg_write~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1954_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1954 .lut_mask = 16'h2A00;
defparam \CPU_RISCV|regs|rf~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \CPU_RISCV|regs|rf~422 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~422 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1143 (
// Equation(s):
// \CPU_RISCV|regs|rf~1143_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1143 .lut_mask = 16'h51CA;
defparam \CPU_RISCV|regs|rf~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1976 (
// Equation(s):
// \CPU_RISCV|regs|rf~1976_combout  = (\CPU_RISCV|regs|rf~1143_combout  & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6]))

	.dataa(\CPU_RISCV|regs|rf~1143_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1976_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1976 .lut_mask = 16'h000A;
defparam \CPU_RISCV|regs|rf~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \CPU_RISCV|regs|rf~486 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~486 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1933 (
// Equation(s):
// \CPU_RISCV|regs|rf~1933_combout  = (\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & (\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1933_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1933 .lut_mask = 16'h0020;
defparam \CPU_RISCV|regs|rf~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1955 (
// Equation(s):
// \CPU_RISCV|regs|rf~1955_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1933_combout  & ((!\imem|RAM~29_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1933_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1955_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1955 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N31
dffeas \CPU_RISCV|regs|rf~390 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~390 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1155 (
// Equation(s):
// \CPU_RISCV|regs|rf~1155_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2])))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1155 .lut_mask = 16'h30C0;
defparam \CPU_RISCV|regs|rf~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1978 (
// Equation(s):
// \CPU_RISCV|regs|rf~1978_combout  = (\CPU_RISCV|regs|rf~1155_combout  & (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|regs|rf~1155_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1978_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1978 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \CPU_RISCV|regs|rf~454 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~454 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1769 (
// Equation(s):
// \CPU_RISCV|regs|rf~1769_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~454_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~390_q ))))

	.dataa(\CPU_RISCV|regs|rf~390_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~454_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1769_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1769 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1770 (
// Equation(s):
// \CPU_RISCV|regs|rf~1770_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1769_combout  & ((\CPU_RISCV|regs|rf~486_q ))) # (!\CPU_RISCV|regs|rf~1769_combout  & (\CPU_RISCV|regs|rf~422_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1769_combout ))))

	.dataa(\CPU_RISCV|regs|rf~422_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~486_q ),
	.datad(\CPU_RISCV|regs|rf~1769_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1770_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1770 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~326feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~326feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~326feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1101 (
// Equation(s):
// \CPU_RISCV|regs|rf~1101_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [3]))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1101 .lut_mask = 16'h2200;
defparam \CPU_RISCV|regs|rf~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1972 (
// Equation(s):
// \CPU_RISCV|regs|rf~1972_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|regs|rf~1101_combout  & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [7])))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|regs|rf~1101_combout ),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1972_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1972 .lut_mask = 16'h0008;
defparam \CPU_RISCV|regs|rf~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \CPU_RISCV|regs|rf~326 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~326 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1923 (
// Equation(s):
// \CPU_RISCV|regs|rf~1923_combout  = (\CPU_RISCV|RD[1]~10_combout  & (\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[0]~9_combout  & !\CPU_RISCV|RD[2]~11_combout )))

	.dataa(\CPU_RISCV|RD[1]~10_combout ),
	.datab(\CPU_RISCV|RD[3]~12_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1923_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1923 .lut_mask = 16'h0080;
defparam \CPU_RISCV|regs|rf~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1945 (
// Equation(s):
// \CPU_RISCV|regs|rf~1945_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1923_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\CPU_RISCV|reg_write~6_combout ),
	.datab(\CPU_RISCV|regs|rf~1923_combout ),
	.datac(\imem|RAM~29_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1945_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1945 .lut_mask = 16'h0888;
defparam \CPU_RISCV|regs|rf~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \CPU_RISCV|regs|rf~358 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~358 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~294feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~294feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~294feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1125 (
// Equation(s):
// \CPU_RISCV|regs|rf~1125_combout  = (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [3])

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1125 .lut_mask = 16'h1111;
defparam \CPU_RISCV|regs|rf~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1974 (
// Equation(s):
// \CPU_RISCV|regs|rf~1974_combout  = (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|regs|rf~1125_combout  & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|regs|rf~1125_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1974_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1974 .lut_mask = 16'h0010;
defparam \CPU_RISCV|regs|rf~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \CPU_RISCV|regs|rf~294 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~294 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~262feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~262feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~262feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1922 (
// Equation(s):
// \CPU_RISCV|regs|rf~1922_combout  = (\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & !\CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1922_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1922 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1944 (
// Equation(s):
// \CPU_RISCV|regs|rf~1944_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1922_combout  & ((!\imem|RAM~29_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1922_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1944_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1944 .lut_mask = 16'h40C0;
defparam \CPU_RISCV|regs|rf~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \CPU_RISCV|regs|rf~262 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~262 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1764 (
// Equation(s):
// \CPU_RISCV|regs|rf~1764_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~294_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~262_q )))))

	.dataa(\CPU_RISCV|regs|rf~294_q ),
	.datab(\CPU_RISCV|regs|rf~262_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1764_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1764 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1765 (
// Equation(s):
// \CPU_RISCV|regs|rf~1765_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1764_combout  & ((\CPU_RISCV|regs|rf~358_q ))) # (!\CPU_RISCV|regs|rf~1764_combout  & (\CPU_RISCV|regs|rf~326_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1764_combout ))))

	.dataa(\CPU_RISCV|regs|rf~326_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~358_q ),
	.datad(\CPU_RISCV|regs|rf~1764_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1765_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1765 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1771 (
// Equation(s):
// \CPU_RISCV|regs|rf~1771_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1985_combout  & (\CPU_RISCV|regs|rf~1770_combout )) # (!\CPU_RISCV|regs|rf~1985_combout  & ((\CPU_RISCV|regs|rf~1765_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1985_combout ))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1985_combout ),
	.datac(\CPU_RISCV|regs|rf~1770_combout ),
	.datad(\CPU_RISCV|regs|rf~1765_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1771_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1771 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~710feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~710feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~710feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1956 (
// Equation(s):
// \CPU_RISCV|regs|rf~1956_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1926_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1926_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1956_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1956 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N5
dffeas \CPU_RISCV|regs|rf~710 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~710 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1167 (
// Equation(s):
// \CPU_RISCV|regs|rf~1167_combout  = (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] $ (\CPU_RISCV|pc [2])))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1167 .lut_mask = 16'h0330;
defparam \CPU_RISCV|regs|rf~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1979 (
// Equation(s):
// \CPU_RISCV|regs|rf~1979_combout  = (\CPU_RISCV|regs|rf~1167_combout  & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|regs|rf~1167_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1979_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1979 .lut_mask = 16'h0200;
defparam \CPU_RISCV|regs|rf~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1959 (
// Equation(s):
// \CPU_RISCV|regs|rf~1959_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1979_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1979_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1959_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1959 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \CPU_RISCV|regs|rf~966 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~966 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~966 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~838feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~838feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~838feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1113 (
// Equation(s):
// \CPU_RISCV|regs|rf~1113_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] & \CPU_RISCV|pc [3]))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1113 .lut_mask = 16'hA000;
defparam \CPU_RISCV|regs|rf~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1973 (
// Equation(s):
// \CPU_RISCV|regs|rf~1973_combout  = (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|regs|rf~1113_combout )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|regs|rf~1113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1973_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1973 .lut_mask = 16'h0100;
defparam \CPU_RISCV|regs|rf~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1957 (
// Equation(s):
// \CPU_RISCV|regs|rf~1957_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|regs|rf~1973_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|reg_write~6_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|regs|rf~1973_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|reg_write~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1957_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1957 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \CPU_RISCV|regs|rf~838 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~838 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1930 (
// Equation(s):
// \CPU_RISCV|regs|rf~1930_combout  = (\CPU_RISCV|RD[1]~10_combout  & (!\CPU_RISCV|RD[3]~12_combout  & (!\CPU_RISCV|RD[0]~9_combout  & !\CPU_RISCV|RD[2]~11_combout )))

	.dataa(\CPU_RISCV|RD[1]~10_combout ),
	.datab(\CPU_RISCV|RD[3]~12_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[2]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1930_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1930 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1958 (
// Equation(s):
// \CPU_RISCV|regs|rf~1958_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1930_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1930_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1958_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1958 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \CPU_RISCV|regs|rf~582 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~582 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1772 (
// Equation(s):
// \CPU_RISCV|regs|rf~1772_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~838_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~582_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~838_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~582_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1772_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1772 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1773 (
// Equation(s):
// \CPU_RISCV|regs|rf~1773_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1772_combout  & ((\CPU_RISCV|regs|rf~966_q ))) # (!\CPU_RISCV|regs|rf~1772_combout  & (\CPU_RISCV|regs|rf~710_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1772_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~710_q ),
	.datac(\CPU_RISCV|regs|rf~966_q ),
	.datad(\CPU_RISCV|regs|rf~1772_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1773_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1773 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~774feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~774feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~234_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~774feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~774feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~774feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1967 (
// Equation(s):
// \CPU_RISCV|regs|rf~1967_combout  = (\CPU_RISCV|RD~8_combout  & (\CPU_RISCV|regs|rf~1922_combout  & (\CPU_RISCV|reg_write~6_combout  & \imem|RAM~29_combout )))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\CPU_RISCV|regs|rf~1922_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1967_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1967 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \CPU_RISCV|regs|rf~774 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~774 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1965 (
// Equation(s):
// \CPU_RISCV|regs|rf~1965_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1928_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1928_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1965_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1965 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \CPU_RISCV|regs|rf~518 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~518 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1776 (
// Equation(s):
// \CPU_RISCV|regs|rf~1776_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~774_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~518_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~774_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~518_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1776_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1776 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~806feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~806feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~806feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~806feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~806feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1134 (
// Equation(s):
// \CPU_RISCV|regs|rf~1134_combout  = (!\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [3])

	.dataa(\CPU_RISCV|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1134 .lut_mask = 16'h0055;
defparam \CPU_RISCV|regs|rf~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1975 (
// Equation(s):
// \CPU_RISCV|regs|rf~1975_combout  = (\CPU_RISCV|regs|rf~1134_combout  & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|regs|rf~1134_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1975_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1975 .lut_mask = 16'h0002;
defparam \CPU_RISCV|regs|rf~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1960 (
// Equation(s):
// \CPU_RISCV|regs|rf~1960_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1975_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1975_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1960_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1960 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \CPU_RISCV|regs|rf~806 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~806 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~934feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~934feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~934feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1963 (
// Equation(s):
// \CPU_RISCV|regs|rf~1963_combout  = (\CPU_RISCV|regs|rf~1932_combout  & (\CPU_RISCV|RD~8_combout  & (\imem|RAM~29_combout  & \CPU_RISCV|reg_write~6_combout )))

	.dataa(\CPU_RISCV|regs|rf~1932_combout ),
	.datab(\CPU_RISCV|RD~8_combout ),
	.datac(\imem|RAM~29_combout ),
	.datad(\CPU_RISCV|reg_write~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1963_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1963 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \CPU_RISCV|regs|rf~934 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~934 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~678feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~678feeder_combout  = \CPU_RISCV|comb~234_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~678feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1961 (
// Equation(s):
// \CPU_RISCV|regs|rf~1961_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1924_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1924_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1961_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1961 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N23
dffeas \CPU_RISCV|regs|rf~678 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~678 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1962 (
// Equation(s):
// \CPU_RISCV|regs|rf~1962_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1931_combout  & (\imem|RAM~29_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|reg_write~6_combout ),
	.datab(\CPU_RISCV|regs|rf~1931_combout ),
	.datac(\imem|RAM~29_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1962_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1962 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N23
dffeas \CPU_RISCV|regs|rf~550 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~550 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1774 (
// Equation(s):
// \CPU_RISCV|regs|rf~1774_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~678_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~550_q )))))

	.dataa(\CPU_RISCV|regs|rf~678_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~550_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1774_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1774 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1775 (
// Equation(s):
// \CPU_RISCV|regs|rf~1775_combout  = (\CPU_RISCV|regs|rf~1774_combout  & (((\CPU_RISCV|regs|rf~934_q ) # (!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1774_combout  & (\CPU_RISCV|regs|rf~806_q  & ((\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~806_q ),
	.datab(\CPU_RISCV|regs|rf~934_q ),
	.datac(\CPU_RISCV|regs|rf~1774_combout ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1775_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1775 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1984 (
// Equation(s):
// \CPU_RISCV|regs|rf~1984_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1775_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1776_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1776_combout ),
	.datad(\CPU_RISCV|regs|rf~1775_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1984_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1984 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1149 (
// Equation(s):
// \CPU_RISCV|regs|rf~1149_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2])))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1149 .lut_mask = 16'h4E52;
defparam \CPU_RISCV|regs|rf~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1977 (
// Equation(s):
// \CPU_RISCV|regs|rf~1977_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|regs|rf~1149_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|regs|rf~1149_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1977_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1977 .lut_mask = 16'h0300;
defparam \CPU_RISCV|regs|rf~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1971 (
// Equation(s):
// \CPU_RISCV|regs|rf~1971_combout  = (\CPU_RISCV|regs|rf~1977_combout  & (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & \CPU_RISCV|RD~8_combout )))

	.dataa(\CPU_RISCV|regs|rf~1977_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\CPU_RISCV|RD~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1971_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1971 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \CPU_RISCV|regs|rf~998 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~998 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1968 (
// Equation(s):
// \CPU_RISCV|regs|rf~1968_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1923_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1923_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1968_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1968 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \CPU_RISCV|regs|rf~870 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~870 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1927 (
// Equation(s):
// \CPU_RISCV|regs|rf~1927_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[2]~11_combout  & (\CPU_RISCV|RD[0]~9_combout  & \CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[2]~11_combout ),
	.datac(\CPU_RISCV|RD[0]~9_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1927_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1927 .lut_mask = 16'h4000;
defparam \CPU_RISCV|regs|rf~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1969 (
// Equation(s):
// \CPU_RISCV|regs|rf~1969_combout  = (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \CPU_RISCV|regs|rf~1927_combout )))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1927_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1969_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1969 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \CPU_RISCV|regs|rf~742 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~742 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1929 (
// Equation(s):
// \CPU_RISCV|regs|rf~1929_combout  = (!\CPU_RISCV|RD[3]~12_combout  & (\CPU_RISCV|RD[0]~9_combout  & (!\CPU_RISCV|RD[2]~11_combout  & \CPU_RISCV|RD[1]~10_combout )))

	.dataa(\CPU_RISCV|RD[3]~12_combout ),
	.datab(\CPU_RISCV|RD[0]~9_combout ),
	.datac(\CPU_RISCV|RD[2]~11_combout ),
	.datad(\CPU_RISCV|RD[1]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1929_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1929 .lut_mask = 16'h0400;
defparam \CPU_RISCV|regs|rf~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1970 (
// Equation(s):
// \CPU_RISCV|regs|rf~1970_combout  = (\CPU_RISCV|regs|rf~1929_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|RD~8_combout  & \imem|RAM~29_combout )))

	.dataa(\CPU_RISCV|regs|rf~1929_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1970_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1970 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \CPU_RISCV|regs|rf~614 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~614 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1777 (
// Equation(s):
// \CPU_RISCV|regs|rf~1777_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~742_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~614_q )))))

	.dataa(\CPU_RISCV|regs|rf~742_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~614_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1777_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1777 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1778 (
// Equation(s):
// \CPU_RISCV|regs|rf~1778_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1777_combout  & (\CPU_RISCV|regs|rf~998_q )) # (!\CPU_RISCV|regs|rf~1777_combout  & ((\CPU_RISCV|regs|rf~870_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1777_combout ))))

	.dataa(\CPU_RISCV|regs|rf~998_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~870_q ),
	.datad(\CPU_RISCV|regs|rf~1777_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1778_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1778 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1779 (
// Equation(s):
// \CPU_RISCV|regs|rf~1779_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1984_combout  & ((\CPU_RISCV|regs|rf~1778_combout ))) # (!\CPU_RISCV|regs|rf~1984_combout  & (\CPU_RISCV|regs|rf~1773_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1984_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1773_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1984_combout ),
	.datad(\CPU_RISCV|regs|rf~1778_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1779_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1779 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[6]~35 (
// Equation(s):
// \CPU_RISCV|regs|rd2[6]~35_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1771_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1779_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout  
// & ((\CPU_RISCV|regs|rf~1779_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1771_combout ),
	.datad(\CPU_RISCV|regs|rf~1779_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[6]~35 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|Equal0~0 (
// Equation(s):
// \CPU_RISCV|regs|Equal0~0_combout  = (!\CPU_RISCV|RS1[3]~12_combout  & (!\CPU_RISCV|RS1[2]~13_combout  & !\CPU_RISCV|RS1[0]~11_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|Equal0~0 .lut_mask = 16'h0003;
defparam \CPU_RISCV|regs|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~293feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~293feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~293feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \CPU_RISCV|regs|rf~293 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~293 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N9
dffeas \CPU_RISCV|regs|rf~261 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~261 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~37feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~37feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~37feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N21
dffeas \CPU_RISCV|regs|rf~37 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~37 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \CPU_RISCV|regs|rf~5 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~5 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1782 (
// Equation(s):
// \CPU_RISCV|regs|rf~1782_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~37_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~5_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~37_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~5_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1782_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1782 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1783 (
// Equation(s):
// \CPU_RISCV|regs|rf~1783_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1782_combout  & (\CPU_RISCV|regs|rf~293_q )) # (!\CPU_RISCV|regs|rf~1782_combout  & ((\CPU_RISCV|regs|rf~261_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1782_combout ))))

	.dataa(\CPU_RISCV|regs|rf~293_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~261_q ),
	.datad(\CPU_RISCV|regs|rf~1782_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1783_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1783 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \CPU_RISCV|regs|rf~453 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~453 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \CPU_RISCV|regs|rf~485 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~485 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1949 (
// Equation(s):
// \CPU_RISCV|regs|rf~1949_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1927_combout  & ((!\CPU_RISCV|RD~8_combout ) # (!\imem|RAM~29_combout ))))

	.dataa(\imem|RAM~29_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\CPU_RISCV|regs|rf~1927_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1949_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1949 .lut_mask = 16'h4C00;
defparam \CPU_RISCV|regs|rf~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \CPU_RISCV|regs|rf~229 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~229 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \CPU_RISCV|regs|rf~197 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~197 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1780 (
// Equation(s):
// \CPU_RISCV|regs|rf~1780_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~229_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~197_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~229_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~197_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1780_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1780 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1781 (
// Equation(s):
// \CPU_RISCV|regs|rf~1781_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1780_combout  & ((\CPU_RISCV|regs|rf~485_q ))) # (!\CPU_RISCV|regs|rf~1780_combout  & (\CPU_RISCV|regs|rf~453_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1780_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~453_q ),
	.datac(\CPU_RISCV|regs|rf~485_q ),
	.datad(\CPU_RISCV|regs|rf~1780_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1781_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1781 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[5]~34 (
// Equation(s):
// \CPU_RISCV|regs|rd1[5]~34_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1781_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1783_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1783_combout ),
	.datad(\CPU_RISCV|regs|rf~1781_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[5]~34 .lut_mask = 16'h5410;
defparam \CPU_RISCV|regs|rd1[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N12
cycloneive_lcell_comb \dmem|RAM~4feeder (
// Equation(s):
// \dmem|RAM~4feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~4feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|Equal4~5 (
// Equation(s):
// \CPU_RISCV|Equal4~5_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal4~5 .lut_mask = 16'h00A0;
defparam \CPU_RISCV|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Equal4~14 (
// Equation(s):
// \CPU_RISCV|Equal4~14_combout  = (!\CPU_RISCV|pc [6] & (\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|Equal4~5_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|Equal4~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal4~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal4~14 .lut_mask = 16'h0400;
defparam \CPU_RISCV|Equal4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N13
dffeas \dmem|RAM~4 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~4 .is_wysiwyg = "true";
defparam \dmem|RAM~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \CPU_RISCV|regs|rf~4 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~4 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \CPU_RISCV|regs|rf~260 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~260 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1806 (
// Equation(s):
// \CPU_RISCV|regs|rf~1806_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~260_q ))) # (!\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~4_q ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~4_q ),
	.datad(\CPU_RISCV|regs|rf~260_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1806_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1806 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~292feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~292feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~245_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~292feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \CPU_RISCV|regs|rf~292 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~292 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \CPU_RISCV|regs|rf~36 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~36 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1807 (
// Equation(s):
// \CPU_RISCV|regs|rf~1807_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~292_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~36_q )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~292_q ),
	.datac(\CPU_RISCV|regs|rf~36_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1807_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1807 .lut_mask = 16'hCCF0;
defparam \CPU_RISCV|regs|rf~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1808 (
// Equation(s):
// \CPU_RISCV|regs|rf~1808_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[2]~13_combout ) # ((\CPU_RISCV|regs|rf~1807_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1806_combout )))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1806_combout ),
	.datad(\CPU_RISCV|regs|rf~1807_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1808_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1808 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~452feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~452feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~452feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \CPU_RISCV|regs|rf~452 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~452 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \CPU_RISCV|regs|rf~196 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~196 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~324feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~324feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~324feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N21
dffeas \CPU_RISCV|regs|rf~324 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~324 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1952 (
// Equation(s):
// \CPU_RISCV|regs|rf~1952_combout  = (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1930_combout  & ((!\imem|RAM~29_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1930_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1952_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1952 .lut_mask = 16'h7000;
defparam \CPU_RISCV|regs|rf~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N7
dffeas \CPU_RISCV|regs|rf~68 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~68 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1804 (
// Equation(s):
// \CPU_RISCV|regs|rf~1804_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~324_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~68_q )))))

	.dataa(\CPU_RISCV|regs|rf~324_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~68_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1804_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1804 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1805 (
// Equation(s):
// \CPU_RISCV|regs|rf~1805_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1804_combout  & (\CPU_RISCV|regs|rf~452_q )) # (!\CPU_RISCV|regs|rf~1804_combout  & ((\CPU_RISCV|regs|rf~196_q ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1804_combout ))))

	.dataa(\CPU_RISCV|regs|rf~452_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~196_q ),
	.datad(\CPU_RISCV|regs|rf~1804_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1805_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1805 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~228feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~228feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~245_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~228feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \CPU_RISCV|regs|rf~228 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~228 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \CPU_RISCV|regs|rf~484 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~484 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~356feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~356feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~245_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~356feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \CPU_RISCV|regs|rf~356 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~356 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1951 (
// Equation(s):
// \CPU_RISCV|regs|rf~1951_combout  = (\CPU_RISCV|regs|rf~1929_combout  & (\CPU_RISCV|reg_write~6_combout  & ((!\imem|RAM~29_combout ) # (!\CPU_RISCV|RD~8_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1929_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|RD~8_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1951_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1951 .lut_mask = 16'h0888;
defparam \CPU_RISCV|regs|rf~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \CPU_RISCV|regs|rf~100 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~100 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1809 (
// Equation(s):
// \CPU_RISCV|regs|rf~1809_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~356_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~100_q )))))

	.dataa(\CPU_RISCV|regs|rf~356_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~100_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1809_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1809 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1810 (
// Equation(s):
// \CPU_RISCV|regs|rf~1810_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1809_combout  & ((\CPU_RISCV|regs|rf~484_q ))) # (!\CPU_RISCV|regs|rf~1809_combout  & (\CPU_RISCV|regs|rf~228_q )))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1809_combout ))))

	.dataa(\CPU_RISCV|regs|rf~228_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~484_q ),
	.datad(\CPU_RISCV|regs|rf~1809_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1810_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1810 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1811 (
// Equation(s):
// \CPU_RISCV|regs|rf~1811_combout  = (\CPU_RISCV|regs|rf~1808_combout  & (((\CPU_RISCV|regs|rf~1810_combout )) # (!\CPU_RISCV|RS1[2]~13_combout ))) # (!\CPU_RISCV|regs|rf~1808_combout  & (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1805_combout )))

	.dataa(\CPU_RISCV|regs|rf~1808_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1805_combout ),
	.datad(\CPU_RISCV|regs|rf~1810_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1811_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1811 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[4]~42 (
// Equation(s):
// \CPU_RISCV|regs|rd1[4]~42_combout  = (\CPU_RISCV|regs|rf~1811_combout  & ((\CPU_RISCV|RS1[0]~11_combout ) # ((\CPU_RISCV|RS1[3]~12_combout ) # (\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1811_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[4]~42 .lut_mask = 16'hFE00;
defparam \CPU_RISCV|regs|rd1[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|imm[4]~26 (
// Equation(s):
// \CPU_RISCV|imm[4]~26_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~26 .lut_mask = 16'h05A0;
defparam \CPU_RISCV|imm[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|imm[4]~121 (
// Equation(s):
// \CPU_RISCV|imm[4]~121_combout  = (\CPU_RISCV|imm[4]~26_combout  & (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|imm[4]~26_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~121 .lut_mask = 16'h0008;
defparam \CPU_RISCV|imm[4]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N14
cycloneive_lcell_comb \imem|RAM~31 (
// Equation(s):
// \imem|RAM~31_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [5] $ (\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~31_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~31 .lut_mask = 16'h3E80;
defparam \imem|RAM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|Equal5~1 (
// Equation(s):
// \CPU_RISCV|Equal5~1_combout  = (\CPU_RISCV|Equal5~0_combout  & (!\imem|RAM~15_combout  & \CPU_RISCV|is_jalr~21_combout ))

	.dataa(\CPU_RISCV|Equal5~0_combout ),
	.datab(\imem|RAM~15_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|is_jalr~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal5~1 .lut_mask = 16'h2200;
defparam \CPU_RISCV|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|imm[4]~118 (
// Equation(s):
// \CPU_RISCV|imm[4]~118_combout  = (!\CPU_RISCV|I_type~6_combout  & ((\CPU_RISCV|Equal5~1_combout ) # (\CPU_RISCV|Equal4~14_combout )))

	.dataa(\CPU_RISCV|Equal5~1_combout ),
	.datab(\CPU_RISCV|Equal4~14_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~118 .lut_mask = 16'h00EE;
defparam \CPU_RISCV|imm[4]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|imm[4]~116 (
// Equation(s):
// \CPU_RISCV|imm[4]~116_combout  = (\CPU_RISCV|Equal8~2_combout  & !\CPU_RISCV|Equal6~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|Equal8~2_combout ),
	.datad(\CPU_RISCV|Equal6~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~116 .lut_mask = 16'h00F0;
defparam \CPU_RISCV|imm[4]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|imm[4]~117 (
// Equation(s):
// \CPU_RISCV|imm[4]~117_combout  = (\CPU_RISCV|I_type~6_combout ) # ((!\CPU_RISCV|Equal4~14_combout  & (!\CPU_RISCV|Equal5~1_combout  & \CPU_RISCV|imm[4]~116_combout )))

	.dataa(\CPU_RISCV|Equal4~14_combout ),
	.datab(\CPU_RISCV|I_type~6_combout ),
	.datac(\CPU_RISCV|Equal5~1_combout ),
	.datad(\CPU_RISCV|imm[4]~116_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[4]~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[4]~117 .lut_mask = 16'hCDCC;
defparam \CPU_RISCV|imm[4]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|imm[3]~119 (
// Equation(s):
// \CPU_RISCV|imm[3]~119_combout  = (\imem|RAM~24_combout  & (\imem|RAM~31_combout  & ((\CPU_RISCV|imm[4]~117_combout )))) # (!\imem|RAM~24_combout  & ((\CPU_RISCV|imm[4]~118_combout ) # ((\imem|RAM~31_combout  & \CPU_RISCV|imm[4]~117_combout ))))

	.dataa(\imem|RAM~24_combout ),
	.datab(\imem|RAM~31_combout ),
	.datac(\CPU_RISCV|imm[4]~118_combout ),
	.datad(\CPU_RISCV|imm[4]~117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[3]~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[3]~119 .lut_mask = 16'hDC50;
defparam \CPU_RISCV|imm[3]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|imm[3]~111 (
// Equation(s):
// \CPU_RISCV|imm[3]~111_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[3]~119_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[3]~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[3]~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[3]~111 .lut_mask = 16'h1100;
defparam \CPU_RISCV|imm[3]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N8
cycloneive_lcell_comb \dmem|RAM~3feeder (
// Equation(s):
// \dmem|RAM~3feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~3feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~3feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~3feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N9
dffeas \dmem|RAM~3 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~3 .is_wysiwyg = "true";
defparam \dmem|RAM~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \CPU_RISCV|regs|rf~195 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~195 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \CPU_RISCV|regs|rf~227 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~227 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~163feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~163feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~163feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \CPU_RISCV|regs|rf~163 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~163 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \CPU_RISCV|regs|rf~131 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~131 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1832 (
// Equation(s):
// \CPU_RISCV|regs|rf~1832_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~163_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~131_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~163_q ),
	.datac(\CPU_RISCV|regs|rf~131_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1832_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1832 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1833 (
// Equation(s):
// \CPU_RISCV|regs|rf~1833_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1832_combout  & ((\CPU_RISCV|regs|rf~227_q ))) # (!\CPU_RISCV|regs|rf~1832_combout  & (\CPU_RISCV|regs|rf~195_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1832_combout ))))

	.dataa(\CPU_RISCV|regs|rf~195_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~227_q ),
	.datad(\CPU_RISCV|regs|rf~1832_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1833_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1833 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \CPU_RISCV|regs|rf~451 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~451 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~419feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~419feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~419feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N3
dffeas \CPU_RISCV|regs|rf~419 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~419 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N17
dffeas \CPU_RISCV|regs|rf~387 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~387 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1839 (
// Equation(s):
// \CPU_RISCV|regs|rf~1839_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~419_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~387_q )))))

	.dataa(\CPU_RISCV|regs|rf~419_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~387_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1839_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1839 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1840 (
// Equation(s):
// \CPU_RISCV|regs|rf~1840_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1839_combout  & (\CPU_RISCV|regs|rf~483_q )) # (!\CPU_RISCV|regs|rf~1839_combout  & ((\CPU_RISCV|regs|rf~451_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1839_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~483_q ),
	.datac(\CPU_RISCV|regs|rf~451_q ),
	.datad(\CPU_RISCV|regs|rf~1839_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1840_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1840 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \CPU_RISCV|regs|rf~291 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~291 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~259feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~259feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~259feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \CPU_RISCV|regs|rf~259 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~259 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~355feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~355feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~355feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \CPU_RISCV|regs|rf~355 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~355 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N11
dffeas \CPU_RISCV|regs|rf~323 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~323 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1834 (
// Equation(s):
// \CPU_RISCV|regs|rf~1834_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~355_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~323_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~355_q ),
	.datac(\CPU_RISCV|regs|rf~323_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1834_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1834 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1835 (
// Equation(s):
// \CPU_RISCV|regs|rf~1835_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~1834_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1834_combout  & (\CPU_RISCV|regs|rf~291_q )) # (!\CPU_RISCV|regs|rf~1834_combout  & 
// ((\CPU_RISCV|regs|rf~259_q )))))

	.dataa(\CPU_RISCV|regs|rf~291_q ),
	.datab(\CPU_RISCV|regs|rf~259_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1834_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1835_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1835 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~35feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~35feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~35feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \CPU_RISCV|regs|rf~35 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~35 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \CPU_RISCV|regs|rf~3 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~3 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~99feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~99feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~99feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \CPU_RISCV|regs|rf~99 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~99 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \CPU_RISCV|regs|rf~67 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~67 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1836 (
// Equation(s):
// \CPU_RISCV|regs|rf~1836_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~99_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~67_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~99_q ),
	.datac(\CPU_RISCV|regs|rf~67_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1836_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1836 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1837 (
// Equation(s):
// \CPU_RISCV|regs|rf~1837_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~1836_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1836_combout  & (\CPU_RISCV|regs|rf~35_q )) # (!\CPU_RISCV|regs|rf~1836_combout  & 
// ((\CPU_RISCV|regs|rf~3_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~35_q ),
	.datac(\CPU_RISCV|regs|rf~3_q ),
	.datad(\CPU_RISCV|regs|rf~1836_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1837_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1837 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1838 (
// Equation(s):
// \CPU_RISCV|regs|rf~1838_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1835_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~1837_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1835_combout ),
	.datad(\CPU_RISCV|regs|rf~1837_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1838_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1838 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1841 (
// Equation(s):
// \CPU_RISCV|regs|rf~1841_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1838_combout  & ((\CPU_RISCV|regs|rf~1840_combout ))) # (!\CPU_RISCV|regs|rf~1838_combout  & (\CPU_RISCV|regs|rf~1833_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1838_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1833_combout ),
	.datac(\CPU_RISCV|regs|rf~1840_combout ),
	.datad(\CPU_RISCV|regs|rf~1838_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1841_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1841 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~771feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~771feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~771feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \CPU_RISCV|regs|rf~771 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~771 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1966 (
// Equation(s):
// \CPU_RISCV|regs|rf~1966_combout  = (\CPU_RISCV|RD~8_combout  & (\imem|RAM~29_combout  & (\CPU_RISCV|reg_write~6_combout  & \CPU_RISCV|regs|rf~1933_combout )))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|reg_write~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1933_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1966_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1966 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \CPU_RISCV|regs|rf~899 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~899 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~643feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~643feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~643feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~643feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~643feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1964 (
// Equation(s):
// \CPU_RISCV|regs|rf~1964_combout  = (\CPU_RISCV|RD~8_combout  & (\CPU_RISCV|reg_write~6_combout  & (\CPU_RISCV|regs|rf~1925_combout  & \imem|RAM~29_combout )))

	.dataa(\CPU_RISCV|RD~8_combout ),
	.datab(\CPU_RISCV|reg_write~6_combout ),
	.datac(\CPU_RISCV|regs|rf~1925_combout ),
	.datad(\imem|RAM~29_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1964_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1964 .lut_mask = 16'h8000;
defparam \CPU_RISCV|regs|rf~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \CPU_RISCV|regs|rf~643 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~643 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \CPU_RISCV|regs|rf~515 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~515 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1846 (
// Equation(s):
// \CPU_RISCV|regs|rf~1846_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~643_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~515_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~643_q ),
	.datac(\CPU_RISCV|regs|rf~515_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1846_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1846 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1847 (
// Equation(s):
// \CPU_RISCV|regs|rf~1847_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1846_combout  & ((\CPU_RISCV|regs|rf~899_q ))) # (!\CPU_RISCV|regs|rf~1846_combout  & (\CPU_RISCV|regs|rf~771_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1846_combout ))))

	.dataa(\CPU_RISCV|regs|rf~771_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~899_q ),
	.datad(\CPU_RISCV|regs|rf~1846_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1847_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1847 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~835feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~835feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~835feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~835feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~835feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N31
dffeas \CPU_RISCV|regs|rf~835 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~835feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~835 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \CPU_RISCV|regs|rf~963 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~963 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~707feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~707feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~707feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N31
dffeas \CPU_RISCV|regs|rf~707 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~707 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \CPU_RISCV|regs|rf~579 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~579 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1844 (
// Equation(s):
// \CPU_RISCV|regs|rf~1844_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~707_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~579_q )))))

	.dataa(\CPU_RISCV|regs|rf~707_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~579_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1844_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1844 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1845 (
// Equation(s):
// \CPU_RISCV|regs|rf~1845_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1844_combout  & ((\CPU_RISCV|regs|rf~963_q ))) # (!\CPU_RISCV|regs|rf~1844_combout  & (\CPU_RISCV|regs|rf~835_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1844_combout ))))

	.dataa(\CPU_RISCV|regs|rf~835_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~963_q ),
	.datad(\CPU_RISCV|regs|rf~1844_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1845_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1845 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1848 (
// Equation(s):
// \CPU_RISCV|regs|rf~1848_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1845_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1847_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1847_combout ),
	.datad(\CPU_RISCV|regs|rf~1845_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1848_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1848 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~995feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~995feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~995feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~995feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~995feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \CPU_RISCV|regs|rf~995 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~995 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y36_N19
dffeas \CPU_RISCV|regs|rf~739 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~739 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~867feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~867feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~250_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~867feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \CPU_RISCV|regs|rf~867 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~867 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \CPU_RISCV|regs|rf~611 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~611 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1849 (
// Equation(s):
// \CPU_RISCV|regs|rf~1849_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~867_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~611_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~867_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~611_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1849_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1849 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1850 (
// Equation(s):
// \CPU_RISCV|regs|rf~1850_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1849_combout  & (\CPU_RISCV|regs|rf~995_q )) # (!\CPU_RISCV|regs|rf~1849_combout  & ((\CPU_RISCV|regs|rf~739_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1849_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~995_q ),
	.datac(\CPU_RISCV|regs|rf~739_q ),
	.datad(\CPU_RISCV|regs|rf~1849_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1850_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1850 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~931feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~931feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~931feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N27
dffeas \CPU_RISCV|regs|rf~931 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~931 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N27
dffeas \CPU_RISCV|regs|rf~675 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~675 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~803feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~803feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~803feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~803feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~803feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N25
dffeas \CPU_RISCV|regs|rf~803 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~803 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N13
dffeas \CPU_RISCV|regs|rf~547 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~250_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~547 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1842 (
// Equation(s):
// \CPU_RISCV|regs|rf~1842_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~803_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~547_q )))))

	.dataa(\CPU_RISCV|regs|rf~803_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~547_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1842_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1842 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1843 (
// Equation(s):
// \CPU_RISCV|regs|rf~1843_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1842_combout  & (\CPU_RISCV|regs|rf~931_q )) # (!\CPU_RISCV|regs|rf~1842_combout  & ((\CPU_RISCV|regs|rf~675_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1842_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~931_q ),
	.datac(\CPU_RISCV|regs|rf~675_q ),
	.datad(\CPU_RISCV|regs|rf~1842_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1843_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1843 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1851 (
// Equation(s):
// \CPU_RISCV|regs|rf~1851_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1848_combout  & (\CPU_RISCV|regs|rf~1850_combout )) # (!\CPU_RISCV|regs|rf~1848_combout  & ((\CPU_RISCV|regs|rf~1843_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1848_combout ))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~1848_combout ),
	.datac(\CPU_RISCV|regs|rf~1850_combout ),
	.datad(\CPU_RISCV|regs|rf~1843_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1851_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1851 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[3]~38 (
// Equation(s):
// \CPU_RISCV|regs|rd2[3]~38_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1841_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1851_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout  
// & ((\CPU_RISCV|regs|rf~1851_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1841_combout ),
	.datad(\CPU_RISCV|regs|rf~1851_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[3]~38 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N10
cycloneive_lcell_comb \dmem|RAM~2feeder (
// Equation(s):
// \dmem|RAM~2feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~2feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N11
dffeas \dmem|RAM~2 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~2 .is_wysiwyg = "true";
defparam \dmem|RAM~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \CPU_RISCV|regs|rf~34 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~34 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~290feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~290feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~290feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \CPU_RISCV|regs|rf~290 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~290 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \CPU_RISCV|regs|rf~258 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~258 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \CPU_RISCV|regs|rf~2 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1854 (
// Equation(s):
// \CPU_RISCV|regs|rf~1854_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~258_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~2_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~258_q ),
	.datac(\CPU_RISCV|regs|rf~2_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1854_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1854 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1855 (
// Equation(s):
// \CPU_RISCV|regs|rf~1855_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1854_combout  & ((\CPU_RISCV|regs|rf~290_q ))) # (!\CPU_RISCV|regs|rf~1854_combout  & (\CPU_RISCV|regs|rf~34_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1854_combout ))))

	.dataa(\CPU_RISCV|regs|rf~34_q ),
	.datab(\CPU_RISCV|regs|rf~290_q ),
	.datac(\CPU_RISCV|RS1[0]~11_combout ),
	.datad(\CPU_RISCV|regs|rf~1854_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1855_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1855 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~450feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~450feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~450feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \CPU_RISCV|regs|rf~450 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~450 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \CPU_RISCV|regs|rf~482 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~482 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~226feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~226feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~226feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \CPU_RISCV|regs|rf~226 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~226 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \CPU_RISCV|regs|rf~194 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~194 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1852 (
// Equation(s):
// \CPU_RISCV|regs|rf~1852_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~226_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~194_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~226_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~194_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1852_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1852 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1853 (
// Equation(s):
// \CPU_RISCV|regs|rf~1853_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1852_combout  & ((\CPU_RISCV|regs|rf~482_q ))) # (!\CPU_RISCV|regs|rf~1852_combout  & (\CPU_RISCV|regs|rf~450_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1852_combout ))))

	.dataa(\CPU_RISCV|regs|rf~450_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~482_q ),
	.datad(\CPU_RISCV|regs|rf~1852_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1853_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1853 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[2]~36 (
// Equation(s):
// \CPU_RISCV|regs|rd1[2]~36_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1853_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1855_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1855_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rf~1853_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[2]~36 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|regs|rd1[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N12
cycloneive_lcell_comb \imem|RAM~32 (
// Equation(s):
// \imem|RAM~32_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [5] & \CPU_RISCV|pc [2]))))) # (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~32_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~32 .lut_mask = 16'h3A80;
defparam \imem|RAM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|imm[2]~94 (
// Equation(s):
// \CPU_RISCV|imm[2]~94_combout  = (\CPU_RISCV|imm[4]~118_combout  & ((\imem|RAM~25_combout ) # ((\imem|RAM~32_combout  & \CPU_RISCV|imm[4]~117_combout )))) # (!\CPU_RISCV|imm[4]~118_combout  & (\imem|RAM~32_combout  & ((\CPU_RISCV|imm[4]~117_combout ))))

	.dataa(\CPU_RISCV|imm[4]~118_combout ),
	.datab(\imem|RAM~32_combout ),
	.datac(\imem|RAM~25_combout ),
	.datad(\CPU_RISCV|imm[4]~117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[2]~94 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|imm[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|imm[2]~112 (
// Equation(s):
// \CPU_RISCV|imm[2]~112_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[2]~94_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[2]~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[2]~112 .lut_mask = 16'h0500;
defparam \CPU_RISCV|imm[2]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|imm[1]~58 (
// Equation(s):
// \CPU_RISCV|imm[1]~58_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [2] & (((!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[1]~58 .lut_mask = 16'h0580;
defparam \CPU_RISCV|imm[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|imm[1]~123 (
// Equation(s):
// \CPU_RISCV|imm[1]~123_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|imm[1]~58_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|imm[1]~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[1]~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[1]~123 .lut_mask = 16'h0500;
defparam \CPU_RISCV|imm[1]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|imm[1]~113 (
// Equation(s):
// \CPU_RISCV|imm[1]~113_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[1]~123_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[1]~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[1]~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[1]~113 .lut_mask = 16'h0500;
defparam \CPU_RISCV|imm[1]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N28
cycloneive_lcell_comb \dmem|RAM~1feeder (
// Equation(s):
// \dmem|RAM~1feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~1feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N29
dffeas \dmem|RAM~1 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~1 .is_wysiwyg = "true";
defparam \dmem|RAM~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \CPU_RISCV|regs|rf~993 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~260_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~993 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \CPU_RISCV|regs|rf~737 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~737 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~865feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~865feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~865feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \CPU_RISCV|regs|rf~865 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~865 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N7
dffeas \CPU_RISCV|regs|rf~609 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~609 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1897 (
// Equation(s):
// \CPU_RISCV|regs|rf~1897_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~865_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~609_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~865_q ),
	.datac(\CPU_RISCV|regs|rf~609_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1897_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1897 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1898 (
// Equation(s):
// \CPU_RISCV|regs|rf~1898_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1897_combout  & (\CPU_RISCV|regs|rf~993_q )) # (!\CPU_RISCV|regs|rf~1897_combout  & ((\CPU_RISCV|regs|rf~737_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1897_combout ))))

	.dataa(\CPU_RISCV|regs|rf~993_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~737_q ),
	.datad(\CPU_RISCV|regs|rf~1897_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1898_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1898 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~929feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~929feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~929feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N7
dffeas \CPU_RISCV|regs|rf~929 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~929 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N15
dffeas \CPU_RISCV|regs|rf~673 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~673 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~801feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~801feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~801feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~801feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~801feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N9
dffeas \CPU_RISCV|regs|rf~801 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~801 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N29
dffeas \CPU_RISCV|regs|rf~545 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~545 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1890 (
// Equation(s):
// \CPU_RISCV|regs|rf~1890_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~801_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~545_q )))))

	.dataa(\CPU_RISCV|regs|rf~801_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~545_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1890_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1890 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1891 (
// Equation(s):
// \CPU_RISCV|regs|rf~1891_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1890_combout  & (\CPU_RISCV|regs|rf~929_q )) # (!\CPU_RISCV|regs|rf~1890_combout  & ((\CPU_RISCV|regs|rf~673_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1890_combout ))))

	.dataa(\CPU_RISCV|regs|rf~929_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~673_q ),
	.datad(\CPU_RISCV|regs|rf~1890_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1891_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1891 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~769feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~769feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~769feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \CPU_RISCV|regs|rf~769 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~769 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \CPU_RISCV|regs|rf~897 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~897 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~641feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~641feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~641feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~641feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~641feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \CPU_RISCV|regs|rf~641 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~641 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N7
dffeas \CPU_RISCV|regs|rf~513 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~513 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1894 (
// Equation(s):
// \CPU_RISCV|regs|rf~1894_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~641_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~513_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~641_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~513_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1894_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1894 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1895 (
// Equation(s):
// \CPU_RISCV|regs|rf~1895_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1894_combout  & ((\CPU_RISCV|regs|rf~897_q ))) # (!\CPU_RISCV|regs|rf~1894_combout  & (\CPU_RISCV|regs|rf~769_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1894_combout ))))

	.dataa(\CPU_RISCV|regs|rf~769_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~897_q ),
	.datad(\CPU_RISCV|regs|rf~1894_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1895_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1895 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~833feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~833feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~833feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \CPU_RISCV|regs|rf~833 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~833 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N27
dffeas \CPU_RISCV|regs|rf~961 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~961 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~705feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~705feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~705feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N29
dffeas \CPU_RISCV|regs|rf~705 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~705 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \CPU_RISCV|regs|rf~577 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~577 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1892 (
// Equation(s):
// \CPU_RISCV|regs|rf~1892_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~705_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~577_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~705_q ),
	.datac(\CPU_RISCV|regs|rf~577_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1892_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1892 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1893 (
// Equation(s):
// \CPU_RISCV|regs|rf~1893_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1892_combout  & ((\CPU_RISCV|regs|rf~961_q ))) # (!\CPU_RISCV|regs|rf~1892_combout  & (\CPU_RISCV|regs|rf~833_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1892_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~833_q ),
	.datac(\CPU_RISCV|regs|rf~961_q ),
	.datad(\CPU_RISCV|regs|rf~1892_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1893_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1893 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1896 (
// Equation(s):
// \CPU_RISCV|regs|rf~1896_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1893_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1895_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1895_combout ),
	.datad(\CPU_RISCV|regs|rf~1893_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1896_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1896 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1899 (
// Equation(s):
// \CPU_RISCV|regs|rf~1899_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1896_combout  & (\CPU_RISCV|regs|rf~1898_combout )) # (!\CPU_RISCV|regs|rf~1896_combout  & ((\CPU_RISCV|regs|rf~1891_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1896_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1898_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1891_combout ),
	.datad(\CPU_RISCV|regs|rf~1896_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1899_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1899 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~449feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~449feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~449feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N3
dffeas \CPU_RISCV|regs|rf~449 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~449 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N9
dffeas \CPU_RISCV|regs|rf~481 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~481 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~417feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~417feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~417feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N29
dffeas \CPU_RISCV|regs|rf~417 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~417 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N29
dffeas \CPU_RISCV|regs|rf~385 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~385 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1887 (
// Equation(s):
// \CPU_RISCV|regs|rf~1887_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~417_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~385_q )))))

	.dataa(\CPU_RISCV|regs|rf~417_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~385_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1887_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1887 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1888 (
// Equation(s):
// \CPU_RISCV|regs|rf~1888_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1887_combout  & ((\CPU_RISCV|regs|rf~481_q ))) # (!\CPU_RISCV|regs|rf~1887_combout  & (\CPU_RISCV|regs|rf~449_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1887_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~449_q ),
	.datac(\CPU_RISCV|regs|rf~481_q ),
	.datad(\CPU_RISCV|regs|rf~1887_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1888_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1888 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~161feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~161feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~161feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \CPU_RISCV|regs|rf~161 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~161 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \CPU_RISCV|regs|rf~129 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~129 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1879 (
// Equation(s):
// \CPU_RISCV|regs|rf~1879_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~161_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~129_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~161_q ),
	.datac(\CPU_RISCV|regs|rf~129_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1879_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1879 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N11
dffeas \CPU_RISCV|regs|rf~193 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~193 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N5
dffeas \CPU_RISCV|regs|rf~225 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~225 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1880 (
// Equation(s):
// \CPU_RISCV|regs|rf~1880_combout  = (\CPU_RISCV|regs|rf~1879_combout  & (((\CPU_RISCV|regs|rf~225_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1879_combout  & (\CPU_RISCV|regs|rf~193_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1879_combout ),
	.datab(\CPU_RISCV|regs|rf~193_q ),
	.datac(\CPU_RISCV|regs|rf~225_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1880_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1880 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y35_N25
dffeas \CPU_RISCV|regs|rf~1 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \imem|RAM~17 (
// Equation(s):
// \imem|RAM~17_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (\CPU_RISCV|pc [4])))) # (!\CPU_RISCV|pc [5] & (((\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~17_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~17 .lut_mask = 16'h48F0;
defparam \imem|RAM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~33feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~33feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~33feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \CPU_RISCV|regs|rf~33 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~33 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~97feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~97feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~97feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N17
dffeas \CPU_RISCV|regs|rf~97 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~97 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N19
dffeas \CPU_RISCV|regs|rf~65 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~65 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1883 (
// Equation(s):
// \CPU_RISCV|regs|rf~1883_combout  = (\imem|RAM~18_combout  & ((\CPU_RISCV|regs|rf~97_q ) # ((!\imem|RAM~17_combout )))) # (!\imem|RAM~18_combout  & (((\CPU_RISCV|regs|rf~65_q  & \imem|RAM~17_combout ))))

	.dataa(\imem|RAM~18_combout ),
	.datab(\CPU_RISCV|regs|rf~97_q ),
	.datac(\CPU_RISCV|regs|rf~65_q ),
	.datad(\imem|RAM~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1883_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1883 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1884 (
// Equation(s):
// \CPU_RISCV|regs|rf~1884_combout  = (\imem|RAM~17_combout  & (((\CPU_RISCV|regs|rf~1883_combout )))) # (!\imem|RAM~17_combout  & ((\CPU_RISCV|regs|rf~1883_combout  & (\CPU_RISCV|regs|rf~33_q )) # (!\CPU_RISCV|regs|rf~1883_combout  & 
// ((\CPU_RISCV|regs|rf~1_q )))))

	.dataa(\imem|RAM~17_combout ),
	.datab(\CPU_RISCV|regs|rf~33_q ),
	.datac(\CPU_RISCV|regs|rf~1_q ),
	.datad(\CPU_RISCV|regs|rf~1883_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1884_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1884 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1885 (
// Equation(s):
// \CPU_RISCV|regs|rf~1885_combout  = (\imem|RAM~12_combout  & ((\CPU_RISCV|RS1~14_combout  & (\CPU_RISCV|regs|rf~1_q )) # (!\CPU_RISCV|RS1~14_combout  & ((\CPU_RISCV|regs|rf~1884_combout ))))) # (!\imem|RAM~12_combout  & (\CPU_RISCV|regs|rf~1_q ))

	.dataa(\CPU_RISCV|regs|rf~1_q ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|RS1~14_combout ),
	.datad(\CPU_RISCV|regs|rf~1884_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1885_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1885 .lut_mask = 16'hAEA2;
defparam \CPU_RISCV|regs|rf~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \CPU_RISCV|regs|rf~257 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~257 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~353feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~353feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~353feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N21
dffeas \CPU_RISCV|regs|rf~353 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~353 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \CPU_RISCV|regs|rf~321 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~260_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~321 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1881 (
// Equation(s):
// \CPU_RISCV|regs|rf~1881_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~353_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~321_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~353_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~321_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1881_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1881 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1882 (
// Equation(s):
// \CPU_RISCV|regs|rf~1882_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~1881_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1881_combout  & (\CPU_RISCV|regs|rf~289_q )) # (!\CPU_RISCV|regs|rf~1881_combout  & 
// ((\CPU_RISCV|regs|rf~257_q )))))

	.dataa(\CPU_RISCV|regs|rf~289_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~257_q ),
	.datad(\CPU_RISCV|regs|rf~1881_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1882_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1882 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1886 (
// Equation(s):
// \CPU_RISCV|regs|rf~1886_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1882_combout ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1885_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1885_combout ),
	.datad(\CPU_RISCV|regs|rf~1882_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1886_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1886 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1889 (
// Equation(s):
// \CPU_RISCV|regs|rf~1889_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1886_combout  & (\CPU_RISCV|regs|rf~1888_combout )) # (!\CPU_RISCV|regs|rf~1886_combout  & ((\CPU_RISCV|regs|rf~1880_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1886_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1888_combout ),
	.datac(\CPU_RISCV|regs|rf~1880_combout ),
	.datad(\CPU_RISCV|regs|rf~1886_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1889_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1889 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[1]~40 (
// Equation(s):
// \CPU_RISCV|regs|rd2[1]~40_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1899_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1889_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & ((\CPU_RISCV|regs|rf~1889_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1899_combout ),
	.datad(\CPU_RISCV|regs|rf~1889_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[1]~40 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|imm[0]~95 (
// Equation(s):
// \CPU_RISCV|imm[0]~95_combout  = (\CPU_RISCV|I_type~6_combout  & (\imem|RAM~18_combout )) # (!\CPU_RISCV|I_type~6_combout  & (((!\imem|RAM~27_combout  & \CPU_RISCV|Equal4~14_combout ))))

	.dataa(\CPU_RISCV|I_type~6_combout ),
	.datab(\imem|RAM~18_combout ),
	.datac(\imem|RAM~27_combout ),
	.datad(\CPU_RISCV|Equal4~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[0]~95 .lut_mask = 16'h8D88;
defparam \CPU_RISCV|imm[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|imm[0]~114 (
// Equation(s):
// \CPU_RISCV|imm[0]~114_combout  = (!\CPU_RISCV|pc [7] & (\CPU_RISCV|imm[0]~95_combout  & !\CPU_RISCV|pc [6]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|imm[0]~95_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[0]~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[0]~114 .lut_mask = 16'h0030;
defparam \CPU_RISCV|imm[0]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|Equal6~1 (
// Equation(s):
// \CPU_RISCV|Equal6~1_combout  = (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal6~1 .lut_mask = 16'h0204;
defparam \CPU_RISCV|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|Add2~0 (
// Equation(s):
// \CPU_RISCV|Add2~0_combout  = (\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  $ (VCC))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  & VCC))
// \CPU_RISCV|Add2~1  = CARRY((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|regs|rd1[0]~37_combout ))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add2~0_combout ),
	.cout(\CPU_RISCV|Add2~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|next_pc[0]~1 (
// Equation(s):
// \CPU_RISCV|next_pc[0]~1_combout  = (\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~0_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~0_combout ))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add3~0_combout ),
	.datad(\CPU_RISCV|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|next_pc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|next_pc[0]~1 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|next_pc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|funct3[0]~0 (
// Equation(s):
// \CPU_RISCV|funct3[0]~0_combout  = (\imem|RAM~19_combout  & (\imem|RAM~12_combout  & ((\CPU_RISCV|I_type~6_combout ) # (!\CPU_RISCV|RS1~14_combout ))))

	.dataa(\imem|RAM~19_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|I_type~6_combout ),
	.datad(\CPU_RISCV|RS1~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|funct3[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|funct3[0]~0 .lut_mask = 16'h8088;
defparam \CPU_RISCV|funct3[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|funct3[2]~1 (
// Equation(s):
// \CPU_RISCV|funct3[2]~1_combout  = (\imem|RAM~29_combout  & ((\CPU_RISCV|I_type~6_combout ) # (!\CPU_RISCV|RS1~14_combout )))

	.dataa(\CPU_RISCV|I_type~6_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|RS1~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|funct3[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|funct3[2]~1 .lut_mask = 16'h88CC;
defparam \CPU_RISCV|funct3[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N28
cycloneive_lcell_comb \imem|RAM~20 (
// Equation(s):
// \imem|RAM~20_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [5] & \CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~20_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~20 .lut_mask = 16'h2040;
defparam \imem|RAM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N8
cycloneive_lcell_comb \imem|RAM~33 (
// Equation(s):
// \imem|RAM~33_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \imem|RAM~20_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(\imem|RAM~20_combout ),
	.cin(gnd),
	.combout(\imem|RAM~33_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~33 .lut_mask = 16'h1100;
defparam \imem|RAM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|jump_add~0 (
// Equation(s):
// \CPU_RISCV|jump_add~0_combout  = (\CPU_RISCV|Equal5~1_combout  & (((\CPU_RISCV|RS1~14_combout  & !\CPU_RISCV|I_type~6_combout )) # (!\imem|RAM~33_combout )))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\CPU_RISCV|I_type~6_combout ),
	.datac(\imem|RAM~33_combout ),
	.datad(\CPU_RISCV|Equal5~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|jump_add~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|jump_add~0 .lut_mask = 16'h2F00;
defparam \CPU_RISCV|jump_add~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \CPU_RISCV|regs|rf~458 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~458 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~394feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~394feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~394feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N7
dffeas \CPU_RISCV|regs|rf~394 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~394 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1677 (
// Equation(s):
// \CPU_RISCV|regs|rf~1677_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~458_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~394_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~458_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~394_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1677_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1677 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \CPU_RISCV|regs|rf~426 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~426 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1678 (
// Equation(s):
// \CPU_RISCV|regs|rf~1678_combout  = (\CPU_RISCV|regs|rf~1677_combout  & ((\CPU_RISCV|regs|rf~490_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1677_combout  & (((\CPU_RISCV|regs|rf~426_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~490_q ),
	.datab(\CPU_RISCV|regs|rf~1677_combout ),
	.datac(\CPU_RISCV|regs|rf~426_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1678_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1678 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~330feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~330feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~330feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~330feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~330feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \CPU_RISCV|regs|rf~330 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~330feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~330 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \CPU_RISCV|regs|rf~362 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~362 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~298feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~298feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~298feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N5
dffeas \CPU_RISCV|regs|rf~298 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~298 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~266feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~266feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~266feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \CPU_RISCV|regs|rf~266 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~266 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1672 (
// Equation(s):
// \CPU_RISCV|regs|rf~1672_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~298_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~266_q )))))

	.dataa(\CPU_RISCV|regs|rf~298_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~266_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1672_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1672 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1673 (
// Equation(s):
// \CPU_RISCV|regs|rf~1673_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1672_combout  & ((\CPU_RISCV|regs|rf~362_q ))) # (!\CPU_RISCV|regs|rf~1672_combout  & (\CPU_RISCV|regs|rf~330_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1672_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~330_q ),
	.datac(\CPU_RISCV|regs|rf~362_q ),
	.datad(\CPU_RISCV|regs|rf~1672_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1673_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1673 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~42feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~42feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~42feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N27
dffeas \CPU_RISCV|regs|rf~42 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~42 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~10feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~10feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~10feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~10feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~10feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N1
dffeas \CPU_RISCV|regs|rf~10 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~10feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~10 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1676 (
// Equation(s):
// \CPU_RISCV|regs|rf~1676_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~42_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~10_q )))))

	.dataa(\CPU_RISCV|regs|rf~42_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|RS2[0]~36_combout ),
	.datad(\CPU_RISCV|regs|rf~10_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1676_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1676 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~234feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~234feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~234feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \CPU_RISCV|regs|rf~234 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~234 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \CPU_RISCV|regs|rf~170 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~170 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~202feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~202feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~202feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \CPU_RISCV|regs|rf~202 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~202 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \CPU_RISCV|regs|rf~138 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~138 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1674 (
// Equation(s):
// \CPU_RISCV|regs|rf~1674_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~202_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~138_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~202_q ),
	.datac(\CPU_RISCV|regs|rf~138_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1674_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1674 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1675 (
// Equation(s):
// \CPU_RISCV|regs|rf~1675_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1674_combout  & (\CPU_RISCV|regs|rf~234_q )) # (!\CPU_RISCV|regs|rf~1674_combout  & ((\CPU_RISCV|regs|rf~170_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1674_combout ))))

	.dataa(\CPU_RISCV|regs|rf~234_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~170_q ),
	.datad(\CPU_RISCV|regs|rf~1674_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1675_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1675 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1989 (
// Equation(s):
// \CPU_RISCV|regs|rf~1989_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1675_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1676_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1676_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1675_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1989_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1989 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1679 (
// Equation(s):
// \CPU_RISCV|regs|rf~1679_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1989_combout  & (\CPU_RISCV|regs|rf~1678_combout )) # (!\CPU_RISCV|regs|rf~1989_combout  & ((\CPU_RISCV|regs|rf~1673_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1989_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1678_combout ),
	.datac(\CPU_RISCV|regs|rf~1673_combout ),
	.datad(\CPU_RISCV|regs|rf~1989_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1679_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1679 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~714feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~714feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~714feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~714feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~714feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \CPU_RISCV|regs|rf~714 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~714feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~714 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \CPU_RISCV|regs|rf~970 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~970 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~842feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~842feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~842feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N9
dffeas \CPU_RISCV|regs|rf~842 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~842 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \CPU_RISCV|regs|rf~586 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~586 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1680 (
// Equation(s):
// \CPU_RISCV|regs|rf~1680_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~842_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~586_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~842_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~586_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1680_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1680 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1681 (
// Equation(s):
// \CPU_RISCV|regs|rf~1681_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1680_combout  & ((\CPU_RISCV|regs|rf~970_q ))) # (!\CPU_RISCV|regs|rf~1680_combout  & (\CPU_RISCV|regs|rf~714_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1680_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~714_q ),
	.datac(\CPU_RISCV|regs|rf~970_q ),
	.datad(\CPU_RISCV|regs|rf~1680_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1681_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1681 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N5
dffeas \CPU_RISCV|regs|rf~746 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~746 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N31
dffeas \CPU_RISCV|regs|rf~618 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~618 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1685 (
// Equation(s):
// \CPU_RISCV|regs|rf~1685_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~746_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~618_q )))))

	.dataa(\CPU_RISCV|regs|rf~746_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~618_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1685_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1685 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \CPU_RISCV|regs|rf~874 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~874 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1002feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1002feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1002feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1002feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~1002feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N21
dffeas \CPU_RISCV|regs|rf~1002 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1002 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1686 (
// Equation(s):
// \CPU_RISCV|regs|rf~1686_combout  = (\CPU_RISCV|regs|rf~1685_combout  & (((\CPU_RISCV|regs|rf~1002_q )) # (!\CPU_RISCV|RS2[3]~37_combout ))) # (!\CPU_RISCV|regs|rf~1685_combout  & (\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~874_q )))

	.dataa(\CPU_RISCV|regs|rf~1685_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~874_q ),
	.datad(\CPU_RISCV|regs|rf~1002_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1686_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1686 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~778feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~778feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~778feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~778feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~778feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \CPU_RISCV|regs|rf~778 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~778feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~778 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \CPU_RISCV|regs|rf~522 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~522 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1684 (
// Equation(s):
// \CPU_RISCV|regs|rf~1684_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~778_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~522_q )))))

	.dataa(\CPU_RISCV|regs|rf~778_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~522_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1684_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1684 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~810feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~810feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~810feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N27
dffeas \CPU_RISCV|regs|rf~810 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~810 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \CPU_RISCV|regs|rf~938 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~938 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~682feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~682feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~682feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N5
dffeas \CPU_RISCV|regs|rf~682 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~682 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \CPU_RISCV|regs|rf~554 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~554 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1682 (
// Equation(s):
// \CPU_RISCV|regs|rf~1682_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~682_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~554_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~682_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~554_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1682_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1682 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1683 (
// Equation(s):
// \CPU_RISCV|regs|rf~1683_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1682_combout  & ((\CPU_RISCV|regs|rf~938_q ))) # (!\CPU_RISCV|regs|rf~1682_combout  & (\CPU_RISCV|regs|rf~810_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1682_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~810_q ),
	.datac(\CPU_RISCV|regs|rf~938_q ),
	.datad(\CPU_RISCV|regs|rf~1682_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1683_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1683 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1988 (
// Equation(s):
// \CPU_RISCV|regs|rf~1988_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1683_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1684_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1684_combout ),
	.datad(\CPU_RISCV|regs|rf~1683_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1988_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1988 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1687 (
// Equation(s):
// \CPU_RISCV|regs|rf~1687_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1988_combout  & ((\CPU_RISCV|regs|rf~1686_combout ))) # (!\CPU_RISCV|regs|rf~1988_combout  & (\CPU_RISCV|regs|rf~1681_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1988_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1681_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1686_combout ),
	.datad(\CPU_RISCV|regs|rf~1988_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1687_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1687 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[10]~31 (
// Equation(s):
// \CPU_RISCV|regs|rd2[10]~31_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1679_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1687_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1687_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1679_combout ),
	.datad(\CPU_RISCV|regs|rf~1687_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[10]~31 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N31
dffeas \CPU_RISCV|regs|rf~457 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~457 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \CPU_RISCV|regs|rf~489 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~489 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \CPU_RISCV|regs|rf~233 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~233 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \CPU_RISCV|regs|rf~201 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~201 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1688 (
// Equation(s):
// \CPU_RISCV|regs|rf~1688_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~233_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~201_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~233_q ),
	.datac(\CPU_RISCV|regs|rf~201_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1688_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1688 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1689 (
// Equation(s):
// \CPU_RISCV|regs|rf~1689_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1688_combout  & ((\CPU_RISCV|regs|rf~489_q ))) # (!\CPU_RISCV|regs|rf~1688_combout  & (\CPU_RISCV|regs|rf~457_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1688_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~457_q ),
	.datac(\CPU_RISCV|regs|rf~489_q ),
	.datad(\CPU_RISCV|regs|rf~1688_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1689_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1689 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~297feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~297feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~297feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \CPU_RISCV|regs|rf~297 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~297 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \CPU_RISCV|regs|rf~265 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~265 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N17
dffeas \CPU_RISCV|regs|rf~9 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~9 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1690 (
// Equation(s):
// \CPU_RISCV|regs|rf~1690_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~265_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~9_q )))))

	.dataa(\CPU_RISCV|regs|rf~265_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~9_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1690_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1690 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1691 (
// Equation(s):
// \CPU_RISCV|regs|rf~1691_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1690_combout  & ((\CPU_RISCV|regs|rf~297_q ))) # (!\CPU_RISCV|regs|rf~1690_combout  & (\CPU_RISCV|regs|rf~41_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1690_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~41_q ),
	.datac(\CPU_RISCV|regs|rf~297_q ),
	.datad(\CPU_RISCV|regs|rf~1690_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1691_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1691 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[9]~31 (
// Equation(s):
// \CPU_RISCV|regs|rd1[9]~31_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1689_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1691_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1689_combout ),
	.datad(\CPU_RISCV|regs|rf~1691_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[9]~31 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd1[9]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~712feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~712feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~712feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \CPU_RISCV|regs|rf~712 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~712 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \CPU_RISCV|regs|rf~968 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~968 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~840feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~840feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~840feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \CPU_RISCV|regs|rf~840 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~840 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N9
dffeas \CPU_RISCV|regs|rf~584 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~584 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1724 (
// Equation(s):
// \CPU_RISCV|regs|rf~1724_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~840_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~584_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~840_q ),
	.datac(\CPU_RISCV|regs|rf~584_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1724_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1724 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1725 (
// Equation(s):
// \CPU_RISCV|regs|rf~1725_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1724_combout  & ((\CPU_RISCV|regs|rf~968_q ))) # (!\CPU_RISCV|regs|rf~1724_combout  & (\CPU_RISCV|regs|rf~712_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1724_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~712_q ),
	.datac(\CPU_RISCV|regs|rf~968_q ),
	.datad(\CPU_RISCV|regs|rf~1724_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1725_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1725 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1000feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1000feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~223_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1000feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1000feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~1000feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y31_N15
dffeas \CPU_RISCV|regs|rf~1000 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1000 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \CPU_RISCV|regs|rf~872 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~872 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N19
dffeas \CPU_RISCV|regs|rf~744 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~744 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \CPU_RISCV|regs|rf~616 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~616 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1729 (
// Equation(s):
// \CPU_RISCV|regs|rf~1729_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~744_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~616_q )))))

	.dataa(\CPU_RISCV|regs|rf~744_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~616_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1729_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1729 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1730 (
// Equation(s):
// \CPU_RISCV|regs|rf~1730_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1729_combout  & (\CPU_RISCV|regs|rf~1000_q )) # (!\CPU_RISCV|regs|rf~1729_combout  & ((\CPU_RISCV|regs|rf~872_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1729_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1000_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~872_q ),
	.datad(\CPU_RISCV|regs|rf~1729_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1730_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1730 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~808feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~808feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~223_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~808feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \CPU_RISCV|regs|rf~808 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~808 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \CPU_RISCV|regs|rf~936 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~936 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~680feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~680feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~223_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~680feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \CPU_RISCV|regs|rf~680 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~680 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \CPU_RISCV|regs|rf~552 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~552 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1726 (
// Equation(s):
// \CPU_RISCV|regs|rf~1726_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~680_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~552_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~680_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~552_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1726_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1726 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1727 (
// Equation(s):
// \CPU_RISCV|regs|rf~1727_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1726_combout  & ((\CPU_RISCV|regs|rf~936_q ))) # (!\CPU_RISCV|regs|rf~1726_combout  & (\CPU_RISCV|regs|rf~808_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1726_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~808_q ),
	.datac(\CPU_RISCV|regs|rf~936_q ),
	.datad(\CPU_RISCV|regs|rf~1726_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1727_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1727 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~776feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~776feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~776feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~776feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~776feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N23
dffeas \CPU_RISCV|regs|rf~776 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~776 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N23
dffeas \CPU_RISCV|regs|rf~520 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~520 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1728 (
// Equation(s):
// \CPU_RISCV|regs|rf~1728_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~776_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~520_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~776_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~520_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1728_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1728 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1986 (
// Equation(s):
// \CPU_RISCV|regs|rf~1986_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1727_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~1728_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1727_combout ),
	.datad(\CPU_RISCV|regs|rf~1728_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1986_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1986 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1731 (
// Equation(s):
// \CPU_RISCV|regs|rf~1731_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1986_combout  & ((\CPU_RISCV|regs|rf~1730_combout ))) # (!\CPU_RISCV|regs|rf~1986_combout  & (\CPU_RISCV|regs|rf~1725_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1986_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1725_combout ),
	.datac(\CPU_RISCV|regs|rf~1730_combout ),
	.datad(\CPU_RISCV|regs|rf~1986_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1731_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1731 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~488feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~488feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~488feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~488feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~488feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \CPU_RISCV|regs|rf~488 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~488feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~488 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \CPU_RISCV|regs|rf~424 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~424 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \CPU_RISCV|regs|rf~456 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~456 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \CPU_RISCV|regs|rf~392 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~392 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1721 (
// Equation(s):
// \CPU_RISCV|regs|rf~1721_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~456_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~392_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~456_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~392_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1721_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1721 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1722 (
// Equation(s):
// \CPU_RISCV|regs|rf~1722_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1721_combout  & (\CPU_RISCV|regs|rf~488_q )) # (!\CPU_RISCV|regs|rf~1721_combout  & ((\CPU_RISCV|regs|rf~424_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1721_combout ))))

	.dataa(\CPU_RISCV|regs|rf~488_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~424_q ),
	.datad(\CPU_RISCV|regs|rf~1721_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1722_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1722 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~328feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~328feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~223_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~328feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \CPU_RISCV|regs|rf~328 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~328 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \CPU_RISCV|regs|rf~360 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~360 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \CPU_RISCV|regs|rf~296 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~296 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N7
dffeas \CPU_RISCV|regs|rf~264 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~264 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1716 (
// Equation(s):
// \CPU_RISCV|regs|rf~1716_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~296_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~264_q )))))

	.dataa(\CPU_RISCV|regs|rf~296_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~264_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1716_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1716 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1717 (
// Equation(s):
// \CPU_RISCV|regs|rf~1717_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1716_combout  & ((\CPU_RISCV|regs|rf~360_q ))) # (!\CPU_RISCV|regs|rf~1716_combout  & (\CPU_RISCV|regs|rf~328_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1716_combout ))))

	.dataa(\CPU_RISCV|regs|rf~328_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~360_q ),
	.datad(\CPU_RISCV|regs|rf~1716_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1717_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1717 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~232feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~232feeder_combout  = \CPU_RISCV|comb~223_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~223_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~232feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \CPU_RISCV|regs|rf~232 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~232 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \CPU_RISCV|regs|rf~168 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~168 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \CPU_RISCV|regs|rf~200 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~200 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \CPU_RISCV|regs|rf~136 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~136 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1718 (
// Equation(s):
// \CPU_RISCV|regs|rf~1718_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~200_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~136_q )))))

	.dataa(\CPU_RISCV|regs|rf~200_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~136_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1718_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1718 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1719 (
// Equation(s):
// \CPU_RISCV|regs|rf~1719_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1718_combout  & (\CPU_RISCV|regs|rf~232_q )) # (!\CPU_RISCV|regs|rf~1718_combout  & ((\CPU_RISCV|regs|rf~168_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1718_combout ))))

	.dataa(\CPU_RISCV|regs|rf~232_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~168_q ),
	.datad(\CPU_RISCV|regs|rf~1718_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1719_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1719 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \CPU_RISCV|regs|rf~8 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~8 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1720 (
// Equation(s):
// \CPU_RISCV|regs|rf~1720_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~40_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~8_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~8_q ),
	.datac(\CPU_RISCV|regs|rf~40_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1720_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1720 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1987 (
// Equation(s):
// \CPU_RISCV|regs|rf~1987_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1719_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1720_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1719_combout ),
	.datad(\CPU_RISCV|regs|rf~1720_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1987_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1987 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1723 (
// Equation(s):
// \CPU_RISCV|regs|rf~1723_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1987_combout  & (\CPU_RISCV|regs|rf~1722_combout )) # (!\CPU_RISCV|regs|rf~1987_combout  & ((\CPU_RISCV|regs|rf~1717_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1987_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1722_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1717_combout ),
	.datad(\CPU_RISCV|regs|rf~1987_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1723_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1723 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[8]~33 (
// Equation(s):
// \CPU_RISCV|regs|rd2[8]~33_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1723_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1731_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout  
// & (\CPU_RISCV|regs|rf~1731_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1731_combout ),
	.datad(\CPU_RISCV|regs|rf~1723_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[8]~33 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \CPU_RISCV|regs|rf~455 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~455 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \CPU_RISCV|regs|rf~487 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~487 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \CPU_RISCV|regs|rf~231 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~231 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \CPU_RISCV|regs|rf~199 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~199 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1732 (
// Equation(s):
// \CPU_RISCV|regs|rf~1732_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~231_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~199_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~231_q ),
	.datac(\CPU_RISCV|regs|rf~199_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1732_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1732 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1733 (
// Equation(s):
// \CPU_RISCV|regs|rf~1733_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1732_combout  & ((\CPU_RISCV|regs|rf~487_q ))) # (!\CPU_RISCV|regs|rf~1732_combout  & (\CPU_RISCV|regs|rf~455_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1732_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~455_q ),
	.datac(\CPU_RISCV|regs|rf~487_q ),
	.datad(\CPU_RISCV|regs|rf~1732_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1733_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1733 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~295feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~295feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~229_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~295feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N7
dffeas \CPU_RISCV|regs|rf~295 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~295 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N19
dffeas \CPU_RISCV|regs|rf~39 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~39 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~263feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~263feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~263feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~263feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~263feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \CPU_RISCV|regs|rf~263 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~263 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \CPU_RISCV|regs|rf~7 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~7 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1734 (
// Equation(s):
// \CPU_RISCV|regs|rf~1734_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~263_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~7_q )))))

	.dataa(\CPU_RISCV|regs|rf~263_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~7_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1734_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1734 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1735 (
// Equation(s):
// \CPU_RISCV|regs|rf~1735_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1734_combout  & (\CPU_RISCV|regs|rf~295_q )) # (!\CPU_RISCV|regs|rf~1734_combout  & ((\CPU_RISCV|regs|rf~39_q ))))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1734_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~295_q ),
	.datac(\CPU_RISCV|regs|rf~39_q ),
	.datad(\CPU_RISCV|regs|rf~1734_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1735_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1735 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[7]~33 (
// Equation(s):
// \CPU_RISCV|regs|rd1[7]~33_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1733_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1735_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1733_combout ),
	.datad(\CPU_RISCV|regs|rf~1735_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[7]~33 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd1[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|imm[9]~98 (
// Equation(s):
// \CPU_RISCV|imm[9]~98_combout  = (\imem|RAM~29_combout  & ((\CPU_RISCV|Equal4~14_combout ) # ((\CPU_RISCV|Equal5~1_combout ) # (\CPU_RISCV|I_type~6_combout ))))

	.dataa(\CPU_RISCV|Equal4~14_combout ),
	.datab(\imem|RAM~29_combout ),
	.datac(\CPU_RISCV|Equal5~1_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[9]~98 .lut_mask = 16'hCCC8;
defparam \CPU_RISCV|imm[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N16
cycloneive_lcell_comb \imem|RAM~35 (
// Equation(s):
// \imem|RAM~35_combout  = (\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] $ (!\CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\imem|RAM~35_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~35 .lut_mask = 16'h0090;
defparam \imem|RAM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|imm[30]~96 (
// Equation(s):
// \CPU_RISCV|imm[30]~96_combout  = (\CPU_RISCV|Equal4~14_combout ) # ((\CPU_RISCV|Equal5~1_combout ) # (\CPU_RISCV|I_type~6_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|Equal4~14_combout ),
	.datac(\CPU_RISCV|Equal5~1_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~96 .lut_mask = 16'hFFFC;
defparam \CPU_RISCV|imm[30]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|imm[5]~97 (
// Equation(s):
// \CPU_RISCV|imm[5]~97_combout  = (\imem|RAM~12_combout  & (\imem|RAM~35_combout  & ((\CPU_RISCV|imm[4]~116_combout ) # (\CPU_RISCV|imm[30]~96_combout ))))

	.dataa(\imem|RAM~12_combout ),
	.datab(\imem|RAM~35_combout ),
	.datac(\CPU_RISCV|imm[4]~116_combout ),
	.datad(\CPU_RISCV|imm[30]~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[5]~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[5]~97 .lut_mask = 16'h8880;
defparam \CPU_RISCV|imm[5]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|Add2~8 (
// Equation(s):
// \CPU_RISCV|Add2~8_combout  = ((\CPU_RISCV|regs|rd1[4]~42_combout  $ (\CPU_RISCV|imm[4]~121_combout  $ (!\CPU_RISCV|Add2~7 )))) # (GND)
// \CPU_RISCV|Add2~9  = CARRY((\CPU_RISCV|regs|rd1[4]~42_combout  & ((\CPU_RISCV|imm[4]~121_combout ) # (!\CPU_RISCV|Add2~7 ))) # (!\CPU_RISCV|regs|rd1[4]~42_combout  & (\CPU_RISCV|imm[4]~121_combout  & !\CPU_RISCV|Add2~7 )))

	.dataa(\CPU_RISCV|regs|rd1[4]~42_combout ),
	.datab(\CPU_RISCV|imm[4]~121_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~7 ),
	.combout(\CPU_RISCV|Add2~8_combout ),
	.cout(\CPU_RISCV|Add2~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|Add2~10 (
// Equation(s):
// \CPU_RISCV|Add2~10_combout  = (\CPU_RISCV|regs|rd1[5]~34_combout  & ((\CPU_RISCV|imm[5]~97_combout  & (\CPU_RISCV|Add2~9  & VCC)) # (!\CPU_RISCV|imm[5]~97_combout  & (!\CPU_RISCV|Add2~9 )))) # (!\CPU_RISCV|regs|rd1[5]~34_combout  & 
// ((\CPU_RISCV|imm[5]~97_combout  & (!\CPU_RISCV|Add2~9 )) # (!\CPU_RISCV|imm[5]~97_combout  & ((\CPU_RISCV|Add2~9 ) # (GND)))))
// \CPU_RISCV|Add2~11  = CARRY((\CPU_RISCV|regs|rd1[5]~34_combout  & (!\CPU_RISCV|imm[5]~97_combout  & !\CPU_RISCV|Add2~9 )) # (!\CPU_RISCV|regs|rd1[5]~34_combout  & ((!\CPU_RISCV|Add2~9 ) # (!\CPU_RISCV|imm[5]~97_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[5]~34_combout ),
	.datab(\CPU_RISCV|imm[5]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~9 ),
	.combout(\CPU_RISCV|Add2~10_combout ),
	.cout(\CPU_RISCV|Add2~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|Add2~12 (
// Equation(s):
// \CPU_RISCV|Add2~12_combout  = ((\CPU_RISCV|imm[10]~124_combout  $ (\CPU_RISCV|regs|rd1[6]~41_combout  $ (!\CPU_RISCV|Add2~11 )))) # (GND)
// \CPU_RISCV|Add2~13  = CARRY((\CPU_RISCV|imm[10]~124_combout  & ((\CPU_RISCV|regs|rd1[6]~41_combout ) # (!\CPU_RISCV|Add2~11 ))) # (!\CPU_RISCV|imm[10]~124_combout  & (\CPU_RISCV|regs|rd1[6]~41_combout  & !\CPU_RISCV|Add2~11 )))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|regs|rd1[6]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~11 ),
	.combout(\CPU_RISCV|Add2~12_combout ),
	.cout(\CPU_RISCV|Add2~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|Add2~14 (
// Equation(s):
// \CPU_RISCV|Add2~14_combout  = (\CPU_RISCV|regs|rd1[7]~33_combout  & ((\CPU_RISCV|imm[9]~98_combout  & (\CPU_RISCV|Add2~13  & VCC)) # (!\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add2~13 )))) # (!\CPU_RISCV|regs|rd1[7]~33_combout  & 
// ((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add2~13 )) # (!\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|Add2~13 ) # (GND)))))
// \CPU_RISCV|Add2~15  = CARRY((\CPU_RISCV|regs|rd1[7]~33_combout  & (!\CPU_RISCV|imm[9]~98_combout  & !\CPU_RISCV|Add2~13 )) # (!\CPU_RISCV|regs|rd1[7]~33_combout  & ((!\CPU_RISCV|Add2~13 ) # (!\CPU_RISCV|imm[9]~98_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[7]~33_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~13 ),
	.combout(\CPU_RISCV|Add2~14_combout ),
	.cout(\CPU_RISCV|Add2~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|comb~44 (
// Equation(s):
// \CPU_RISCV|comb~44_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3]) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [3])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [3]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~44 .lut_mask = 16'hEE77;
defparam \CPU_RISCV|comb~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|comb~271 (
// Equation(s):
// \CPU_RISCV|comb~271_combout  = (\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [7]) # ((\CPU_RISCV|comb~44_combout ) # (\CPU_RISCV|pc [4])))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|comb~44_combout ),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~271 .lut_mask = 16'hFFFE;
defparam \CPU_RISCV|comb~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|comb~52 (
// Equation(s):
// \CPU_RISCV|comb~52_combout  = (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4]))) # (!\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~52 .lut_mask = 16'h0142;
defparam \CPU_RISCV|comb~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|comb~272 (
// Equation(s):
// \CPU_RISCV|comb~272_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|comb~52_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~52_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~272 .lut_mask = 16'h1100;
defparam \CPU_RISCV|comb~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N0
cycloneive_lcell_comb \imem|RAM~30 (
// Equation(s):
// \imem|RAM~30_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \imem|RAM~11_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\imem|RAM~11_combout ),
	.cin(gnd),
	.combout(\imem|RAM~30_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~30 .lut_mask = 16'h0300;
defparam \imem|RAM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|result~3 (
// Equation(s):
// \CPU_RISCV|result~3_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [5]))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|result~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result~3 .lut_mask = 16'h0022;
defparam \CPU_RISCV|result~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|result~12 (
// Equation(s):
// \CPU_RISCV|result~12_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [7] & (\CPU_RISCV|result~3_combout  & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|result~3_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|result~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|result~12 .lut_mask = 16'h0010;
defparam \CPU_RISCV|result~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|comb~67 (
// Equation(s):
// \CPU_RISCV|comb~67_combout  = (!\CPU_RISCV|result~12_combout  & (!\CPU_RISCV|Equal8~2_combout  & ((\imem|RAM~30_combout ) # (!\CPU_RISCV|Equal6~0_combout ))))

	.dataa(\CPU_RISCV|Equal6~0_combout ),
	.datab(\imem|RAM~30_combout ),
	.datac(\CPU_RISCV|result~12_combout ),
	.datad(\CPU_RISCV|Equal8~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~67 .lut_mask = 16'h000D;
defparam \CPU_RISCV|comb~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|Add3~0 (
// Equation(s):
// \CPU_RISCV|Add3~0_combout  = (\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|pc [0] $ (VCC))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|pc [0] & VCC))
// \CPU_RISCV|Add3~1  = CARRY((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|pc [0]))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add3~0_combout ),
	.cout(\CPU_RISCV|Add3~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|Add3~2 (
// Equation(s):
// \CPU_RISCV|Add3~2_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|pc [1] & (\CPU_RISCV|Add3~1  & VCC)) # (!\CPU_RISCV|pc [1] & (!\CPU_RISCV|Add3~1 )))) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|pc [1] & (!\CPU_RISCV|Add3~1 )) # 
// (!\CPU_RISCV|pc [1] & ((\CPU_RISCV|Add3~1 ) # (GND)))))
// \CPU_RISCV|Add3~3  = CARRY((\CPU_RISCV|imm[1]~113_combout  & (!\CPU_RISCV|pc [1] & !\CPU_RISCV|Add3~1 )) # (!\CPU_RISCV|imm[1]~113_combout  & ((!\CPU_RISCV|Add3~1 ) # (!\CPU_RISCV|pc [1]))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~1 ),
	.combout(\CPU_RISCV|Add3~2_combout ),
	.cout(\CPU_RISCV|Add3~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|Add2~2 (
// Equation(s):
// \CPU_RISCV|Add2~2_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rd1[1]~43_combout  & (\CPU_RISCV|Add2~1  & VCC)) # (!\CPU_RISCV|regs|rd1[1]~43_combout  & (!\CPU_RISCV|Add2~1 )))) # (!\CPU_RISCV|imm[1]~113_combout  & 
// ((\CPU_RISCV|regs|rd1[1]~43_combout  & (!\CPU_RISCV|Add2~1 )) # (!\CPU_RISCV|regs|rd1[1]~43_combout  & ((\CPU_RISCV|Add2~1 ) # (GND)))))
// \CPU_RISCV|Add2~3  = CARRY((\CPU_RISCV|imm[1]~113_combout  & (!\CPU_RISCV|regs|rd1[1]~43_combout  & !\CPU_RISCV|Add2~1 )) # (!\CPU_RISCV|imm[1]~113_combout  & ((!\CPU_RISCV|Add2~1 ) # (!\CPU_RISCV|regs|rd1[1]~43_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~1 ),
	.combout(\CPU_RISCV|Add2~2_combout ),
	.cout(\CPU_RISCV|Add2~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|next_pc[1]~0 (
// Equation(s):
// \CPU_RISCV|next_pc[1]~0_combout  = (\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~2_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~2_combout ))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add3~2_combout ),
	.datad(\CPU_RISCV|Add2~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|next_pc[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|next_pc[1]~0 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|next_pc[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \CPU_RISCV|pc[1] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|next_pc[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\CPU_RISCV|pc[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[1] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|Add3~4 (
// Equation(s):
// \CPU_RISCV|Add3~4_combout  = ((\CPU_RISCV|pc [2] $ (\CPU_RISCV|imm[2]~112_combout  $ (!\CPU_RISCV|Add3~3 )))) # (GND)
// \CPU_RISCV|Add3~5  = CARRY((\CPU_RISCV|pc [2] & ((\CPU_RISCV|imm[2]~112_combout ) # (!\CPU_RISCV|Add3~3 ))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|imm[2]~112_combout  & !\CPU_RISCV|Add3~3 )))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~3 ),
	.combout(\CPU_RISCV|Add3~4_combout ),
	.cout(\CPU_RISCV|Add3~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|Add3~6 (
// Equation(s):
// \CPU_RISCV|Add3~6_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|Add3~5  & VCC)) # (!\CPU_RISCV|imm[3]~111_combout  & (!\CPU_RISCV|Add3~5 )))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|imm[3]~111_combout  & (!\CPU_RISCV|Add3~5 
// )) # (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|Add3~5 ) # (GND)))))
// \CPU_RISCV|Add3~7  = CARRY((\CPU_RISCV|pc [3] & (!\CPU_RISCV|imm[3]~111_combout  & !\CPU_RISCV|Add3~5 )) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|Add3~5 ) # (!\CPU_RISCV|imm[3]~111_combout ))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~5 ),
	.combout(\CPU_RISCV|Add3~6_combout ),
	.cout(\CPU_RISCV|Add3~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|Add3~8 (
// Equation(s):
// \CPU_RISCV|Add3~8_combout  = ((\CPU_RISCV|imm[4]~121_combout  $ (\CPU_RISCV|pc [4] $ (!\CPU_RISCV|Add3~7 )))) # (GND)
// \CPU_RISCV|Add3~9  = CARRY((\CPU_RISCV|imm[4]~121_combout  & ((\CPU_RISCV|pc [4]) # (!\CPU_RISCV|Add3~7 ))) # (!\CPU_RISCV|imm[4]~121_combout  & (\CPU_RISCV|pc [4] & !\CPU_RISCV|Add3~7 )))

	.dataa(\CPU_RISCV|imm[4]~121_combout ),
	.datab(\CPU_RISCV|pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~7 ),
	.combout(\CPU_RISCV|Add3~8_combout ),
	.cout(\CPU_RISCV|Add3~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|Add3~10 (
// Equation(s):
// \CPU_RISCV|Add3~10_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|imm[5]~97_combout  & (\CPU_RISCV|Add3~9  & VCC)) # (!\CPU_RISCV|imm[5]~97_combout  & (!\CPU_RISCV|Add3~9 )))) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|imm[5]~97_combout  & (!\CPU_RISCV|Add3~9 )) 
// # (!\CPU_RISCV|imm[5]~97_combout  & ((\CPU_RISCV|Add3~9 ) # (GND)))))
// \CPU_RISCV|Add3~11  = CARRY((\CPU_RISCV|pc [5] & (!\CPU_RISCV|imm[5]~97_combout  & !\CPU_RISCV|Add3~9 )) # (!\CPU_RISCV|pc [5] & ((!\CPU_RISCV|Add3~9 ) # (!\CPU_RISCV|imm[5]~97_combout ))))

	.dataa(\CPU_RISCV|pc [5]),
	.datab(\CPU_RISCV|imm[5]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~9 ),
	.combout(\CPU_RISCV|Add3~10_combout ),
	.cout(\CPU_RISCV|Add3~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|Add3~12 (
// Equation(s):
// \CPU_RISCV|Add3~12_combout  = ((\CPU_RISCV|imm[10]~124_combout  $ (\CPU_RISCV|pc [6] $ (!\CPU_RISCV|Add3~11 )))) # (GND)
// \CPU_RISCV|Add3~13  = CARRY((\CPU_RISCV|imm[10]~124_combout  & ((\CPU_RISCV|pc [6]) # (!\CPU_RISCV|Add3~11 ))) # (!\CPU_RISCV|imm[10]~124_combout  & (\CPU_RISCV|pc [6] & !\CPU_RISCV|Add3~11 )))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~11 ),
	.combout(\CPU_RISCV|Add3~12_combout ),
	.cout(\CPU_RISCV|Add3~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|Add3~14 (
// Equation(s):
// \CPU_RISCV|Add3~14_combout  = (\CPU_RISCV|pc [7] & ((\CPU_RISCV|imm[9]~98_combout  & (\CPU_RISCV|Add3~13  & VCC)) # (!\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add3~13 )))) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add3~13 
// )) # (!\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|Add3~13 ) # (GND)))))
// \CPU_RISCV|Add3~15  = CARRY((\CPU_RISCV|pc [7] & (!\CPU_RISCV|imm[9]~98_combout  & !\CPU_RISCV|Add3~13 )) # (!\CPU_RISCV|pc [7] & ((!\CPU_RISCV|Add3~13 ) # (!\CPU_RISCV|imm[9]~98_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~13 ),
	.combout(\CPU_RISCV|Add3~14_combout ),
	.cout(\CPU_RISCV|Add3~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~224 (
// Equation(s):
// \CPU_RISCV|comb~224_combout  = (!\CPU_RISCV|imm[4]~121_combout  & (!\CPU_RISCV|regs|Equal0~0_combout  & ((!\CPU_RISCV|imm[3]~119_combout ) # (!\imem|RAM~12_combout ))))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|imm[4]~121_combout ),
	.datac(\CPU_RISCV|imm[3]~119_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~224 .lut_mask = 16'h0013;
defparam \CPU_RISCV|comb~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1905 (
// Equation(s):
// \CPU_RISCV|regs|rf~1905_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1781_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1783_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1783_combout ),
	.datad(\CPU_RISCV|regs|rf~1781_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1905_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1905 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1906 (
// Equation(s):
// \CPU_RISCV|regs|rf~1906_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1733_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1735_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1735_combout ),
	.datad(\CPU_RISCV|regs|rf~1733_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1906_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1906 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~54 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~54_combout  = (\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1905_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1906_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1905_combout ),
	.datad(\CPU_RISCV|regs|rf~1906_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~54 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~53 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~53_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1811_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1763_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1763_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1811_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~53 .lut_mask = 16'hE020;
defparam \CPU_RISCV|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~55 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~55_combout  = (\CPU_RISCV|ShiftLeft0~53_combout ) # ((!\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~54_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~54_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~55 .lut_mask = 16'hFF30;
defparam \CPU_RISCV|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \CPU_RISCV|regs|rf~256 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~256 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~288feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~288feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~288feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N17
dffeas \CPU_RISCV|regs|rf~288 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~288 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~32feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~32feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~32feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~32feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~32feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N23
dffeas \CPU_RISCV|regs|rf~32 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~32 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \CPU_RISCV|regs|rf~0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~0 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1903 (
// Equation(s):
// \CPU_RISCV|regs|rf~1903_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~32_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~0_q )))))

	.dataa(\CPU_RISCV|regs|rf~32_q ),
	.datab(\CPU_RISCV|regs|rf~0_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1903_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1903 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1904 (
// Equation(s):
// \CPU_RISCV|regs|rf~1904_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1903_combout  & ((\CPU_RISCV|regs|rf~288_q ))) # (!\CPU_RISCV|regs|rf~1903_combout  & (\CPU_RISCV|regs|rf~256_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1903_combout ))))

	.dataa(\CPU_RISCV|regs|rf~256_q ),
	.datab(\CPU_RISCV|regs|rf~288_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1903_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1904_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1904 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1921 (
// Equation(s):
// \CPU_RISCV|regs|rf~1921_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1902_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1904_combout )))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1902_combout ),
	.datad(\CPU_RISCV|regs|rf~1904_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1921_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1921 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~59 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~59_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1921_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1878_combout ))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rf~1878_combout ),
	.datac(\CPU_RISCV|regs|rf~1921_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~59 .lut_mask = 16'hE4E4;
defparam \CPU_RISCV|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1830 (
// Equation(s):
// \CPU_RISCV|regs|rf~1830_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~259_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~3_q )))))

	.dataa(\CPU_RISCV|regs|rf~259_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~3_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1830_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1830 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1831 (
// Equation(s):
// \CPU_RISCV|regs|rf~1831_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1830_combout  & ((\CPU_RISCV|regs|rf~291_q ))) # (!\CPU_RISCV|regs|rf~1830_combout  & (\CPU_RISCV|regs|rf~35_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1830_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~35_q ),
	.datac(\CPU_RISCV|regs|rf~291_q ),
	.datad(\CPU_RISCV|regs|rf~1830_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1831_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1831 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1938 (
// Equation(s):
// \CPU_RISCV|regs|rf~1938_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1829_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1831_combout )))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1829_combout ),
	.datad(\CPU_RISCV|regs|rf~1831_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1938_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1938 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1937 (
// Equation(s):
// \CPU_RISCV|regs|rf~1937_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1853_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1855_combout )))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1853_combout ),
	.datad(\CPU_RISCV|regs|rf~1855_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1937_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1937 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~60 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~60_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1937_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1938_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1938_combout ),
	.datad(\CPU_RISCV|regs|rf~1937_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~60 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~61 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~61_combout  = (\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|ShiftLeft0~59_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~60_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~61 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~225 (
// Equation(s):
// \CPU_RISCV|comb~225_combout  = (\CPU_RISCV|comb~224_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~61_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~55_combout ))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|comb~224_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~55_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~225 .lut_mask = 16'hC840;
defparam \CPU_RISCV|comb~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|comb~226 (
// Equation(s):
// \CPU_RISCV|comb~226_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~225_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~14_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~14_combout ),
	.datad(\CPU_RISCV|comb~225_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~226 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|Equal16~4 (
// Equation(s):
// \CPU_RISCV|Equal16~4_combout  = \CPU_RISCV|regs|rd2[7]~34_combout  $ (((\CPU_RISCV|regs|rf~1906_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1906_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[7]~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~4 .lut_mask = 16'hF30C;
defparam \CPU_RISCV|Equal16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~227 (
// Equation(s):
// \CPU_RISCV|comb~227_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~226_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~226_combout  & (\CPU_RISCV|imm[9]~98_combout )) # (!\CPU_RISCV|comb~226_combout  & 
// ((\CPU_RISCV|Equal16~4_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(\CPU_RISCV|comb~226_combout ),
	.datad(\CPU_RISCV|Equal16~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~227 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|comb~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|comb~228 (
// Equation(s):
// \CPU_RISCV|comb~228_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~14_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~227_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~14_combout ),
	.datad(\CPU_RISCV|comb~227_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~228 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|Add1~12 (
// Equation(s):
// \CPU_RISCV|Add1~12_combout  = ((\CPU_RISCV|regs|rd2[6]~35_combout  $ (\CPU_RISCV|regs|rd1[6]~41_combout  $ (!\CPU_RISCV|Add1~11 )))) # (GND)
// \CPU_RISCV|Add1~13  = CARRY((\CPU_RISCV|regs|rd2[6]~35_combout  & ((\CPU_RISCV|regs|rd1[6]~41_combout ) # (!\CPU_RISCV|Add1~11 ))) # (!\CPU_RISCV|regs|rd2[6]~35_combout  & (\CPU_RISCV|regs|rd1[6]~41_combout  & !\CPU_RISCV|Add1~11 )))

	.dataa(\CPU_RISCV|regs|rd2[6]~35_combout ),
	.datab(\CPU_RISCV|regs|rd1[6]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~11 ),
	.combout(\CPU_RISCV|Add1~12_combout ),
	.cout(\CPU_RISCV|Add1~13 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~12 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|Add1~14 (
// Equation(s):
// \CPU_RISCV|Add1~14_combout  = (\CPU_RISCV|regs|rd2[7]~34_combout  & ((\CPU_RISCV|regs|rd1[7]~33_combout  & (\CPU_RISCV|Add1~13  & VCC)) # (!\CPU_RISCV|regs|rd1[7]~33_combout  & (!\CPU_RISCV|Add1~13 )))) # (!\CPU_RISCV|regs|rd2[7]~34_combout  & 
// ((\CPU_RISCV|regs|rd1[7]~33_combout  & (!\CPU_RISCV|Add1~13 )) # (!\CPU_RISCV|regs|rd1[7]~33_combout  & ((\CPU_RISCV|Add1~13 ) # (GND)))))
// \CPU_RISCV|Add1~15  = CARRY((\CPU_RISCV|regs|rd2[7]~34_combout  & (!\CPU_RISCV|regs|rd1[7]~33_combout  & !\CPU_RISCV|Add1~13 )) # (!\CPU_RISCV|regs|rd2[7]~34_combout  & ((!\CPU_RISCV|Add1~13 ) # (!\CPU_RISCV|regs|rd1[7]~33_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[7]~34_combout ),
	.datab(\CPU_RISCV|regs|rd1[7]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~13 ),
	.combout(\CPU_RISCV|Add1~14_combout ),
	.cout(\CPU_RISCV|Add1~15 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~14 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~229 (
// Equation(s):
// \CPU_RISCV|comb~229_combout  = (\CPU_RISCV|comb~228_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~14_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~228_combout ),
	.datad(\CPU_RISCV|Add1~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~229 .lut_mask = 16'hF1F0;
defparam \CPU_RISCV|comb~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~167feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~167feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~229_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~167feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \CPU_RISCV|regs|rf~167 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~167 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \CPU_RISCV|regs|rf~135 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~135 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1736 (
// Equation(s):
// \CPU_RISCV|regs|rf~1736_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~167_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~135_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~167_q ),
	.datac(\CPU_RISCV|regs|rf~135_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1736_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1736 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1737 (
// Equation(s):
// \CPU_RISCV|regs|rf~1737_combout  = (\CPU_RISCV|regs|rf~1736_combout  & (((\CPU_RISCV|regs|rf~231_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1736_combout  & (\CPU_RISCV|regs|rf~199_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1736_combout ),
	.datab(\CPU_RISCV|regs|rf~199_q ),
	.datac(\CPU_RISCV|regs|rf~231_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1737_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1737 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N23
dffeas \CPU_RISCV|regs|rf~103 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~103 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N25
dffeas \CPU_RISCV|regs|rf~71 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~71 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1740 (
// Equation(s):
// \CPU_RISCV|regs|rf~1740_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~71_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~7_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~7_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~71_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1740_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1740 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1741 (
// Equation(s):
// \CPU_RISCV|regs|rf~1741_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1740_combout  & ((\CPU_RISCV|regs|rf~103_q ))) # (!\CPU_RISCV|regs|rf~1740_combout  & (\CPU_RISCV|regs|rf~39_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1740_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~39_q ),
	.datac(\CPU_RISCV|regs|rf~103_q ),
	.datad(\CPU_RISCV|regs|rf~1740_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1741_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1741 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N23
dffeas \CPU_RISCV|regs|rf~359 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~359 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N7
dffeas \CPU_RISCV|regs|rf~327 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~327 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1738 (
// Equation(s):
// \CPU_RISCV|regs|rf~1738_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~327_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~263_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~263_q ),
	.datac(\CPU_RISCV|regs|rf~327_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1738_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1738 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1739 (
// Equation(s):
// \CPU_RISCV|regs|rf~1739_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1738_combout  & ((\CPU_RISCV|regs|rf~359_q ))) # (!\CPU_RISCV|regs|rf~1738_combout  & (\CPU_RISCV|regs|rf~295_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1738_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~295_q ),
	.datac(\CPU_RISCV|regs|rf~359_q ),
	.datad(\CPU_RISCV|regs|rf~1738_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1739_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1739 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1742 (
// Equation(s):
// \CPU_RISCV|regs|rf~1742_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1739_combout ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1741_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1741_combout ),
	.datad(\CPU_RISCV|regs|rf~1739_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1742_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1742 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~423feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~423feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~423feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \CPU_RISCV|regs|rf~423 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~423 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \CPU_RISCV|regs|rf~391 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~391 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1743 (
// Equation(s):
// \CPU_RISCV|regs|rf~1743_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~423_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~391_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~423_q ),
	.datac(\CPU_RISCV|regs|rf~391_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1743_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1743 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1744 (
// Equation(s):
// \CPU_RISCV|regs|rf~1744_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1743_combout  & (\CPU_RISCV|regs|rf~487_q )) # (!\CPU_RISCV|regs|rf~1743_combout  & ((\CPU_RISCV|regs|rf~455_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1743_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~487_q ),
	.datac(\CPU_RISCV|regs|rf~455_q ),
	.datad(\CPU_RISCV|regs|rf~1743_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1744_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1744 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1745 (
// Equation(s):
// \CPU_RISCV|regs|rf~1745_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1742_combout  & ((\CPU_RISCV|regs|rf~1744_combout ))) # (!\CPU_RISCV|regs|rf~1742_combout  & (\CPU_RISCV|regs|rf~1737_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1742_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1737_combout ),
	.datac(\CPU_RISCV|regs|rf~1742_combout ),
	.datad(\CPU_RISCV|regs|rf~1744_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1745_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1745 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~679feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~679feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~229_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~679feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~679feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~679feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \CPU_RISCV|regs|rf~679 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~679feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~679 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~935feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~935feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~935feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \CPU_RISCV|regs|rf~935 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~935 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~807feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~807feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~807feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \CPU_RISCV|regs|rf~807 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~807 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \CPU_RISCV|regs|rf~551 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~551 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1746 (
// Equation(s):
// \CPU_RISCV|regs|rf~1746_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~807_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~551_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~807_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~551_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1746_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1746 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1747 (
// Equation(s):
// \CPU_RISCV|regs|rf~1747_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1746_combout  & ((\CPU_RISCV|regs|rf~935_q ))) # (!\CPU_RISCV|regs|rf~1746_combout  & (\CPU_RISCV|regs|rf~679_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1746_combout ))))

	.dataa(\CPU_RISCV|regs|rf~679_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~935_q ),
	.datad(\CPU_RISCV|regs|rf~1746_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1747_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1747 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \CPU_RISCV|regs|rf~999 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~229_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~999 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N17
dffeas \CPU_RISCV|regs|rf~743 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~743 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~871feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~871feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~871feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \CPU_RISCV|regs|rf~871 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~871 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \CPU_RISCV|regs|rf~615 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~615 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1753 (
// Equation(s):
// \CPU_RISCV|regs|rf~1753_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~871_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~615_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~871_q ),
	.datac(\CPU_RISCV|regs|rf~615_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1753_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1753 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1754 (
// Equation(s):
// \CPU_RISCV|regs|rf~1754_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1753_combout  & (\CPU_RISCV|regs|rf~999_q )) # (!\CPU_RISCV|regs|rf~1753_combout  & ((\CPU_RISCV|regs|rf~743_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1753_combout ))))

	.dataa(\CPU_RISCV|regs|rf~999_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~743_q ),
	.datad(\CPU_RISCV|regs|rf~1753_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1754_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1754 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~775feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~775feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~775feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~775feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~775feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N27
dffeas \CPU_RISCV|regs|rf~775 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~775 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \CPU_RISCV|regs|rf~903 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~903 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~647feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~647feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~647feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \CPU_RISCV|regs|rf~647 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~647 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \CPU_RISCV|regs|rf~519 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~519 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1750 (
// Equation(s):
// \CPU_RISCV|regs|rf~1750_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~647_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~519_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~647_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~519_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1750_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1750 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1751 (
// Equation(s):
// \CPU_RISCV|regs|rf~1751_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1750_combout  & ((\CPU_RISCV|regs|rf~903_q ))) # (!\CPU_RISCV|regs|rf~1750_combout  & (\CPU_RISCV|regs|rf~775_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1750_combout ))))

	.dataa(\CPU_RISCV|regs|rf~775_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~903_q ),
	.datad(\CPU_RISCV|regs|rf~1750_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1751_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1751 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~839feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~839feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~839feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N7
dffeas \CPU_RISCV|regs|rf~839 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~839 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \CPU_RISCV|regs|rf~967 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~967 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~711feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~711feeder_combout  = \CPU_RISCV|comb~229_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~229_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~711feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \CPU_RISCV|regs|rf~711 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~711 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \CPU_RISCV|regs|rf~583 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~229_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~583 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1748 (
// Equation(s):
// \CPU_RISCV|regs|rf~1748_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~711_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~583_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~711_q ),
	.datac(\CPU_RISCV|regs|rf~583_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1748_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1748 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1749 (
// Equation(s):
// \CPU_RISCV|regs|rf~1749_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1748_combout  & ((\CPU_RISCV|regs|rf~967_q ))) # (!\CPU_RISCV|regs|rf~1748_combout  & (\CPU_RISCV|regs|rf~839_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1748_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~839_q ),
	.datac(\CPU_RISCV|regs|rf~967_q ),
	.datad(\CPU_RISCV|regs|rf~1748_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1749_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1749 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1752 (
// Equation(s):
// \CPU_RISCV|regs|rf~1752_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1749_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1751_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1751_combout ),
	.datad(\CPU_RISCV|regs|rf~1749_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1752_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1752 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1755 (
// Equation(s):
// \CPU_RISCV|regs|rf~1755_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1752_combout  & ((\CPU_RISCV|regs|rf~1754_combout ))) # (!\CPU_RISCV|regs|rf~1752_combout  & (\CPU_RISCV|regs|rf~1747_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1752_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1747_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1754_combout ),
	.datad(\CPU_RISCV|regs|rf~1752_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1755_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1755 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[7]~34 (
// Equation(s):
// \CPU_RISCV|regs|rd2[7]~34_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1755_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1745_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & (\CPU_RISCV|regs|rf~1745_combout )))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1745_combout ),
	.datad(\CPU_RISCV|regs|rf~1755_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[7]~34 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Add1~16 (
// Equation(s):
// \CPU_RISCV|Add1~16_combout  = ((\CPU_RISCV|regs|rd1[8]~32_combout  $ (\CPU_RISCV|regs|rd2[8]~33_combout  $ (!\CPU_RISCV|Add1~15 )))) # (GND)
// \CPU_RISCV|Add1~17  = CARRY((\CPU_RISCV|regs|rd1[8]~32_combout  & ((\CPU_RISCV|regs|rd2[8]~33_combout ) # (!\CPU_RISCV|Add1~15 ))) # (!\CPU_RISCV|regs|rd1[8]~32_combout  & (\CPU_RISCV|regs|rd2[8]~33_combout  & !\CPU_RISCV|Add1~15 )))

	.dataa(\CPU_RISCV|regs|rd1[8]~32_combout ),
	.datab(\CPU_RISCV|regs|rd2[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~15 ),
	.combout(\CPU_RISCV|Add1~16_combout ),
	.cout(\CPU_RISCV|Add1~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~9 (
// Equation(s):
// \CPU_RISCV|Equal16~9_combout  = \CPU_RISCV|regs|rd2[8]~33_combout  $ (\CPU_RISCV|regs|rd1[8]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[8]~33_combout ),
	.datad(\CPU_RISCV|regs|rd1[8]~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~9 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~25 (
// Equation(s):
// \CPU_RISCV|Add0~25_combout  = (\CPU_RISCV|pc [7] & (!\CPU_RISCV|Add0~21 )) # (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|Add0~21 ) # (GND)))
// \CPU_RISCV|Add0~26  = CARRY((!\CPU_RISCV|Add0~21 ) # (!\CPU_RISCV|pc [7]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~21 ),
	.combout(\CPU_RISCV|Add0~25_combout ),
	.cout(\CPU_RISCV|Add0~26 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~25 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~30 (
// Equation(s):
// \CPU_RISCV|Add0~30_combout  = (\CPU_RISCV|pc [8] & (\CPU_RISCV|Add0~26  $ (GND))) # (!\CPU_RISCV|pc [8] & (!\CPU_RISCV|Add0~26  & VCC))
// \CPU_RISCV|Add0~31  = CARRY((\CPU_RISCV|pc [8] & !\CPU_RISCV|Add0~26 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~26 ),
	.combout(\CPU_RISCV|Add0~30_combout ),
	.cout(\CPU_RISCV|Add0~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~30 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|is_jalr~16 (
// Equation(s):
// \CPU_RISCV|is_jalr~16_combout  = (\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2]))) # (!\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~16 .lut_mask = 16'hE6E6;
defparam \CPU_RISCV|is_jalr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|is_jalr~23 (
// Equation(s):
// \CPU_RISCV|is_jalr~23_combout  = (\CPU_RISCV|pc [7]) # (((\CPU_RISCV|is_jalr~16_combout ) # (\CPU_RISCV|pc [6])) # (!\CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|is_jalr~16_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~23 .lut_mask = 16'hFFFB;
defparam \CPU_RISCV|is_jalr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|pc[13]~6 (
// Equation(s):
// \CPU_RISCV|pc[13]~6_combout  = (!\CPU_RISCV|Equal8~2_combout  & (((!\CPU_RISCV|Equal8~3_combout ) # (!\CPU_RISCV|is_jalr~23_combout )) # (!\CPU_RISCV|is_jalr~21_combout )))

	.dataa(\CPU_RISCV|is_jalr~21_combout ),
	.datab(\CPU_RISCV|Equal8~2_combout ),
	.datac(\CPU_RISCV|is_jalr~23_combout ),
	.datad(\CPU_RISCV|Equal8~3_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[13]~6 .lut_mask = 16'h1333;
defparam \CPU_RISCV|pc[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|imm[31]~34 (
// Equation(s):
// \CPU_RISCV|imm[31]~34_combout  = (!\CPU_RISCV|pc [3] & (!\CPU_RISCV|pc [2] & \CPU_RISCV|pc [4]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[31]~34 .lut_mask = 16'h0500;
defparam \CPU_RISCV|imm[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|imm[14]~122 (
// Equation(s):
// \CPU_RISCV|imm[14]~122_combout  = (\CPU_RISCV|imm[31]~34_combout  & (\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|imm[31]~34_combout ),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[14]~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[14]~122 .lut_mask = 16'h0008;
defparam \CPU_RISCV|imm[14]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N27
dffeas \CPU_RISCV|regs|rf~1023 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1023 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y33_N1
dffeas \CPU_RISCV|regs|rf~767 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~767 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~895feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~895feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~895feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N25
dffeas \CPU_RISCV|regs|rf~895 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~895 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N3
dffeas \CPU_RISCV|regs|rf~639 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~639 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1215 (
// Equation(s):
// \CPU_RISCV|regs|rf~1215_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~895_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~639_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~895_q ),
	.datac(\CPU_RISCV|regs|rf~639_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1215 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1216 (
// Equation(s):
// \CPU_RISCV|regs|rf~1216_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1215_combout  & (\CPU_RISCV|regs|rf~1023_q )) # (!\CPU_RISCV|regs|rf~1215_combout  & ((\CPU_RISCV|regs|rf~767_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1215_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1023_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~767_q ),
	.datad(\CPU_RISCV|regs|rf~1215_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1216 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \CPU_RISCV|regs|rf~703 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~703 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N19
dffeas \CPU_RISCV|regs|rf~959 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~959 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~831feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~831feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~831feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~831feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~831feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N1
dffeas \CPU_RISCV|regs|rf~831 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~831 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N27
dffeas \CPU_RISCV|regs|rf~575 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~575 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1208 (
// Equation(s):
// \CPU_RISCV|regs|rf~1208_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~831_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~575_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~831_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~575_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1208 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1209 (
// Equation(s):
// \CPU_RISCV|regs|rf~1209_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1208_combout  & ((\CPU_RISCV|regs|rf~959_q ))) # (!\CPU_RISCV|regs|rf~1208_combout  & (\CPU_RISCV|regs|rf~703_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1208_combout ))))

	.dataa(\CPU_RISCV|regs|rf~703_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~959_q ),
	.datad(\CPU_RISCV|regs|rf~1208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1209 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~863feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~863feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~863feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N5
dffeas \CPU_RISCV|regs|rf~863 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~863 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N23
dffeas \CPU_RISCV|regs|rf~991 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~991 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~735feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~735feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~735feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \CPU_RISCV|regs|rf~735 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~735 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N27
dffeas \CPU_RISCV|regs|rf~607 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~607 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1210 (
// Equation(s):
// \CPU_RISCV|regs|rf~1210_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~735_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~607_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~735_q ),
	.datac(\CPU_RISCV|regs|rf~607_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1210 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1211 (
// Equation(s):
// \CPU_RISCV|regs|rf~1211_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1210_combout  & ((\CPU_RISCV|regs|rf~991_q ))) # (!\CPU_RISCV|regs|rf~1210_combout  & (\CPU_RISCV|regs|rf~863_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1210_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~863_q ),
	.datac(\CPU_RISCV|regs|rf~991_q ),
	.datad(\CPU_RISCV|regs|rf~1210_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1211 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~799feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~799feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~799feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N13
dffeas \CPU_RISCV|regs|rf~799 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~799 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~671feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~671feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~671feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N9
dffeas \CPU_RISCV|regs|rf~671 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~671 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N15
dffeas \CPU_RISCV|regs|rf~543 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~543 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1212 (
// Equation(s):
// \CPU_RISCV|regs|rf~1212_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~671_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~543_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~671_q ),
	.datac(\CPU_RISCV|regs|rf~543_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1212 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N19
dffeas \CPU_RISCV|regs|rf~927 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~927 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1213 (
// Equation(s):
// \CPU_RISCV|regs|rf~1213_combout  = (\CPU_RISCV|regs|rf~1212_combout  & (((\CPU_RISCV|regs|rf~927_q ) # (!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1212_combout  & (\CPU_RISCV|regs|rf~799_q  & ((\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~799_q ),
	.datab(\CPU_RISCV|regs|rf~1212_combout ),
	.datac(\CPU_RISCV|regs|rf~927_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1213 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1214 (
// Equation(s):
// \CPU_RISCV|regs|rf~1214_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1211_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1213_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1211_combout ),
	.datad(\CPU_RISCV|regs|rf~1213_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1214 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1217 (
// Equation(s):
// \CPU_RISCV|regs|rf~1217_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1214_combout  & (\CPU_RISCV|regs|rf~1216_combout )) # (!\CPU_RISCV|regs|rf~1214_combout  & ((\CPU_RISCV|regs|rf~1209_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1214_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1216_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1209_combout ),
	.datad(\CPU_RISCV|regs|rf~1214_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1217 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N21
dffeas \CPU_RISCV|regs|rf~415 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~415 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N23
dffeas \CPU_RISCV|regs|rf~447 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~447 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1205 (
// Equation(s):
// \CPU_RISCV|regs|rf~1205_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~447_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~415_q ))))

	.dataa(\CPU_RISCV|regs|rf~415_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~447_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1205 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \CPU_RISCV|regs|rf~511 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~511 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~511 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1206 (
// Equation(s):
// \CPU_RISCV|regs|rf~1206_combout  = (\CPU_RISCV|regs|rf~1205_combout  & (((\CPU_RISCV|regs|rf~511_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1205_combout  & (\CPU_RISCV|regs|rf~479_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~479_q ),
	.datab(\CPU_RISCV|regs|rf~1205_combout ),
	.datac(\CPU_RISCV|regs|rf~511_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1206 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \CPU_RISCV|regs|rf~223 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~223 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~191feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~191feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~191feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \CPU_RISCV|regs|rf~191 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~191 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \CPU_RISCV|regs|rf~159 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~159 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1198 (
// Equation(s):
// \CPU_RISCV|regs|rf~1198_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~191_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~159_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~191_q ),
	.datac(\CPU_RISCV|regs|rf~159_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1198 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N5
dffeas \CPU_RISCV|regs|rf~255 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~255 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1199 (
// Equation(s):
// \CPU_RISCV|regs|rf~1199_combout  = (\CPU_RISCV|regs|rf~1198_combout  & (((\CPU_RISCV|regs|rf~255_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1198_combout  & (\CPU_RISCV|regs|rf~223_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~223_q ),
	.datab(\CPU_RISCV|regs|rf~1198_combout ),
	.datac(\CPU_RISCV|regs|rf~255_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1199 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N9
dffeas \CPU_RISCV|regs|rf~319 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~319 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \CPU_RISCV|regs|rf~383 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~383 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~287feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~287feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~287feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \CPU_RISCV|regs|rf~287 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~287 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \CPU_RISCV|regs|rf~351 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~351 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1200 (
// Equation(s):
// \CPU_RISCV|regs|rf~1200_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~351_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~287_q ))))

	.dataa(\CPU_RISCV|regs|rf~287_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~351_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1200 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1201 (
// Equation(s):
// \CPU_RISCV|regs|rf~1201_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1200_combout  & ((\CPU_RISCV|regs|rf~383_q ))) # (!\CPU_RISCV|regs|rf~1200_combout  & (\CPU_RISCV|regs|rf~319_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1200_combout ))))

	.dataa(\CPU_RISCV|regs|rf~319_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~383_q ),
	.datad(\CPU_RISCV|regs|rf~1200_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1201 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N9
dffeas \CPU_RISCV|regs|rf~63 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~63 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N3
dffeas \CPU_RISCV|regs|rf~127 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~127 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N9
dffeas \CPU_RISCV|regs|rf~31 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~31 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N23
dffeas \CPU_RISCV|regs|rf~95 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~78_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~95 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1202 (
// Equation(s):
// \CPU_RISCV|regs|rf~1202_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~95_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~31_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~31_q ),
	.datac(\CPU_RISCV|regs|rf~95_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1202 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1203 (
// Equation(s):
// \CPU_RISCV|regs|rf~1203_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1202_combout  & ((\CPU_RISCV|regs|rf~127_q ))) # (!\CPU_RISCV|regs|rf~1202_combout  & (\CPU_RISCV|regs|rf~63_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1202_combout ))))

	.dataa(\CPU_RISCV|regs|rf~63_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~127_q ),
	.datad(\CPU_RISCV|regs|rf~1202_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1203 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1204 (
// Equation(s):
// \CPU_RISCV|regs|rf~1204_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1201_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~1203_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1201_combout ),
	.datad(\CPU_RISCV|regs|rf~1203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1204 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1207 (
// Equation(s):
// \CPU_RISCV|regs|rf~1207_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1204_combout  & (\CPU_RISCV|regs|rf~1206_combout )) # (!\CPU_RISCV|regs|rf~1204_combout  & ((\CPU_RISCV|regs|rf~1199_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1204_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1206_combout ),
	.datac(\CPU_RISCV|regs|rf~1199_combout ),
	.datad(\CPU_RISCV|regs|rf~1204_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1207 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[31]~10 (
// Equation(s):
// \CPU_RISCV|regs|rd2[31]~10_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1207_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1217_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & (\CPU_RISCV|regs|rf~1217_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1217_combout ),
	.datad(\CPU_RISCV|regs|rf~1207_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[31]~10 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~37 (
// Equation(s):
// \CPU_RISCV|Equal16~37_combout  = \CPU_RISCV|regs|rd1[31]~12_combout  $ (\CPU_RISCV|regs|rd2[31]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.datad(\CPU_RISCV|regs|rd2[31]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~37 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|is_addi~0 (
// Equation(s):
// \CPU_RISCV|is_addi~0_combout  = (\CPU_RISCV|pc [2] & ((\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [3] & ((!\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [4] $ (((\CPU_RISCV|pc [3] & !\CPU_RISCV|pc 
// [5])))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|is_addi~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_addi~0 .lut_mask = 16'hD2B6;
defparam \CPU_RISCV|is_addi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|comb~66 (
// Equation(s):
// \CPU_RISCV|comb~66_combout  = (\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [4] & !\CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~66 .lut_mask = 16'h0080;
defparam \CPU_RISCV|comb~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|comb~262 (
// Equation(s):
// \CPU_RISCV|comb~262_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & ((\CPU_RISCV|comb~66_combout ) # (!\CPU_RISCV|is_addi~0_combout ))))

	.dataa(\CPU_RISCV|is_addi~0_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|comb~66_combout ),
	.datad(\CPU_RISCV|pc [7]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~262 .lut_mask = 16'h0031;
defparam \CPU_RISCV|comb~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|comb~68 (
// Equation(s):
// \CPU_RISCV|comb~68_combout  = (\CPU_RISCV|comb~262_combout ) # (((!\imem|RAM~30_combout ) # (!\CPU_RISCV|Equal6~0_combout )) # (!\CPU_RISCV|comb~67_combout ))

	.dataa(\CPU_RISCV|comb~262_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Equal6~0_combout ),
	.datad(\imem|RAM~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~68 .lut_mask = 16'hBFFF;
defparam \CPU_RISCV|comb~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|comb~75 (
// Equation(s):
// \CPU_RISCV|comb~75_combout  = (\CPU_RISCV|comb~262_combout ) # ((\imem|RAM~30_combout  & (\CPU_RISCV|Equal6~0_combout  & \CPU_RISCV|comb~67_combout )))

	.dataa(\CPU_RISCV|comb~262_combout ),
	.datab(\imem|RAM~30_combout ),
	.datac(\CPU_RISCV|Equal6~0_combout ),
	.datad(\CPU_RISCV|comb~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~75 .lut_mask = 16'hEAAA;
defparam \CPU_RISCV|comb~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|comb~74 (
// Equation(s):
// \CPU_RISCV|comb~74_combout  = (!\CPU_RISCV|comb~262_combout  & \CPU_RISCV|comb~67_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~262_combout ),
	.datad(\CPU_RISCV|comb~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~74 .lut_mask = 16'h0F00;
defparam \CPU_RISCV|comb~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|imm[20]~115 (
// Equation(s):
// \CPU_RISCV|imm[20]~115_combout  = (!\CPU_RISCV|pc [6] & (\CPU_RISCV|Equal6~0_combout  & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|imm[30]~96_combout )))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|Equal6~0_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[30]~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[20]~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[20]~115 .lut_mask = 16'h0004;
defparam \CPU_RISCV|imm[20]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N10
cycloneive_lcell_comb \imem|RAM~36 (
// Equation(s):
// \imem|RAM~36_combout  = (\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [4]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\imem|RAM~36_combout ),
	.cout());
// synopsys translate_off
defparam \imem|RAM~36 .lut_mask = 16'h1800;
defparam \imem|RAM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|imm[30]~99 (
// Equation(s):
// \CPU_RISCV|imm[30]~99_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\CPU_RISCV|imm[20]~115_combout  & \imem|RAM~36_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[20]~115_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\imem|RAM~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[30]~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[30]~99 .lut_mask = 16'hFCF0;
defparam \CPU_RISCV|imm[30]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \CPU_RISCV|regs|rf~510 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~510 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N1
dffeas \CPU_RISCV|regs|rf~446 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~446 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~478feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~478feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~478feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~478feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~478feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N11
dffeas \CPU_RISCV|regs|rf~478 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~478feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~478 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N3
dffeas \CPU_RISCV|regs|rf~414 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~414 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1231 (
// Equation(s):
// \CPU_RISCV|regs|rf~1231_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~478_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~414_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~478_q ),
	.datac(\CPU_RISCV|regs|rf~414_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1231 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1232 (
// Equation(s):
// \CPU_RISCV|regs|rf~1232_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1231_combout  & (\CPU_RISCV|regs|rf~510_q )) # (!\CPU_RISCV|regs|rf~1231_combout  & ((\CPU_RISCV|regs|rf~446_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1231_combout ))))

	.dataa(\CPU_RISCV|regs|rf~510_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~446_q ),
	.datad(\CPU_RISCV|regs|rf~1231_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1232 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~382feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~382feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~382feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N21
dffeas \CPU_RISCV|regs|rf~382 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~382 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N9
dffeas \CPU_RISCV|regs|rf~350 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~350 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N13
dffeas \CPU_RISCV|regs|rf~286 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~286 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~318feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~318feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~318feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N15
dffeas \CPU_RISCV|regs|rf~318 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~318 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1226 (
// Equation(s):
// \CPU_RISCV|regs|rf~1226_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~318_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~286_q )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~286_q ),
	.datad(\CPU_RISCV|regs|rf~318_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1226_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1226 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1227 (
// Equation(s):
// \CPU_RISCV|regs|rf~1227_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1226_combout  & (\CPU_RISCV|regs|rf~382_q )) # (!\CPU_RISCV|regs|rf~1226_combout  & ((\CPU_RISCV|regs|rf~350_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1226_combout ))))

	.dataa(\CPU_RISCV|regs|rf~382_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~350_q ),
	.datad(\CPU_RISCV|regs|rf~1226_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1227_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1227 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N11
dffeas \CPU_RISCV|regs|rf~30 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~30 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N9
dffeas \CPU_RISCV|regs|rf~62 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~62 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1230 (
// Equation(s):
// \CPU_RISCV|regs|rf~1230_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~62_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~30_q )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~30_q ),
	.datad(\CPU_RISCV|regs|rf~62_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1230 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N29
dffeas \CPU_RISCV|regs|rf~222 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~222 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N19
dffeas \CPU_RISCV|regs|rf~158 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~158 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1228 (
// Equation(s):
// \CPU_RISCV|regs|rf~1228_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~222_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~158_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~222_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~158_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1228_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1228 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N17
dffeas \CPU_RISCV|regs|rf~190 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~190 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1229 (
// Equation(s):
// \CPU_RISCV|regs|rf~1229_combout  = (\CPU_RISCV|regs|rf~1228_combout  & ((\CPU_RISCV|regs|rf~254_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1228_combout  & (((\CPU_RISCV|regs|rf~190_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~254_q ),
	.datab(\CPU_RISCV|regs|rf~1228_combout ),
	.datac(\CPU_RISCV|regs|rf~190_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1229_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1229 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2009 (
// Equation(s):
// \CPU_RISCV|regs|rf~2009_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1229_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1230_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1230_combout ),
	.datad(\CPU_RISCV|regs|rf~1229_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2009_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2009 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1233 (
// Equation(s):
// \CPU_RISCV|regs|rf~1233_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~2009_combout  & (\CPU_RISCV|regs|rf~1232_combout )) # (!\CPU_RISCV|regs|rf~2009_combout  & ((\CPU_RISCV|regs|rf~1227_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~2009_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1232_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1227_combout ),
	.datad(\CPU_RISCV|regs|rf~2009_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1233 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~734feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~734feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~734feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~734feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~734feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N11
dffeas \CPU_RISCV|regs|rf~734 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~734 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N9
dffeas \CPU_RISCV|regs|rf~990 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~990 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N21
dffeas \CPU_RISCV|regs|rf~862 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~862 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \CPU_RISCV|regs|rf~606 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~606 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1234 (
// Equation(s):
// \CPU_RISCV|regs|rf~1234_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~862_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~606_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~862_q ),
	.datac(\CPU_RISCV|regs|rf~606_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1234 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1235 (
// Equation(s):
// \CPU_RISCV|regs|rf~1235_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1234_combout  & ((\CPU_RISCV|regs|rf~990_q ))) # (!\CPU_RISCV|regs|rf~1234_combout  & (\CPU_RISCV|regs|rf~734_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1234_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~734_q ),
	.datac(\CPU_RISCV|regs|rf~990_q ),
	.datad(\CPU_RISCV|regs|rf~1234_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1235 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N7
dffeas \CPU_RISCV|regs|rf~766 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~766 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N27
dffeas \CPU_RISCV|regs|rf~638 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~638 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1239 (
// Equation(s):
// \CPU_RISCV|regs|rf~1239_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~766_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~638_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~766_q ),
	.datac(\CPU_RISCV|regs|rf~638_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1239 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N29
dffeas \CPU_RISCV|regs|rf~894 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~894 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N1
dffeas \CPU_RISCV|regs|rf~1022 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1022 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1240 (
// Equation(s):
// \CPU_RISCV|regs|rf~1240_combout  = (\CPU_RISCV|regs|rf~1239_combout  & (((\CPU_RISCV|regs|rf~1022_q )) # (!\CPU_RISCV|RS2[3]~37_combout ))) # (!\CPU_RISCV|regs|rf~1239_combout  & (\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~894_q )))

	.dataa(\CPU_RISCV|regs|rf~1239_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~894_q ),
	.datad(\CPU_RISCV|regs|rf~1022_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1240 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y30_N9
dffeas \CPU_RISCV|regs|rf~830 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~830 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y30_N5
dffeas \CPU_RISCV|regs|rf~958 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~958 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~702feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~702feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~85_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~702feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~702feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~702feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N25
dffeas \CPU_RISCV|regs|rf~702 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~702 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N15
dffeas \CPU_RISCV|regs|rf~574 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~574 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1236 (
// Equation(s):
// \CPU_RISCV|regs|rf~1236_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~702_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~574_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~702_q ),
	.datac(\CPU_RISCV|regs|rf~574_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1236 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1237 (
// Equation(s):
// \CPU_RISCV|regs|rf~1237_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1236_combout  & ((\CPU_RISCV|regs|rf~958_q ))) # (!\CPU_RISCV|regs|rf~1236_combout  & (\CPU_RISCV|regs|rf~830_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1236_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~830_q ),
	.datac(\CPU_RISCV|regs|rf~958_q ),
	.datad(\CPU_RISCV|regs|rf~1236_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1237 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~798feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~798feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~798feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N29
dffeas \CPU_RISCV|regs|rf~798 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~798 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~798 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \CPU_RISCV|regs|rf~542 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~85_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~542 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1238 (
// Equation(s):
// \CPU_RISCV|regs|rf~1238_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~798_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~542_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~798_q ),
	.datac(\CPU_RISCV|regs|rf~542_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1238 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2008 (
// Equation(s):
// \CPU_RISCV|regs|rf~2008_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1237_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~1238_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1237_combout ),
	.datad(\CPU_RISCV|regs|rf~1238_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2008_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2008 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1241 (
// Equation(s):
// \CPU_RISCV|regs|rf~1241_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~2008_combout  & ((\CPU_RISCV|regs|rf~1240_combout ))) # (!\CPU_RISCV|regs|rf~2008_combout  & (\CPU_RISCV|regs|rf~1235_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~2008_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1235_combout ),
	.datac(\CPU_RISCV|regs|rf~1240_combout ),
	.datad(\CPU_RISCV|regs|rf~2008_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1241 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[30]~11 (
// Equation(s):
// \CPU_RISCV|regs|rd2[30]~11_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1233_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1241_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1241_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1233_combout ),
	.datad(\CPU_RISCV|regs|rf~1241_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[30]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[30]~11 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[30]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~285feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~285feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~285feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N23
dffeas \CPU_RISCV|regs|rf~285 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~285 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~285 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N13
dffeas \CPU_RISCV|regs|rf~317 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~317 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N11
dffeas \CPU_RISCV|regs|rf~29 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~29 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1244 (
// Equation(s):
// \CPU_RISCV|regs|rf~1244_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~61_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~29_q )))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~61_q ),
	.datac(\CPU_RISCV|regs|rf~29_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1244 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1245 (
// Equation(s):
// \CPU_RISCV|regs|rf~1245_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1244_combout  & ((\CPU_RISCV|regs|rf~317_q ))) # (!\CPU_RISCV|regs|rf~1244_combout  & (\CPU_RISCV|regs|rf~285_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1244_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~285_q ),
	.datac(\CPU_RISCV|regs|rf~317_q ),
	.datad(\CPU_RISCV|regs|rf~1244_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1245 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N9
dffeas \CPU_RISCV|regs|rf~509 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~509 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~253feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~253feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~253feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N1
dffeas \CPU_RISCV|regs|rf~253 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~253 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N25
dffeas \CPU_RISCV|regs|rf~221 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~221 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~477feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~477feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~477feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y29_N19
dffeas \CPU_RISCV|regs|rf~477 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~477 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1242 (
// Equation(s):
// \CPU_RISCV|regs|rf~1242_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~477_q ) # (\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~221_q  & ((!\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~221_q ),
	.datab(\CPU_RISCV|regs|rf~477_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1242 .lut_mask = 16'hF0CA;
defparam \CPU_RISCV|regs|rf~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1243 (
// Equation(s):
// \CPU_RISCV|regs|rf~1243_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1242_combout  & (\CPU_RISCV|regs|rf~509_q )) # (!\CPU_RISCV|regs|rf~1242_combout  & ((\CPU_RISCV|regs|rf~253_q ))))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1242_combout ))))

	.dataa(\CPU_RISCV|regs|rf~509_q ),
	.datab(\CPU_RISCV|regs|rf~253_q ),
	.datac(\CPU_RISCV|RS1[0]~11_combout ),
	.datad(\CPU_RISCV|regs|rf~1242_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1243 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[29]~14 (
// Equation(s):
// \CPU_RISCV|regs|rd1[29]~14_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1243_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1245_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1245_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1243_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[29]~14 .lut_mask = 16'h3202;
defparam \CPU_RISCV|regs|rd1[29]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~475feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~475feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~475feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~475feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~475feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N13
dffeas \CPU_RISCV|regs|rf~475 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~475 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~443feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~443feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~443feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N5
dffeas \CPU_RISCV|regs|rf~443 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~443 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~411feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~411feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~411feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~411feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~411feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N15
dffeas \CPU_RISCV|regs|rf~411 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~411feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~411 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1297 (
// Equation(s):
// \CPU_RISCV|regs|rf~1297_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~443_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~411_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~443_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~411_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1297_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1297 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N11
dffeas \CPU_RISCV|regs|rf~507 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~507 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1298 (
// Equation(s):
// \CPU_RISCV|regs|rf~1298_combout  = (\CPU_RISCV|regs|rf~1297_combout  & (((\CPU_RISCV|regs|rf~507_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1297_combout  & (\CPU_RISCV|regs|rf~475_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~475_q ),
	.datab(\CPU_RISCV|regs|rf~1297_combout ),
	.datac(\CPU_RISCV|regs|rf~507_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1298_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1298 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~379feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~379feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~379feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N11
dffeas \CPU_RISCV|regs|rf~379 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~379 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N29
dffeas \CPU_RISCV|regs|rf~315 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~315 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~283feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~283feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~283feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~283feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~283feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N3
dffeas \CPU_RISCV|regs|rf~283 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~283 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~283 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N25
dffeas \CPU_RISCV|regs|rf~347 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~347 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1292 (
// Equation(s):
// \CPU_RISCV|regs|rf~1292_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~347_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~283_q ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~283_q ),
	.datac(\CPU_RISCV|regs|rf~347_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1292_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1292 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1293 (
// Equation(s):
// \CPU_RISCV|regs|rf~1293_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1292_combout  & (\CPU_RISCV|regs|rf~379_q )) # (!\CPU_RISCV|regs|rf~1292_combout  & ((\CPU_RISCV|regs|rf~315_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1292_combout ))))

	.dataa(\CPU_RISCV|regs|rf~379_q ),
	.datab(\CPU_RISCV|regs|rf~315_q ),
	.datac(\CPU_RISCV|RS2[0]~36_combout ),
	.datad(\CPU_RISCV|regs|rf~1292_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1293_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1293 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N21
dffeas \CPU_RISCV|regs|rf~59 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~59 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N29
dffeas \CPU_RISCV|regs|rf~123 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~123 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N15
dffeas \CPU_RISCV|regs|rf~91 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~91 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1294 (
// Equation(s):
// \CPU_RISCV|regs|rf~1294_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~91_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~27_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~27_q ),
	.datac(\CPU_RISCV|regs|rf~91_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1294_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1294 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1295 (
// Equation(s):
// \CPU_RISCV|regs|rf~1295_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1294_combout  & ((\CPU_RISCV|regs|rf~123_q ))) # (!\CPU_RISCV|regs|rf~1294_combout  & (\CPU_RISCV|regs|rf~59_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1294_combout ))))

	.dataa(\CPU_RISCV|regs|rf~59_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~123_q ),
	.datad(\CPU_RISCV|regs|rf~1294_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1295_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1295 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1296 (
// Equation(s):
// \CPU_RISCV|regs|rf~1296_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1293_combout ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~1295_combout  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1293_combout ),
	.datac(\CPU_RISCV|regs|rf~1295_combout ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1296_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1296 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~251feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~251feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~251feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N3
dffeas \CPU_RISCV|regs|rf~251 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~251 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~187feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~187feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~187feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N29
dffeas \CPU_RISCV|regs|rf~187 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~187 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N31
dffeas \CPU_RISCV|regs|rf~155 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~155 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1290 (
// Equation(s):
// \CPU_RISCV|regs|rf~1290_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~187_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~155_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~187_q ),
	.datac(\CPU_RISCV|regs|rf~155_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1290_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1290 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N1
dffeas \CPU_RISCV|regs|rf~219 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~219 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1291 (
// Equation(s):
// \CPU_RISCV|regs|rf~1291_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1290_combout  & (\CPU_RISCV|regs|rf~251_q )) # (!\CPU_RISCV|regs|rf~1290_combout  & ((\CPU_RISCV|regs|rf~219_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1290_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~251_q ),
	.datac(\CPU_RISCV|regs|rf~1290_combout ),
	.datad(\CPU_RISCV|regs|rf~219_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1291_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1291 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1299 (
// Equation(s):
// \CPU_RISCV|regs|rf~1299_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1296_combout  & (\CPU_RISCV|regs|rf~1298_combout )) # (!\CPU_RISCV|regs|rf~1296_combout  & ((\CPU_RISCV|regs|rf~1291_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1296_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1298_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1296_combout ),
	.datad(\CPU_RISCV|regs|rf~1291_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1299_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1299 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~955feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~955feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~107_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~955feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \CPU_RISCV|regs|rf~955 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~955 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N21
dffeas \CPU_RISCV|regs|rf~699 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~699 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \CPU_RISCV|regs|rf~827 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~827 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N3
dffeas \CPU_RISCV|regs|rf~571 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~571 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1300 (
// Equation(s):
// \CPU_RISCV|regs|rf~1300_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~827_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~571_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~827_q ),
	.datac(\CPU_RISCV|regs|rf~571_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1300_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1300 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1301 (
// Equation(s):
// \CPU_RISCV|regs|rf~1301_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1300_combout  & (\CPU_RISCV|regs|rf~955_q )) # (!\CPU_RISCV|regs|rf~1300_combout  & ((\CPU_RISCV|regs|rf~699_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1300_combout ))))

	.dataa(\CPU_RISCV|regs|rf~955_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~699_q ),
	.datad(\CPU_RISCV|regs|rf~1300_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1301_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1301 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~795feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~795feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~795feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~795feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~795feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N17
dffeas \CPU_RISCV|regs|rf~795 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~795 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N23
dffeas \CPU_RISCV|regs|rf~923 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~923 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~667feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~667feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~667feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N1
dffeas \CPU_RISCV|regs|rf~667 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~667 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N23
dffeas \CPU_RISCV|regs|rf~539 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~539 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1304 (
// Equation(s):
// \CPU_RISCV|regs|rf~1304_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~667_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~539_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~667_q ),
	.datac(\CPU_RISCV|regs|rf~539_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1304_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1304 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1305 (
// Equation(s):
// \CPU_RISCV|regs|rf~1305_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1304_combout  & ((\CPU_RISCV|regs|rf~923_q ))) # (!\CPU_RISCV|regs|rf~1304_combout  & (\CPU_RISCV|regs|rf~795_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1304_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~795_q ),
	.datac(\CPU_RISCV|regs|rf~923_q ),
	.datad(\CPU_RISCV|regs|rf~1304_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1305_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1305 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~859feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~859feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~859feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N3
dffeas \CPU_RISCV|regs|rf~859 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~859 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N25
dffeas \CPU_RISCV|regs|rf~987 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~987 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~731feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~731feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~731feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N25
dffeas \CPU_RISCV|regs|rf~731 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~731 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N23
dffeas \CPU_RISCV|regs|rf~603 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~603 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1302 (
// Equation(s):
// \CPU_RISCV|regs|rf~1302_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~731_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~603_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~731_q ),
	.datac(\CPU_RISCV|regs|rf~603_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1302_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1302 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1303 (
// Equation(s):
// \CPU_RISCV|regs|rf~1303_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1302_combout  & ((\CPU_RISCV|regs|rf~987_q ))) # (!\CPU_RISCV|regs|rf~1302_combout  & (\CPU_RISCV|regs|rf~859_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1302_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~859_q ),
	.datac(\CPU_RISCV|regs|rf~987_q ),
	.datad(\CPU_RISCV|regs|rf~1302_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1303_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1303 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1306 (
// Equation(s):
// \CPU_RISCV|regs|rf~1306_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1303_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1305_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1305_combout ),
	.datad(\CPU_RISCV|regs|rf~1303_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1306_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1306 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~891feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~891feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~891feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N13
dffeas \CPU_RISCV|regs|rf~891 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~891 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N15
dffeas \CPU_RISCV|regs|rf~635 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~635 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1307 (
// Equation(s):
// \CPU_RISCV|regs|rf~1307_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~891_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~635_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~891_q ),
	.datac(\CPU_RISCV|regs|rf~635_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1307_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1307 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \CPU_RISCV|regs|rf~1019 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1019 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N31
dffeas \CPU_RISCV|regs|rf~763 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~763 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1308 (
// Equation(s):
// \CPU_RISCV|regs|rf~1308_combout  = (\CPU_RISCV|regs|rf~1307_combout  & ((\CPU_RISCV|regs|rf~1019_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1307_combout  & (((\CPU_RISCV|regs|rf~763_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1307_combout ),
	.datab(\CPU_RISCV|regs|rf~1019_q ),
	.datac(\CPU_RISCV|regs|rf~763_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1308_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1308 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1309 (
// Equation(s):
// \CPU_RISCV|regs|rf~1309_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1306_combout  & ((\CPU_RISCV|regs|rf~1308_combout ))) # (!\CPU_RISCV|regs|rf~1306_combout  & (\CPU_RISCV|regs|rf~1301_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1306_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1301_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1306_combout ),
	.datad(\CPU_RISCV|regs|rf~1308_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1309_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1309 .lut_mask = 16'hF838;
defparam \CPU_RISCV|regs|rf~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[27]~14 (
// Equation(s):
// \CPU_RISCV|regs|rd2[27]~14_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1299_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1309_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1309_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1299_combout ),
	.datad(\CPU_RISCV|regs|rf~1309_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[27]~14 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1286 (
// Equation(s):
// \CPU_RISCV|regs|rf~1286_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~475_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~219_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~475_q ),
	.datac(\CPU_RISCV|regs|rf~219_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1286_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1286 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1287 (
// Equation(s):
// \CPU_RISCV|regs|rf~1287_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1286_combout  & ((\CPU_RISCV|regs|rf~507_q ))) # (!\CPU_RISCV|regs|rf~1286_combout  & (\CPU_RISCV|regs|rf~251_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1286_combout ))))

	.dataa(\CPU_RISCV|regs|rf~251_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~507_q ),
	.datad(\CPU_RISCV|regs|rf~1286_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1287_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1287 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1920 (
// Equation(s):
// \CPU_RISCV|regs|rf~1920_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1287_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1289_combout ))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|rf~1289_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rf~1287_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1920_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1920 .lut_mask = 16'hEE44;
defparam \CPU_RISCV|regs|rf~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|Equal16~32 (
// Equation(s):
// \CPU_RISCV|Equal16~32_combout  = \CPU_RISCV|regs|rd2[27]~14_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1920_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[27]~14_combout ),
	.datad(\CPU_RISCV|regs|rf~1920_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~32 .lut_mask = 16'hA5F0;
defparam \CPU_RISCV|Equal16~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~32 (
// Equation(s):
// \CPU_RISCV|Add0~32_combout  = (\CPU_RISCV|pc [9] & (!\CPU_RISCV|Add0~31 )) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|Add0~31 ) # (GND)))
// \CPU_RISCV|Add0~33  = CARRY((!\CPU_RISCV|Add0~31 ) # (!\CPU_RISCV|pc [9]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~31 ),
	.combout(\CPU_RISCV|Add0~32_combout ),
	.cout(\CPU_RISCV|Add0~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~32 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Add2~16 (
// Equation(s):
// \CPU_RISCV|Add2~16_combout  = ((\CPU_RISCV|imm[10]~124_combout  $ (\CPU_RISCV|regs|rd1[8]~32_combout  $ (!\CPU_RISCV|Add2~15 )))) # (GND)
// \CPU_RISCV|Add2~17  = CARRY((\CPU_RISCV|imm[10]~124_combout  & ((\CPU_RISCV|regs|rd1[8]~32_combout ) # (!\CPU_RISCV|Add2~15 ))) # (!\CPU_RISCV|imm[10]~124_combout  & (\CPU_RISCV|regs|rd1[8]~32_combout  & !\CPU_RISCV|Add2~15 )))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|regs|rd1[8]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~15 ),
	.combout(\CPU_RISCV|Add2~16_combout ),
	.cout(\CPU_RISCV|Add2~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Add2~18 (
// Equation(s):
// \CPU_RISCV|Add2~18_combout  = (\CPU_RISCV|regs|rd1[9]~31_combout  & ((\CPU_RISCV|imm[9]~98_combout  & (\CPU_RISCV|Add2~17  & VCC)) # (!\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add2~17 )))) # (!\CPU_RISCV|regs|rd1[9]~31_combout  & 
// ((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add2~17 )) # (!\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|Add2~17 ) # (GND)))))
// \CPU_RISCV|Add2~19  = CARRY((\CPU_RISCV|regs|rd1[9]~31_combout  & (!\CPU_RISCV|imm[9]~98_combout  & !\CPU_RISCV|Add2~17 )) # (!\CPU_RISCV|regs|rd1[9]~31_combout  & ((!\CPU_RISCV|Add2~17 ) # (!\CPU_RISCV|imm[9]~98_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[9]~31_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~17 ),
	.combout(\CPU_RISCV|Add2~18_combout ),
	.cout(\CPU_RISCV|Add2~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|Add3~16 (
// Equation(s):
// \CPU_RISCV|Add3~16_combout  = ((\CPU_RISCV|imm[10]~124_combout  $ (\CPU_RISCV|pc [8] $ (!\CPU_RISCV|Add3~15 )))) # (GND)
// \CPU_RISCV|Add3~17  = CARRY((\CPU_RISCV|imm[10]~124_combout  & ((\CPU_RISCV|pc [8]) # (!\CPU_RISCV|Add3~15 ))) # (!\CPU_RISCV|imm[10]~124_combout  & (\CPU_RISCV|pc [8] & !\CPU_RISCV|Add3~15 )))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|pc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~15 ),
	.combout(\CPU_RISCV|Add3~16_combout ),
	.cout(\CPU_RISCV|Add3~17 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~16 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|Add3~18 (
// Equation(s):
// \CPU_RISCV|Add3~18_combout  = (\CPU_RISCV|pc [9] & ((\CPU_RISCV|imm[9]~98_combout  & (\CPU_RISCV|Add3~17  & VCC)) # (!\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add3~17 )))) # (!\CPU_RISCV|pc [9] & ((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|Add3~17 
// )) # (!\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|Add3~17 ) # (GND)))))
// \CPU_RISCV|Add3~19  = CARRY((\CPU_RISCV|pc [9] & (!\CPU_RISCV|imm[9]~98_combout  & !\CPU_RISCV|Add3~17 )) # (!\CPU_RISCV|pc [9] & ((!\CPU_RISCV|Add3~17 ) # (!\CPU_RISCV|imm[9]~98_combout ))))

	.dataa(\CPU_RISCV|pc [9]),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~17 ),
	.combout(\CPU_RISCV|Add3~18_combout ),
	.cout(\CPU_RISCV|Add3~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~144 (
// Equation(s):
// \CPU_RISCV|Add0~144_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~18_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~18_combout ))))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add2~18_combout ),
	.datad(\CPU_RISCV|Add3~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~144 .lut_mask = 16'hFBEA;
defparam \CPU_RISCV|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~145 (
// Equation(s):
// \CPU_RISCV|Add0~145_combout  = (\CPU_RISCV|Add0~144_combout  & ((\CPU_RISCV|Add0~32_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~32_combout ),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add0~144_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~145 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~146 (
// Equation(s):
// \CPU_RISCV|Add0~146_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~145_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~32_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~145_combout ))

	.dataa(\CPU_RISCV|Add0~145_combout ),
	.datab(\CPU_RISCV|Add0~32_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~146 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N19
dffeas \CPU_RISCV|pc[9] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[9] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~34 (
// Equation(s):
// \CPU_RISCV|Add0~34_combout  = (\CPU_RISCV|pc [10] & (\CPU_RISCV|Add0~33  $ (GND))) # (!\CPU_RISCV|pc [10] & (!\CPU_RISCV|Add0~33  & VCC))
// \CPU_RISCV|Add0~35  = CARRY((\CPU_RISCV|pc [10] & !\CPU_RISCV|Add0~33 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~33 ),
	.combout(\CPU_RISCV|Add0~34_combout ),
	.cout(\CPU_RISCV|Add0~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~34 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|Add2~20 (
// Equation(s):
// \CPU_RISCV|Add2~20_combout  = ((\CPU_RISCV|regs|rd1[10]~40_combout  $ (\CPU_RISCV|imm[10]~124_combout  $ (!\CPU_RISCV|Add2~19 )))) # (GND)
// \CPU_RISCV|Add2~21  = CARRY((\CPU_RISCV|regs|rd1[10]~40_combout  & ((\CPU_RISCV|imm[10]~124_combout ) # (!\CPU_RISCV|Add2~19 ))) # (!\CPU_RISCV|regs|rd1[10]~40_combout  & (\CPU_RISCV|imm[10]~124_combout  & !\CPU_RISCV|Add2~19 )))

	.dataa(\CPU_RISCV|regs|rd1[10]~40_combout ),
	.datab(\CPU_RISCV|imm[10]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~19 ),
	.combout(\CPU_RISCV|Add2~20_combout ),
	.cout(\CPU_RISCV|Add2~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|Add3~20 (
// Equation(s):
// \CPU_RISCV|Add3~20_combout  = ((\CPU_RISCV|imm[10]~124_combout  $ (\CPU_RISCV|pc [10] $ (!\CPU_RISCV|Add3~19 )))) # (GND)
// \CPU_RISCV|Add3~21  = CARRY((\CPU_RISCV|imm[10]~124_combout  & ((\CPU_RISCV|pc [10]) # (!\CPU_RISCV|Add3~19 ))) # (!\CPU_RISCV|imm[10]~124_combout  & (\CPU_RISCV|pc [10] & !\CPU_RISCV|Add3~19 )))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|pc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~19 ),
	.combout(\CPU_RISCV|Add3~20_combout ),
	.cout(\CPU_RISCV|Add3~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~141 (
// Equation(s):
// \CPU_RISCV|Add0~141_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~20_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~20_combout ))))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add2~20_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add3~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~141 .lut_mask = 16'hEFEA;
defparam \CPU_RISCV|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~142 (
// Equation(s):
// \CPU_RISCV|Add0~142_combout  = (\CPU_RISCV|Add0~141_combout  & ((\CPU_RISCV|Add0~34_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~34_combout ),
	.datad(\CPU_RISCV|Add0~141_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~142 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~143 (
// Equation(s):
// \CPU_RISCV|Add0~143_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~142_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~34_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~142_combout ))))

	.dataa(\CPU_RISCV|Add0~142_combout ),
	.datab(\CPU_RISCV|Add0~34_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~143 .lut_mask = 16'hACAA;
defparam \CPU_RISCV|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N13
dffeas \CPU_RISCV|pc[10] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[10] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~36 (
// Equation(s):
// \CPU_RISCV|Add0~36_combout  = (\CPU_RISCV|pc [11] & (!\CPU_RISCV|Add0~35 )) # (!\CPU_RISCV|pc [11] & ((\CPU_RISCV|Add0~35 ) # (GND)))
// \CPU_RISCV|Add0~37  = CARRY((!\CPU_RISCV|Add0~35 ) # (!\CPU_RISCV|pc [11]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~35 ),
	.combout(\CPU_RISCV|Add0~36_combout ),
	.cout(\CPU_RISCV|Add0~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~36 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|imm[11]~13 (
// Equation(s):
// \CPU_RISCV|imm[11]~13_combout  = (\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [4]),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[11]~13 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|imm[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|imm[11]~120 (
// Equation(s):
// \CPU_RISCV|imm[11]~120_combout  = (\CPU_RISCV|imm[11]~13_combout  & (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & !\CPU_RISCV|pc [2])))

	.dataa(\CPU_RISCV|imm[11]~13_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[11]~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[11]~120 .lut_mask = 16'h0002;
defparam \CPU_RISCV|imm[11]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|Add3~22 (
// Equation(s):
// \CPU_RISCV|Add3~22_combout  = (\CPU_RISCV|pc [11] & ((\CPU_RISCV|imm[11]~120_combout  & (\CPU_RISCV|Add3~21  & VCC)) # (!\CPU_RISCV|imm[11]~120_combout  & (!\CPU_RISCV|Add3~21 )))) # (!\CPU_RISCV|pc [11] & ((\CPU_RISCV|imm[11]~120_combout  & 
// (!\CPU_RISCV|Add3~21 )) # (!\CPU_RISCV|imm[11]~120_combout  & ((\CPU_RISCV|Add3~21 ) # (GND)))))
// \CPU_RISCV|Add3~23  = CARRY((\CPU_RISCV|pc [11] & (!\CPU_RISCV|imm[11]~120_combout  & !\CPU_RISCV|Add3~21 )) # (!\CPU_RISCV|pc [11] & ((!\CPU_RISCV|Add3~21 ) # (!\CPU_RISCV|imm[11]~120_combout ))))

	.dataa(\CPU_RISCV|pc [11]),
	.datab(\CPU_RISCV|imm[11]~120_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~21 ),
	.combout(\CPU_RISCV|Add3~22_combout ),
	.cout(\CPU_RISCV|Add3~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \CPU_RISCV|regs|rf~203 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~203 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~171feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~171feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~171feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \CPU_RISCV|regs|rf~171 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~171 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N23
dffeas \CPU_RISCV|regs|rf~139 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~139 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1646 (
// Equation(s):
// \CPU_RISCV|regs|rf~1646_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~171_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~139_q )))))

	.dataa(\CPU_RISCV|regs|rf~171_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~139_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1646_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1646 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \CPU_RISCV|regs|rf~235 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~235 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1647 (
// Equation(s):
// \CPU_RISCV|regs|rf~1647_combout  = (\CPU_RISCV|regs|rf~1646_combout  & (((\CPU_RISCV|regs|rf~235_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1646_combout  & (\CPU_RISCV|regs|rf~203_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~203_q ),
	.datab(\CPU_RISCV|regs|rf~1646_combout ),
	.datac(\CPU_RISCV|regs|rf~235_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1647_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1647 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \CPU_RISCV|regs|rf~491 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~491 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~459feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~459feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~459feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \CPU_RISCV|regs|rf~459 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~459 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~427feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~427feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~427feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N17
dffeas \CPU_RISCV|regs|rf~427 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~427 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \CPU_RISCV|regs|rf~395 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~395 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1653 (
// Equation(s):
// \CPU_RISCV|regs|rf~1653_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~427_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~395_q )))))

	.dataa(\CPU_RISCV|regs|rf~427_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~395_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1653_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1653 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1654 (
// Equation(s):
// \CPU_RISCV|regs|rf~1654_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1653_combout  & (\CPU_RISCV|regs|rf~491_q )) # (!\CPU_RISCV|regs|rf~1653_combout  & ((\CPU_RISCV|regs|rf~459_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1653_combout ))))

	.dataa(\CPU_RISCV|regs|rf~491_q ),
	.datab(\CPU_RISCV|regs|rf~459_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1653_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1654_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1654 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~43feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~43feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~43feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N17
dffeas \CPU_RISCV|regs|rf~43 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~43 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N3
dffeas \CPU_RISCV|regs|rf~107 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~107 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N1
dffeas \CPU_RISCV|regs|rf~11 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~11 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~11 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \CPU_RISCV|regs|rf~75 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~75 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1650 (
// Equation(s):
// \CPU_RISCV|regs|rf~1650_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~75_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~11_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~11_q ),
	.datac(\CPU_RISCV|regs|rf~75_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1650_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1650 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1651 (
// Equation(s):
// \CPU_RISCV|regs|rf~1651_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1650_combout  & ((\CPU_RISCV|regs|rf~107_q ))) # (!\CPU_RISCV|regs|rf~1650_combout  & (\CPU_RISCV|regs|rf~43_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1650_combout ))))

	.dataa(\CPU_RISCV|regs|rf~43_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~107_q ),
	.datad(\CPU_RISCV|regs|rf~1650_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1651_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1651 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~299feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~299feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~299feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \CPU_RISCV|regs|rf~299 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~299 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \CPU_RISCV|regs|rf~363 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~363 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N17
dffeas \CPU_RISCV|regs|rf~331 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~331 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1648 (
// Equation(s):
// \CPU_RISCV|regs|rf~1648_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~331_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~267_q ))))

	.dataa(\CPU_RISCV|regs|rf~267_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~331_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1648_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1648 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1649 (
// Equation(s):
// \CPU_RISCV|regs|rf~1649_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1648_combout  & ((\CPU_RISCV|regs|rf~363_q ))) # (!\CPU_RISCV|regs|rf~1648_combout  & (\CPU_RISCV|regs|rf~299_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1648_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~299_q ),
	.datac(\CPU_RISCV|regs|rf~363_q ),
	.datad(\CPU_RISCV|regs|rf~1648_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1649_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1649 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1652 (
// Equation(s):
// \CPU_RISCV|regs|rf~1652_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1649_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1651_combout )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1651_combout ),
	.datad(\CPU_RISCV|regs|rf~1649_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1652_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1652 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1655 (
// Equation(s):
// \CPU_RISCV|regs|rf~1655_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1652_combout  & ((\CPU_RISCV|regs|rf~1654_combout ))) # (!\CPU_RISCV|regs|rf~1652_combout  & (\CPU_RISCV|regs|rf~1647_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1652_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1647_combout ),
	.datab(\CPU_RISCV|regs|rf~1654_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1652_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1655_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1655 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N23
dffeas \CPU_RISCV|regs|rf~1003 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1003 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \CPU_RISCV|regs|rf~747 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~747 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~875feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~875feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~208_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~875feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \CPU_RISCV|regs|rf~875 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~875 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \CPU_RISCV|regs|rf~619 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~619 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1663 (
// Equation(s):
// \CPU_RISCV|regs|rf~1663_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~875_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~619_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~875_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~619_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1663_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1663 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1664 (
// Equation(s):
// \CPU_RISCV|regs|rf~1664_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1663_combout  & (\CPU_RISCV|regs|rf~1003_q )) # (!\CPU_RISCV|regs|rf~1663_combout  & ((\CPU_RISCV|regs|rf~747_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1663_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1003_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~747_q ),
	.datad(\CPU_RISCV|regs|rf~1663_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1664_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1664 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \CPU_RISCV|regs|rf~939 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~939 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \CPU_RISCV|regs|rf~683 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~683 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~811feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~811feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~811feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \CPU_RISCV|regs|rf~811 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~811 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \CPU_RISCV|regs|rf~555 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~555 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1656 (
// Equation(s):
// \CPU_RISCV|regs|rf~1656_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~811_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~555_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~811_q ),
	.datac(\CPU_RISCV|regs|rf~555_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1656_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1656 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1657 (
// Equation(s):
// \CPU_RISCV|regs|rf~1657_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1656_combout  & (\CPU_RISCV|regs|rf~939_q )) # (!\CPU_RISCV|regs|rf~1656_combout  & ((\CPU_RISCV|regs|rf~683_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1656_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~939_q ),
	.datac(\CPU_RISCV|regs|rf~683_q ),
	.datad(\CPU_RISCV|regs|rf~1656_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1657_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1657 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~779feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~779feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~779feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~779feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~779feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N13
dffeas \CPU_RISCV|regs|rf~779 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~779 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N17
dffeas \CPU_RISCV|regs|rf~907 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~907 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~651feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~651feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~651feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~651feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~651feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \CPU_RISCV|regs|rf~651 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~651 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \CPU_RISCV|regs|rf~523 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~523 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1660 (
// Equation(s):
// \CPU_RISCV|regs|rf~1660_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~651_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~523_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~651_q ),
	.datac(\CPU_RISCV|regs|rf~523_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1660_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1660 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1661 (
// Equation(s):
// \CPU_RISCV|regs|rf~1661_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1660_combout  & ((\CPU_RISCV|regs|rf~907_q ))) # (!\CPU_RISCV|regs|rf~1660_combout  & (\CPU_RISCV|regs|rf~779_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1660_combout ))))

	.dataa(\CPU_RISCV|regs|rf~779_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~907_q ),
	.datad(\CPU_RISCV|regs|rf~1660_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1661_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1661 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~843feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~843feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~843feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N1
dffeas \CPU_RISCV|regs|rf~843 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~843 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N31
dffeas \CPU_RISCV|regs|rf~971 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~971 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~715feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~715feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~715feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \CPU_RISCV|regs|rf~715 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~715 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \CPU_RISCV|regs|rf~587 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~587 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1658 (
// Equation(s):
// \CPU_RISCV|regs|rf~1658_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~715_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~587_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~715_q ),
	.datac(\CPU_RISCV|regs|rf~587_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1658_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1658 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1659 (
// Equation(s):
// \CPU_RISCV|regs|rf~1659_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1658_combout  & ((\CPU_RISCV|regs|rf~971_q ))) # (!\CPU_RISCV|regs|rf~1658_combout  & (\CPU_RISCV|regs|rf~843_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1658_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~843_q ),
	.datac(\CPU_RISCV|regs|rf~971_q ),
	.datad(\CPU_RISCV|regs|rf~1658_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1659_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1659 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1662 (
// Equation(s):
// \CPU_RISCV|regs|rf~1662_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1659_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1661_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1661_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1659_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1662_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1662 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1665 (
// Equation(s):
// \CPU_RISCV|regs|rf~1665_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1662_combout  & (\CPU_RISCV|regs|rf~1664_combout )) # (!\CPU_RISCV|regs|rf~1662_combout  & ((\CPU_RISCV|regs|rf~1657_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1662_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1664_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1657_combout ),
	.datad(\CPU_RISCV|regs|rf~1662_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1665_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1665 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[11]~30 (
// Equation(s):
// \CPU_RISCV|regs|rd2[11]~30_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1655_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1665_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1665_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1655_combout ),
	.datad(\CPU_RISCV|regs|rf~1665_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[11]~30 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~12 (
// Equation(s):
// \CPU_RISCV|Equal16~12_combout  = \CPU_RISCV|regs|rd1[11]~30_combout  $ (\CPU_RISCV|regs|rd2[11]~30_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[11]~30_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[11]~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~12 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Equal16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|comb~102 (
// Equation(s):
// \CPU_RISCV|comb~102_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & (((!\CPU_RISCV|imm[3]~119_combout ) # (!\CPU_RISCV|imm[2]~94_combout )) # (!\imem|RAM~12_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|imm[2]~94_combout ),
	.datac(\CPU_RISCV|imm[3]~119_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~102 .lut_mask = 16'h007F;
defparam \CPU_RISCV|comb~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1935 (
// Equation(s):
// \CPU_RISCV|regs|rf~1935_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1689_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1691_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1689_combout ),
	.datad(\CPU_RISCV|regs|rf~1691_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1935_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1935 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1712 (
// Equation(s):
// \CPU_RISCV|regs|rf~1712_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~232_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~200_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~232_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~200_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1712_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1712 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1713 (
// Equation(s):
// \CPU_RISCV|regs|rf~1713_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1712_combout  & (\CPU_RISCV|regs|rf~488_q )) # (!\CPU_RISCV|regs|rf~1712_combout  & ((\CPU_RISCV|regs|rf~456_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1712_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~488_q ),
	.datac(\CPU_RISCV|regs|rf~456_q ),
	.datad(\CPU_RISCV|regs|rf~1712_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1713_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1713 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1934 (
// Equation(s):
// \CPU_RISCV|regs|rf~1934_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1713_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1715_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1715_combout ),
	.datad(\CPU_RISCV|regs|rf~1713_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1934_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1934 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1642 (
// Equation(s):
// \CPU_RISCV|regs|rf~1642_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~459_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~203_q )))))

	.dataa(\CPU_RISCV|regs|rf~459_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~203_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1642_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1642 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1643 (
// Equation(s):
// \CPU_RISCV|regs|rf~1643_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1642_combout  & ((\CPU_RISCV|regs|rf~491_q ))) # (!\CPU_RISCV|regs|rf~1642_combout  & (\CPU_RISCV|regs|rf~235_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1642_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~235_q ),
	.datac(\CPU_RISCV|regs|rf~491_q ),
	.datad(\CPU_RISCV|regs|rf~1642_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1643_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1643 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1936 (
// Equation(s):
// \CPU_RISCV|regs|rf~1936_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1643_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1645_combout ))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1645_combout ),
	.datad(\CPU_RISCV|regs|rf~1643_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1936_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1936 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|regs|rf~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~56 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~56_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout ) # ((\CPU_RISCV|regs|rf~1671_combout )))) # (!\CPU_RISCV|imm[0]~114_combout  & (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1936_combout )))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1936_combout ),
	.datad(\CPU_RISCV|regs|rf~1671_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~56 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~57 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~57_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~56_combout  & ((\CPU_RISCV|regs|rf~1934_combout ))) # (!\CPU_RISCV|ShiftLeft0~56_combout  & (\CPU_RISCV|regs|rf~1935_combout )))) # 
// (!\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|ShiftLeft0~56_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1935_combout ),
	.datab(\CPU_RISCV|regs|rf~1934_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~57 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~58 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~58_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~55_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~57_combout ))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~57_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~58 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~62 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~62_combout  = (\CPU_RISCV|comb~102_combout  & ((\CPU_RISCV|ShiftLeft0~58_combout ) # ((\CPU_RISCV|ShiftLeft0~61_combout  & \CPU_RISCV|imm[3]~111_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~61_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|comb~102_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~62 .lut_mask = 16'hF080;
defparam \CPU_RISCV|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|comb~204 (
// Equation(s):
// \CPU_RISCV|comb~204_combout  = (!\CPU_RISCV|imm[4]~121_combout  & \CPU_RISCV|ShiftLeft0~62_combout )

	.dataa(\CPU_RISCV|imm[4]~121_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~204 .lut_mask = 16'h5500;
defparam \CPU_RISCV|comb~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|comb~205 (
// Equation(s):
// \CPU_RISCV|comb~205_combout  = (\CPU_RISCV|comb~272_combout  & (((\CPU_RISCV|comb~67_combout ) # (\CPU_RISCV|comb~204_combout )))) # (!\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|Add3~22_combout  & (!\CPU_RISCV|comb~67_combout )))

	.dataa(\CPU_RISCV|Add3~22_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|comb~67_combout ),
	.datad(\CPU_RISCV|comb~204_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~205_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~205 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|comb~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|comb~206 (
// Equation(s):
// \CPU_RISCV|comb~206_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~205_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~205_combout  & (\CPU_RISCV|imm[11]~120_combout )) # (!\CPU_RISCV|comb~205_combout  & 
// ((\CPU_RISCV|Equal16~12_combout )))))

	.dataa(\CPU_RISCV|imm[11]~120_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|Equal16~12_combout ),
	.datad(\CPU_RISCV|comb~205_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~206_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~206 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|comb~207 (
// Equation(s):
// \CPU_RISCV|comb~207_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~22_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~206_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~22_combout ),
	.datad(\CPU_RISCV|comb~206_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~207_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~207 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|Add1~20 (
// Equation(s):
// \CPU_RISCV|Add1~20_combout  = ((\CPU_RISCV|regs|rd2[10]~31_combout  $ (\CPU_RISCV|regs|rd1[10]~40_combout  $ (!\CPU_RISCV|Add1~19 )))) # (GND)
// \CPU_RISCV|Add1~21  = CARRY((\CPU_RISCV|regs|rd2[10]~31_combout  & ((\CPU_RISCV|regs|rd1[10]~40_combout ) # (!\CPU_RISCV|Add1~19 ))) # (!\CPU_RISCV|regs|rd2[10]~31_combout  & (\CPU_RISCV|regs|rd1[10]~40_combout  & !\CPU_RISCV|Add1~19 )))

	.dataa(\CPU_RISCV|regs|rd2[10]~31_combout ),
	.datab(\CPU_RISCV|regs|rd1[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~19 ),
	.combout(\CPU_RISCV|Add1~20_combout ),
	.cout(\CPU_RISCV|Add1~21 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~20 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|Add1~22 (
// Equation(s):
// \CPU_RISCV|Add1~22_combout  = (\CPU_RISCV|regs|rd2[11]~30_combout  & ((\CPU_RISCV|regs|rd1[11]~30_combout  & (\CPU_RISCV|Add1~21  & VCC)) # (!\CPU_RISCV|regs|rd1[11]~30_combout  & (!\CPU_RISCV|Add1~21 )))) # (!\CPU_RISCV|regs|rd2[11]~30_combout  & 
// ((\CPU_RISCV|regs|rd1[11]~30_combout  & (!\CPU_RISCV|Add1~21 )) # (!\CPU_RISCV|regs|rd1[11]~30_combout  & ((\CPU_RISCV|Add1~21 ) # (GND)))))
// \CPU_RISCV|Add1~23  = CARRY((\CPU_RISCV|regs|rd2[11]~30_combout  & (!\CPU_RISCV|regs|rd1[11]~30_combout  & !\CPU_RISCV|Add1~21 )) # (!\CPU_RISCV|regs|rd2[11]~30_combout  & ((!\CPU_RISCV|Add1~21 ) # (!\CPU_RISCV|regs|rd1[11]~30_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[11]~30_combout ),
	.datab(\CPU_RISCV|regs|rd1[11]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~21 ),
	.combout(\CPU_RISCV|Add1~22_combout ),
	.cout(\CPU_RISCV|Add1~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|comb~208 (
// Equation(s):
// \CPU_RISCV|comb~208_combout  = (\CPU_RISCV|comb~207_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~22_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~207_combout ),
	.datad(\CPU_RISCV|Add1~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~208_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~208 .lut_mask = 16'hF1F0;
defparam \CPU_RISCV|comb~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~267feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~267feeder_combout  = \CPU_RISCV|comb~208_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~208_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~267feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~267feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~267feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N5
dffeas \CPU_RISCV|regs|rf~267 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~267 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1644 (
// Equation(s):
// \CPU_RISCV|regs|rf~1644_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~43_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~11_q )))))

	.dataa(\CPU_RISCV|regs|rf~43_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~11_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1644_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1644 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1645 (
// Equation(s):
// \CPU_RISCV|regs|rf~1645_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1644_combout  & ((\CPU_RISCV|regs|rf~299_q ))) # (!\CPU_RISCV|regs|rf~1644_combout  & (\CPU_RISCV|regs|rf~267_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1644_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~267_q ),
	.datac(\CPU_RISCV|regs|rf~299_q ),
	.datad(\CPU_RISCV|regs|rf~1644_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1645_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1645 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[11]~30 (
// Equation(s):
// \CPU_RISCV|regs|rd1[11]~30_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1643_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1645_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1645_combout ),
	.datad(\CPU_RISCV|regs|rf~1643_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[11]~30 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|Add2~22 (
// Equation(s):
// \CPU_RISCV|Add2~22_combout  = (\CPU_RISCV|imm[11]~120_combout  & ((\CPU_RISCV|regs|rd1[11]~30_combout  & (\CPU_RISCV|Add2~21  & VCC)) # (!\CPU_RISCV|regs|rd1[11]~30_combout  & (!\CPU_RISCV|Add2~21 )))) # (!\CPU_RISCV|imm[11]~120_combout  & 
// ((\CPU_RISCV|regs|rd1[11]~30_combout  & (!\CPU_RISCV|Add2~21 )) # (!\CPU_RISCV|regs|rd1[11]~30_combout  & ((\CPU_RISCV|Add2~21 ) # (GND)))))
// \CPU_RISCV|Add2~23  = CARRY((\CPU_RISCV|imm[11]~120_combout  & (!\CPU_RISCV|regs|rd1[11]~30_combout  & !\CPU_RISCV|Add2~21 )) # (!\CPU_RISCV|imm[11]~120_combout  & ((!\CPU_RISCV|Add2~21 ) # (!\CPU_RISCV|regs|rd1[11]~30_combout ))))

	.dataa(\CPU_RISCV|imm[11]~120_combout ),
	.datab(\CPU_RISCV|regs|rd1[11]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~21 ),
	.combout(\CPU_RISCV|Add2~22_combout ),
	.cout(\CPU_RISCV|Add2~23 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~22 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~138 (
// Equation(s):
// \CPU_RISCV|Add0~138_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~22_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~22_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~22_combout ),
	.datad(\CPU_RISCV|Add2~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~138 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~139 (
// Equation(s):
// \CPU_RISCV|Add0~139_combout  = (\CPU_RISCV|Add0~138_combout  & ((\CPU_RISCV|Add0~36_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~36_combout ),
	.datad(\CPU_RISCV|Add0~138_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~139 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~140 (
// Equation(s):
// \CPU_RISCV|Add0~140_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~139_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~36_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~139_combout ))

	.dataa(\CPU_RISCV|Add0~139_combout ),
	.datab(\CPU_RISCV|Add0~36_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~140 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N1
dffeas \CPU_RISCV|pc[11] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[11] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~38 (
// Equation(s):
// \CPU_RISCV|Add0~38_combout  = (\CPU_RISCV|pc [12] & (\CPU_RISCV|Add0~37  $ (GND))) # (!\CPU_RISCV|pc [12] & (!\CPU_RISCV|Add0~37  & VCC))
// \CPU_RISCV|Add0~39  = CARRY((\CPU_RISCV|pc [12] & !\CPU_RISCV|Add0~37 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~37 ),
	.combout(\CPU_RISCV|Add0~38_combout ),
	.cout(\CPU_RISCV|Add0~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~38 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|imm[12]~105 (
// Equation(s):
// \CPU_RISCV|imm[12]~105_combout  = (!\CPU_RISCV|imm[30]~96_combout  & ((\CPU_RISCV|Equal6~0_combout ) # (\CPU_RISCV|Equal8~2_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Equal6~0_combout ),
	.datac(\CPU_RISCV|Equal8~2_combout ),
	.datad(\CPU_RISCV|imm[30]~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[12]~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[12]~105 .lut_mask = 16'h00FC;
defparam \CPU_RISCV|imm[12]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|imm[12]~110 (
// Equation(s):
// \CPU_RISCV|imm[12]~110_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~12_combout  & (\imem|RAM~19_combout  & \CPU_RISCV|imm[12]~105_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\imem|RAM~19_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|imm[12]~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[12]~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[12]~110 .lut_mask = 16'hF8F0;
defparam \CPU_RISCV|imm[12]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|Add3~24 (
// Equation(s):
// \CPU_RISCV|Add3~24_combout  = ((\CPU_RISCV|pc [12] $ (\CPU_RISCV|imm[12]~110_combout  $ (!\CPU_RISCV|Add3~23 )))) # (GND)
// \CPU_RISCV|Add3~25  = CARRY((\CPU_RISCV|pc [12] & ((\CPU_RISCV|imm[12]~110_combout ) # (!\CPU_RISCV|Add3~23 ))) # (!\CPU_RISCV|pc [12] & (\CPU_RISCV|imm[12]~110_combout  & !\CPU_RISCV|Add3~23 )))

	.dataa(\CPU_RISCV|pc [12]),
	.datab(\CPU_RISCV|imm[12]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~23 ),
	.combout(\CPU_RISCV|Add3~24_combout ),
	.cout(\CPU_RISCV|Add3~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y31_N27
dffeas \CPU_RISCV|regs|rf~972 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~972 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \CPU_RISCV|regs|rf~716 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~716 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~844feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~844feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~844feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \CPU_RISCV|regs|rf~844 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~844 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \CPU_RISCV|regs|rf~588 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~588 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1634 (
// Equation(s):
// \CPU_RISCV|regs|rf~1634_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~844_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~588_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~844_q ),
	.datac(\CPU_RISCV|regs|rf~588_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1634_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1634 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1635 (
// Equation(s):
// \CPU_RISCV|regs|rf~1635_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1634_combout  & (\CPU_RISCV|regs|rf~972_q )) # (!\CPU_RISCV|regs|rf~1634_combout  & ((\CPU_RISCV|regs|rf~716_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1634_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~972_q ),
	.datac(\CPU_RISCV|regs|rf~716_q ),
	.datad(\CPU_RISCV|regs|rf~1634_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1635_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1635 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~748feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~748feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~748feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~748feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~748feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N19
dffeas \CPU_RISCV|regs|rf~748 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~748 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N31
dffeas \CPU_RISCV|regs|rf~620 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~620 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1639 (
// Equation(s):
// \CPU_RISCV|regs|rf~1639_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~748_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~620_q )))))

	.dataa(\CPU_RISCV|regs|rf~748_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~620_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1639_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1639 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1004feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1004feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~203_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1004feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1004feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~1004feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \CPU_RISCV|regs|rf~1004 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1004feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1004 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N21
dffeas \CPU_RISCV|regs|rf~876 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~876 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1640 (
// Equation(s):
// \CPU_RISCV|regs|rf~1640_combout  = (\CPU_RISCV|regs|rf~1639_combout  & ((\CPU_RISCV|regs|rf~1004_q ) # ((!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1639_combout  & (((\CPU_RISCV|regs|rf~876_q  & \CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1639_combout ),
	.datab(\CPU_RISCV|regs|rf~1004_q ),
	.datac(\CPU_RISCV|regs|rf~876_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1640_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1640 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~780feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~780feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~780feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~780feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~780feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N25
dffeas \CPU_RISCV|regs|rf~780 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~780feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~780 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y29_N27
dffeas \CPU_RISCV|regs|rf~524 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~524 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1638 (
// Equation(s):
// \CPU_RISCV|regs|rf~1638_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~780_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~524_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~780_q ),
	.datac(\CPU_RISCV|regs|rf~524_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1638_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1638 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~812feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~812feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~812feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \CPU_RISCV|regs|rf~812 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~812 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \CPU_RISCV|regs|rf~940 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~940 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~684feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~684feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~684feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N17
dffeas \CPU_RISCV|regs|rf~684 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~684 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \CPU_RISCV|regs|rf~556 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~556 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1636 (
// Equation(s):
// \CPU_RISCV|regs|rf~1636_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~684_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~556_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~684_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~556_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1636_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1636 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1637 (
// Equation(s):
// \CPU_RISCV|regs|rf~1637_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1636_combout  & ((\CPU_RISCV|regs|rf~940_q ))) # (!\CPU_RISCV|regs|rf~1636_combout  & (\CPU_RISCV|regs|rf~812_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1636_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~812_q ),
	.datac(\CPU_RISCV|regs|rf~940_q ),
	.datad(\CPU_RISCV|regs|rf~1636_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1637_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1637 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1990 (
// Equation(s):
// \CPU_RISCV|regs|rf~1990_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1637_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1638_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1638_combout ),
	.datad(\CPU_RISCV|regs|rf~1637_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1990_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1990 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1641 (
// Equation(s):
// \CPU_RISCV|regs|rf~1641_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1990_combout  & ((\CPU_RISCV|regs|rf~1640_combout ))) # (!\CPU_RISCV|regs|rf~1990_combout  & (\CPU_RISCV|regs|rf~1635_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1990_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1635_combout ),
	.datab(\CPU_RISCV|regs|rf~1640_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1990_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1641_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1641 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~236feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~236feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~236feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N19
dffeas \CPU_RISCV|regs|rf~236 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~236 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \CPU_RISCV|regs|rf~172 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~172 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \CPU_RISCV|regs|rf~204 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~204 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \CPU_RISCV|regs|rf~140 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~140 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1628 (
// Equation(s):
// \CPU_RISCV|regs|rf~1628_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~204_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~140_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~204_q ),
	.datac(\CPU_RISCV|regs|rf~140_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1628_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1628 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1629 (
// Equation(s):
// \CPU_RISCV|regs|rf~1629_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1628_combout  & (\CPU_RISCV|regs|rf~236_q )) # (!\CPU_RISCV|regs|rf~1628_combout  & ((\CPU_RISCV|regs|rf~172_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1628_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~236_q ),
	.datac(\CPU_RISCV|regs|rf~172_q ),
	.datad(\CPU_RISCV|regs|rf~1628_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1629_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1629 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \CPU_RISCV|regs|rf~12 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~12 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \CPU_RISCV|regs|rf~44 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~44 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1630 (
// Equation(s):
// \CPU_RISCV|regs|rf~1630_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~44_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~12_q ))))

	.dataa(\CPU_RISCV|regs|rf~12_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~44_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1630_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1630 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1991 (
// Equation(s):
// \CPU_RISCV|regs|rf~1991_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1629_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~1630_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1629_combout ),
	.datad(\CPU_RISCV|regs|rf~1630_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1991_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1991 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~332feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~332feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~332feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~332feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~332feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \CPU_RISCV|regs|rf~332 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~332feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~332 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \CPU_RISCV|regs|rf~364 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~364 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~300feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~300feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~300feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \CPU_RISCV|regs|rf~300 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~300 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~268feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~268feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~203_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~268feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N5
dffeas \CPU_RISCV|regs|rf~268 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~268 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1626 (
// Equation(s):
// \CPU_RISCV|regs|rf~1626_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~300_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~268_q )))))

	.dataa(\CPU_RISCV|regs|rf~300_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~268_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1626_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1626 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1627 (
// Equation(s):
// \CPU_RISCV|regs|rf~1627_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1626_combout  & ((\CPU_RISCV|regs|rf~364_q ))) # (!\CPU_RISCV|regs|rf~1626_combout  & (\CPU_RISCV|regs|rf~332_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1626_combout ))))

	.dataa(\CPU_RISCV|regs|rf~332_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~364_q ),
	.datad(\CPU_RISCV|regs|rf~1626_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1627_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1627 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \CPU_RISCV|regs|rf~428 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~428 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \CPU_RISCV|regs|rf~460 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~460 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \CPU_RISCV|regs|rf~396 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~203_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~396 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1631 (
// Equation(s):
// \CPU_RISCV|regs|rf~1631_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~460_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~396_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~460_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~396_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1631_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1631 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1632 (
// Equation(s):
// \CPU_RISCV|regs|rf~1632_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1631_combout  & (\CPU_RISCV|regs|rf~492_q )) # (!\CPU_RISCV|regs|rf~1631_combout  & ((\CPU_RISCV|regs|rf~428_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1631_combout ))))

	.dataa(\CPU_RISCV|regs|rf~492_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~428_q ),
	.datad(\CPU_RISCV|regs|rf~1631_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1632_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1632 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1633 (
// Equation(s):
// \CPU_RISCV|regs|rf~1633_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1991_combout  & ((\CPU_RISCV|regs|rf~1632_combout ))) # (!\CPU_RISCV|regs|rf~1991_combout  & (\CPU_RISCV|regs|rf~1627_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1991_combout ))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1991_combout ),
	.datac(\CPU_RISCV|regs|rf~1627_combout ),
	.datad(\CPU_RISCV|regs|rf~1632_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1633_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1633 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|regs|rf~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[12]~29 (
// Equation(s):
// \CPU_RISCV|regs|rd2[12]~29_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1633_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1641_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & (\CPU_RISCV|regs|rf~1641_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1641_combout ),
	.datad(\CPU_RISCV|regs|rf~1633_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[12]~29 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|Add1~24 (
// Equation(s):
// \CPU_RISCV|Add1~24_combout  = ((\CPU_RISCV|regs|rd2[12]~29_combout  $ (\CPU_RISCV|regs|rd1[12]~29_combout  $ (!\CPU_RISCV|Add1~23 )))) # (GND)
// \CPU_RISCV|Add1~25  = CARRY((\CPU_RISCV|regs|rd2[12]~29_combout  & ((\CPU_RISCV|regs|rd1[12]~29_combout ) # (!\CPU_RISCV|Add1~23 ))) # (!\CPU_RISCV|regs|rd2[12]~29_combout  & (\CPU_RISCV|regs|rd1[12]~29_combout  & !\CPU_RISCV|Add1~23 )))

	.dataa(\CPU_RISCV|regs|rd2[12]~29_combout ),
	.datab(\CPU_RISCV|regs|rd1[12]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~23 ),
	.combout(\CPU_RISCV|Add1~24_combout ),
	.cout(\CPU_RISCV|Add1~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1624 (
// Equation(s):
// \CPU_RISCV|regs|rf~1624_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~268_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~12_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~268_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~12_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1624_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1624 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1625 (
// Equation(s):
// \CPU_RISCV|regs|rf~1625_combout  = (\CPU_RISCV|regs|rf~1624_combout  & (((\CPU_RISCV|regs|rf~300_q ) # (!\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|regs|rf~1624_combout  & (\CPU_RISCV|regs|rf~44_q  & ((\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~44_q ),
	.datab(\CPU_RISCV|regs|rf~300_q ),
	.datac(\CPU_RISCV|regs|rf~1624_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1625_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1625 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1907 (
// Equation(s):
// \CPU_RISCV|regs|rf~1907_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1623_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1625_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1623_combout ),
	.datad(\CPU_RISCV|regs|rf~1625_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1907_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1907 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|Equal16~14 (
// Equation(s):
// \CPU_RISCV|Equal16~14_combout  = \CPU_RISCV|regs|rd2[12]~29_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1907_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[12]~29_combout ),
	.datad(\CPU_RISCV|regs|rf~1907_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~14 .lut_mask = 16'hA5F0;
defparam \CPU_RISCV|Equal16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|comb~58 (
// Equation(s):
// \CPU_RISCV|comb~58_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|pc [2] $ (((\CPU_RISCV|pc [5] & !\CPU_RISCV|pc [4]))))) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|pc [5] & (!\CPU_RISCV|pc [2] & !\CPU_RISCV|pc [4])) # (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|pc 
// [4])))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [2]),
	.datad(\CPU_RISCV|pc [4]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~58 .lut_mask = 16'hB12C;
defparam \CPU_RISCV|comb~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|comb~273 (
// Equation(s):
// \CPU_RISCV|comb~273_combout  = (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|comb~58_combout ))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|comb~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~273 .lut_mask = 16'h0500;
defparam \CPU_RISCV|comb~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~94 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~94_combout  = (\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|imm[0]~114_combout )))) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1938_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & 
// ((\CPU_RISCV|regs|rf~1811_combout )))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1938_combout ),
	.datac(\CPU_RISCV|regs|rf~1811_combout ),
	.datad(\CPU_RISCV|imm[0]~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~94 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~95 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~95_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~94_combout  & ((\CPU_RISCV|regs|rf~1878_combout ))) # (!\CPU_RISCV|ShiftLeft0~94_combout  & (\CPU_RISCV|regs|rf~1937_combout )))) # 
// (!\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|ShiftLeft0~94_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1937_combout ),
	.datac(\CPU_RISCV|regs|rf~1878_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~95 .lut_mask = 16'hF588;
defparam \CPU_RISCV|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|comb~198 (
// Equation(s):
// \CPU_RISCV|comb~198_combout  = (\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|regs|rf~1921_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~95_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1921_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~198 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|comb~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~90 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~90_combout  = (\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|imm[0]~114_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1936_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & 
// (\CPU_RISCV|regs|rf~1907_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1907_combout ),
	.datad(\CPU_RISCV|regs|rf~1936_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~90 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~91 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~91_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~90_combout  & ((\CPU_RISCV|regs|rf~1935_combout ))) # (!\CPU_RISCV|ShiftLeft0~90_combout  & (\CPU_RISCV|regs|rf~1671_combout )))) # 
// (!\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|ShiftLeft0~90_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1671_combout ),
	.datac(\CPU_RISCV|regs|rf~1935_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~91 .lut_mask = 16'hF588;
defparam \CPU_RISCV|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~96 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~96_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1763_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1934_combout )))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1763_combout ),
	.datad(\CPU_RISCV|regs|rf~1934_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~96 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~97 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~97_combout  = (\CPU_RISCV|ShiftLeft0~96_combout ) # ((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~54_combout ))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~54_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~97 .lut_mask = 16'hFF88;
defparam \CPU_RISCV|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~146 (
// Equation(s):
// \CPU_RISCV|comb~146_combout  = (\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~97_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~91_combout ))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~91_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~146 .lut_mask = 16'hEE44;
defparam \CPU_RISCV|comb~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|comb~199 (
// Equation(s):
// \CPU_RISCV|comb~199_combout  = (\CPU_RISCV|comb~273_combout  & ((\CPU_RISCV|comb~198_combout ) # ((!\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|comb~146_combout ))))

	.dataa(\CPU_RISCV|comb~273_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|comb~198_combout ),
	.datad(\CPU_RISCV|comb~146_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~199 .lut_mask = 16'hA2A0;
defparam \CPU_RISCV|comb~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|comb~200 (
// Equation(s):
// \CPU_RISCV|comb~200_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~199_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~24_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~24_combout ),
	.datad(\CPU_RISCV|comb~199_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~200 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|comb~201 (
// Equation(s):
// \CPU_RISCV|comb~201_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~200_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~200_combout  & ((\CPU_RISCV|imm[12]~110_combout ))) # (!\CPU_RISCV|comb~200_combout  & 
// (\CPU_RISCV|Equal16~14_combout ))))

	.dataa(\CPU_RISCV|Equal16~14_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|imm[12]~110_combout ),
	.datad(\CPU_RISCV|comb~200_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~201 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|comb~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~202 (
// Equation(s):
// \CPU_RISCV|comb~202_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|Add2~24_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~201_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~201_combout ),
	.datad(\CPU_RISCV|Add2~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~202 .lut_mask = 16'hC840;
defparam \CPU_RISCV|comb~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~203 (
// Equation(s):
// \CPU_RISCV|comb~203_combout  = (\CPU_RISCV|comb~202_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~24_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~24_combout ),
	.datad(\CPU_RISCV|comb~202_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~203 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~492feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~492feeder_combout  = \CPU_RISCV|comb~203_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~203_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~492feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~492feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~492feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \CPU_RISCV|regs|rf~492 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~492 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1622 (
// Equation(s):
// \CPU_RISCV|regs|rf~1622_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~460_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~204_q )))))

	.dataa(\CPU_RISCV|regs|rf~460_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~204_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1622_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1622 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1623 (
// Equation(s):
// \CPU_RISCV|regs|rf~1623_combout  = (\CPU_RISCV|regs|rf~1622_combout  & ((\CPU_RISCV|regs|rf~492_q ) # ((!\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|regs|rf~1622_combout  & (((\CPU_RISCV|regs|rf~236_q  & \CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~492_q ),
	.datab(\CPU_RISCV|regs|rf~236_q ),
	.datac(\CPU_RISCV|regs|rf~1622_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1623_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1623 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[12]~29 (
// Equation(s):
// \CPU_RISCV|regs|rd1[12]~29_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1623_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1625_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1623_combout ),
	.datad(\CPU_RISCV|regs|rf~1625_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[12]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[12]~29 .lut_mask = 16'h5140;
defparam \CPU_RISCV|regs|rd1[12]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|Add2~24 (
// Equation(s):
// \CPU_RISCV|Add2~24_combout  = ((\CPU_RISCV|imm[12]~110_combout  $ (\CPU_RISCV|regs|rd1[12]~29_combout  $ (!\CPU_RISCV|Add2~23 )))) # (GND)
// \CPU_RISCV|Add2~25  = CARRY((\CPU_RISCV|imm[12]~110_combout  & ((\CPU_RISCV|regs|rd1[12]~29_combout ) # (!\CPU_RISCV|Add2~23 ))) # (!\CPU_RISCV|imm[12]~110_combout  & (\CPU_RISCV|regs|rd1[12]~29_combout  & !\CPU_RISCV|Add2~23 )))

	.dataa(\CPU_RISCV|imm[12]~110_combout ),
	.datab(\CPU_RISCV|regs|rd1[12]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~23 ),
	.combout(\CPU_RISCV|Add2~24_combout ),
	.cout(\CPU_RISCV|Add2~25 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~24 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~135 (
// Equation(s):
// \CPU_RISCV|Add0~135_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~24_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~24_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~24_combout ),
	.datad(\CPU_RISCV|Add2~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~135 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~136 (
// Equation(s):
// \CPU_RISCV|Add0~136_combout  = (\CPU_RISCV|Add0~135_combout  & ((\CPU_RISCV|Add0~38_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~38_combout ),
	.datad(\CPU_RISCV|Add0~135_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~136 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~137 (
// Equation(s):
// \CPU_RISCV|Add0~137_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~136_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~38_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~136_combout ))

	.dataa(\CPU_RISCV|Add0~136_combout ),
	.datab(\CPU_RISCV|Add0~38_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~137 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N29
dffeas \CPU_RISCV|pc[12] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[12] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~40 (
// Equation(s):
// \CPU_RISCV|Add0~40_combout  = (\CPU_RISCV|pc [13] & (!\CPU_RISCV|Add0~39 )) # (!\CPU_RISCV|pc [13] & ((\CPU_RISCV|Add0~39 ) # (GND)))
// \CPU_RISCV|Add0~41  = CARRY((!\CPU_RISCV|Add0~39 ) # (!\CPU_RISCV|pc [13]))

	.dataa(\CPU_RISCV|pc [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~39 ),
	.combout(\CPU_RISCV|Add0~40_combout ),
	.cout(\CPU_RISCV|Add0~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~40 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|imm[13]~109 (
// Equation(s):
// \CPU_RISCV|imm[13]~109_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~12_combout  & (\imem|RAM~20_combout  & \CPU_RISCV|imm[12]~105_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\imem|RAM~20_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|imm[12]~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[13]~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[13]~109 .lut_mask = 16'hF8F0;
defparam \CPU_RISCV|imm[13]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|Add3~26 (
// Equation(s):
// \CPU_RISCV|Add3~26_combout  = (\CPU_RISCV|pc [13] & ((\CPU_RISCV|imm[13]~109_combout  & (\CPU_RISCV|Add3~25  & VCC)) # (!\CPU_RISCV|imm[13]~109_combout  & (!\CPU_RISCV|Add3~25 )))) # (!\CPU_RISCV|pc [13] & ((\CPU_RISCV|imm[13]~109_combout  & 
// (!\CPU_RISCV|Add3~25 )) # (!\CPU_RISCV|imm[13]~109_combout  & ((\CPU_RISCV|Add3~25 ) # (GND)))))
// \CPU_RISCV|Add3~27  = CARRY((\CPU_RISCV|pc [13] & (!\CPU_RISCV|imm[13]~109_combout  & !\CPU_RISCV|Add3~25 )) # (!\CPU_RISCV|pc [13] & ((!\CPU_RISCV|Add3~25 ) # (!\CPU_RISCV|imm[13]~109_combout ))))

	.dataa(\CPU_RISCV|pc [13]),
	.datab(\CPU_RISCV|imm[13]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~25 ),
	.combout(\CPU_RISCV|Add3~26_combout ),
	.cout(\CPU_RISCV|Add3~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \CPU_RISCV|regs|rf~205 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~205 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~173feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~173feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~173feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \CPU_RISCV|regs|rf~173 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~173 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \CPU_RISCV|regs|rf~141 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~141 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1602 (
// Equation(s):
// \CPU_RISCV|regs|rf~1602_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~173_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~141_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~173_q ),
	.datac(\CPU_RISCV|regs|rf~141_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1602_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1602 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1603 (
// Equation(s):
// \CPU_RISCV|regs|rf~1603_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1602_combout  & (\CPU_RISCV|regs|rf~237_q )) # (!\CPU_RISCV|regs|rf~1602_combout  & ((\CPU_RISCV|regs|rf~205_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1602_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~237_q ),
	.datac(\CPU_RISCV|regs|rf~205_q ),
	.datad(\CPU_RISCV|regs|rf~1602_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1603_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1603 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~461feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~461feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~461feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N31
dffeas \CPU_RISCV|regs|rf~461 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~461 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N31
dffeas \CPU_RISCV|regs|rf~493 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~493 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~429feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~429feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~429feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \CPU_RISCV|regs|rf~429 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~429 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N5
dffeas \CPU_RISCV|regs|rf~397 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~397 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1609 (
// Equation(s):
// \CPU_RISCV|regs|rf~1609_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~429_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~397_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~429_q ),
	.datac(\CPU_RISCV|regs|rf~397_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1609_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1609 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1610 (
// Equation(s):
// \CPU_RISCV|regs|rf~1610_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1609_combout  & ((\CPU_RISCV|regs|rf~493_q ))) # (!\CPU_RISCV|regs|rf~1609_combout  & (\CPU_RISCV|regs|rf~461_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1609_combout ))))

	.dataa(\CPU_RISCV|regs|rf~461_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~493_q ),
	.datad(\CPU_RISCV|regs|rf~1609_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1610_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1610 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \CPU_RISCV|regs|rf~77 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~77 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N27
dffeas \CPU_RISCV|regs|rf~13 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~13 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1606 (
// Equation(s):
// \CPU_RISCV|regs|rf~1606_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~77_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~13_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~77_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~13_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1606_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1606 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~109feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~109feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~109feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \CPU_RISCV|regs|rf~109 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~109 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \CPU_RISCV|regs|rf~45 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~45 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1607 (
// Equation(s):
// \CPU_RISCV|regs|rf~1607_combout  = (\CPU_RISCV|regs|rf~1606_combout  & ((\CPU_RISCV|regs|rf~109_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1606_combout  & (((\CPU_RISCV|regs|rf~45_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1606_combout ),
	.datab(\CPU_RISCV|regs|rf~109_q ),
	.datac(\CPU_RISCV|regs|rf~45_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1607_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1607 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~301feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~301feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~301feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \CPU_RISCV|regs|rf~301 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~301 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N15
dffeas \CPU_RISCV|regs|rf~365 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~365 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~333feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~333feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~333feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \CPU_RISCV|regs|rf~333 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~333 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \CPU_RISCV|regs|rf~269 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~269 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1604 (
// Equation(s):
// \CPU_RISCV|regs|rf~1604_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~333_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~269_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~333_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~269_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1604_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1604 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1605 (
// Equation(s):
// \CPU_RISCV|regs|rf~1605_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1604_combout  & ((\CPU_RISCV|regs|rf~365_q ))) # (!\CPU_RISCV|regs|rf~1604_combout  & (\CPU_RISCV|regs|rf~301_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1604_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~301_q ),
	.datac(\CPU_RISCV|regs|rf~365_q ),
	.datad(\CPU_RISCV|regs|rf~1604_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1605_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1605 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1608 (
// Equation(s):
// \CPU_RISCV|regs|rf~1608_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1605_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1607_combout )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1607_combout ),
	.datad(\CPU_RISCV|regs|rf~1605_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1608_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1608 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1611 (
// Equation(s):
// \CPU_RISCV|regs|rf~1611_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1608_combout  & ((\CPU_RISCV|regs|rf~1610_combout ))) # (!\CPU_RISCV|regs|rf~1608_combout  & (\CPU_RISCV|regs|rf~1603_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1608_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1603_combout ),
	.datab(\CPU_RISCV|regs|rf~1610_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1608_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1611_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1611 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1005feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1005feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1005feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1005feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~1005feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N23
dffeas \CPU_RISCV|regs|rf~1005 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1005 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \CPU_RISCV|regs|rf~749 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~749 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~621feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~621feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~621feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \CPU_RISCV|regs|rf~621 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~621 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~877feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~877feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~877feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \CPU_RISCV|regs|rf~877 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~877 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1619 (
// Equation(s):
// \CPU_RISCV|regs|rf~1619_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout ) # (\CPU_RISCV|regs|rf~877_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~621_q  & (!\CPU_RISCV|RS2[2]~38_combout )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~621_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~877_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1619_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1619 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|regs|rf~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1620 (
// Equation(s):
// \CPU_RISCV|regs|rf~1620_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1619_combout  & (\CPU_RISCV|regs|rf~1005_q )) # (!\CPU_RISCV|regs|rf~1619_combout  & ((\CPU_RISCV|regs|rf~749_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1619_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1005_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~749_q ),
	.datad(\CPU_RISCV|regs|rf~1619_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1620_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1620 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~909feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~909feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~909feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N11
dffeas \CPU_RISCV|regs|rf~909 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~909 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~781feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~781feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~781feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N5
dffeas \CPU_RISCV|regs|rf~781 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~781 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~653feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~653feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~653feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~653feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~653feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \CPU_RISCV|regs|rf~653 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~653 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \CPU_RISCV|regs|rf~525 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~525 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1616 (
// Equation(s):
// \CPU_RISCV|regs|rf~1616_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~653_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~525_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~653_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~525_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1616_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1616 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1617 (
// Equation(s):
// \CPU_RISCV|regs|rf~1617_combout  = (\CPU_RISCV|regs|rf~1616_combout  & ((\CPU_RISCV|regs|rf~909_q ) # ((!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1616_combout  & (((\CPU_RISCV|regs|rf~781_q  & \CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~909_q ),
	.datab(\CPU_RISCV|regs|rf~781_q ),
	.datac(\CPU_RISCV|regs|rf~1616_combout ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1617_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1617 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~845feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~845feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~845feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N11
dffeas \CPU_RISCV|regs|rf~845 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~845 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~717feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~717feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~717feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \CPU_RISCV|regs|rf~717 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~717 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \CPU_RISCV|regs|rf~589 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~589 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1614 (
// Equation(s):
// \CPU_RISCV|regs|rf~1614_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~717_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~589_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~717_q ),
	.datac(\CPU_RISCV|regs|rf~589_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1614_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1614 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \CPU_RISCV|regs|rf~973 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~973 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1615 (
// Equation(s):
// \CPU_RISCV|regs|rf~1615_combout  = (\CPU_RISCV|regs|rf~1614_combout  & (((\CPU_RISCV|regs|rf~973_q ) # (!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1614_combout  & (\CPU_RISCV|regs|rf~845_q  & ((\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~845_q ),
	.datab(\CPU_RISCV|regs|rf~1614_combout ),
	.datac(\CPU_RISCV|regs|rf~973_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1615_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1615 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1618 (
// Equation(s):
// \CPU_RISCV|regs|rf~1618_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1615_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1617_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1617_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1615_combout ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1618_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1618 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N23
dffeas \CPU_RISCV|regs|rf~813 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~197_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~813 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~557feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~557feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~557feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N5
dffeas \CPU_RISCV|regs|rf~557 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~557 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1612 (
// Equation(s):
// \CPU_RISCV|regs|rf~1612_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~813_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~557_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~813_q ),
	.datac(\CPU_RISCV|regs|rf~557_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1612_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1612 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~685feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~685feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~685feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~685feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~685feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \CPU_RISCV|regs|rf~685 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~685feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~685 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~941feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~941feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~941feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \CPU_RISCV|regs|rf~941 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~941 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1613 (
// Equation(s):
// \CPU_RISCV|regs|rf~1613_combout  = (\CPU_RISCV|regs|rf~1612_combout  & (((\CPU_RISCV|regs|rf~941_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1612_combout  & (\CPU_RISCV|regs|rf~685_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1612_combout ),
	.datab(\CPU_RISCV|regs|rf~685_q ),
	.datac(\CPU_RISCV|regs|rf~941_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1613_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1613 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1621 (
// Equation(s):
// \CPU_RISCV|regs|rf~1621_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1618_combout  & (\CPU_RISCV|regs|rf~1620_combout )) # (!\CPU_RISCV|regs|rf~1618_combout  & ((\CPU_RISCV|regs|rf~1613_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1618_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1620_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1618_combout ),
	.datad(\CPU_RISCV|regs|rf~1613_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1621_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1621 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[13]~28 (
// Equation(s):
// \CPU_RISCV|regs|rd2[13]~28_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1611_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1621_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1621_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1611_combout ),
	.datad(\CPU_RISCV|regs|rf~1621_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[13]~28 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|Add1~26 (
// Equation(s):
// \CPU_RISCV|Add1~26_combout  = (\CPU_RISCV|regs|rd1[13]~39_combout  & ((\CPU_RISCV|regs|rd2[13]~28_combout  & (\CPU_RISCV|Add1~25  & VCC)) # (!\CPU_RISCV|regs|rd2[13]~28_combout  & (!\CPU_RISCV|Add1~25 )))) # (!\CPU_RISCV|regs|rd1[13]~39_combout  & 
// ((\CPU_RISCV|regs|rd2[13]~28_combout  & (!\CPU_RISCV|Add1~25 )) # (!\CPU_RISCV|regs|rd2[13]~28_combout  & ((\CPU_RISCV|Add1~25 ) # (GND)))))
// \CPU_RISCV|Add1~27  = CARRY((\CPU_RISCV|regs|rd1[13]~39_combout  & (!\CPU_RISCV|regs|rd2[13]~28_combout  & !\CPU_RISCV|Add1~25 )) # (!\CPU_RISCV|regs|rd1[13]~39_combout  & ((!\CPU_RISCV|Add1~25 ) # (!\CPU_RISCV|regs|rd2[13]~28_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[13]~39_combout ),
	.datab(\CPU_RISCV|regs|rd2[13]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~25 ),
	.combout(\CPU_RISCV|Add1~26_combout ),
	.cout(\CPU_RISCV|Add1~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|Equal16~15 (
// Equation(s):
// \CPU_RISCV|Equal16~15_combout  = \CPU_RISCV|regs|rd2[13]~28_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1601_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1601_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[13]~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~15 .lut_mask = 16'hBB44;
defparam \CPU_RISCV|Equal16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|comb~265 (
// Equation(s):
// \CPU_RISCV|comb~265_combout  = (!\CPU_RISCV|imm[4]~121_combout  & ((\CPU_RISCV|RS1[3]~12_combout ) # ((\CPU_RISCV|RS1[2]~13_combout ) # (\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|RS1[0]~11_combout ),
	.datad(\CPU_RISCV|imm[4]~121_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~265 .lut_mask = 16'h00FE;
defparam \CPU_RISCV|comb~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|comb~191 (
// Equation(s):
// \CPU_RISCV|comb~191_combout  = (\CPU_RISCV|comb~265_combout  & (((!\CPU_RISCV|imm[1]~113_combout ) # (!\CPU_RISCV|imm[2]~112_combout )) # (!\CPU_RISCV|imm[3]~111_combout )))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|comb~265_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|imm[1]~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~191 .lut_mask = 16'h4CCC;
defparam \CPU_RISCV|comb~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~84 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~84_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1906_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1935_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1935_combout ),
	.datad(\CPU_RISCV|regs|rf~1906_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~84 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~85 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~85_combout  = (\CPU_RISCV|imm[0]~95_combout  & (\imem|RAM~12_combout  & (!\CPU_RISCV|imm[1]~113_combout  & \CPU_RISCV|regs|rf~1934_combout )))

	.dataa(\CPU_RISCV|imm[0]~95_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|regs|rf~1934_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~85 .lut_mask = 16'h0800;
defparam \CPU_RISCV|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~104 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~104_combout  = (\CPU_RISCV|imm[1]~123_combout  & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[0]~95_combout )))

	.dataa(\CPU_RISCV|imm[1]~123_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[0]~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~104 .lut_mask = 16'h0200;
defparam \CPU_RISCV|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~86 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~86_combout  = (\CPU_RISCV|ShiftLeft0~84_combout ) # ((\CPU_RISCV|ShiftLeft0~85_combout ) # ((\CPU_RISCV|regs|rf~1763_combout  & \CPU_RISCV|ShiftLeft0~104_combout )))

	.dataa(\CPU_RISCV|regs|rf~1763_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~84_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~85_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~86 .lut_mask = 16'hFEFC;
defparam \CPU_RISCV|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~77 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~77_combout  = (\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|regs|rf~1671_combout )) # (!\CPU_RISCV|imm[0]~114_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1907_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1671_combout ),
	.datad(\CPU_RISCV|regs|rf~1907_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~77 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~78 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~78_combout  = (\CPU_RISCV|imm[0]~114_combout  & (((\CPU_RISCV|ShiftLeft0~77_combout )))) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|ShiftLeft0~77_combout  & (\CPU_RISCV|regs|rf~1936_combout )) # 
// (!\CPU_RISCV|ShiftLeft0~77_combout  & ((\CPU_RISCV|regs|rf~1601_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1936_combout ),
	.datab(\CPU_RISCV|regs|rf~1601_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~78 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|comb~192 (
// Equation(s):
// \CPU_RISCV|comb~192_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~86_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~78_combout )))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~86_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~192 .lut_mask = 16'h5140;
defparam \CPU_RISCV|comb~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~82 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~82_combout  = (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1811_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1905_combout )))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rf~1811_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|regs|rf~1905_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~82 .lut_mask = 16'h0D08;
defparam \CPU_RISCV|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~83 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~83_combout  = (\CPU_RISCV|ShiftLeft0~82_combout ) # ((\CPU_RISCV|imm[1]~113_combout  & \CPU_RISCV|ShiftLeft0~60_combout ))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~60_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~83 .lut_mask = 16'hFFA0;
defparam \CPU_RISCV|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~101 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~101_combout  = (\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~59_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~83_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~101 .lut_mask = 16'hCFC0;
defparam \CPU_RISCV|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|comb~193 (
// Equation(s):
// \CPU_RISCV|comb~193_combout  = (\CPU_RISCV|comb~191_combout  & ((\CPU_RISCV|comb~192_combout ) # ((\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~101_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|comb~191_combout ),
	.datac(\CPU_RISCV|comb~192_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~193 .lut_mask = 16'hC8C0;
defparam \CPU_RISCV|comb~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|comb~194 (
// Equation(s):
// \CPU_RISCV|comb~194_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~193_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~26_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~26_combout ),
	.datad(\CPU_RISCV|comb~193_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~194 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|comb~195 (
// Equation(s):
// \CPU_RISCV|comb~195_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~194_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~194_combout  & ((\CPU_RISCV|imm[13]~109_combout ))) # (!\CPU_RISCV|comb~194_combout  & 
// (\CPU_RISCV|Equal16~15_combout ))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|Equal16~15_combout ),
	.datac(\CPU_RISCV|imm[13]~109_combout ),
	.datad(\CPU_RISCV|comb~194_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~195 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|comb~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~196 (
// Equation(s):
// \CPU_RISCV|comb~196_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~26_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~195_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~26_combout ),
	.datad(\CPU_RISCV|comb~195_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~196 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~197 (
// Equation(s):
// \CPU_RISCV|comb~197_combout  = (\CPU_RISCV|comb~196_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~26_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~26_combout ),
	.datad(\CPU_RISCV|comb~196_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~197 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~237feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~237feeder_combout  = \CPU_RISCV|comb~197_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~197_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~237feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N3
dffeas \CPU_RISCV|regs|rf~237 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~237 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1599 (
// Equation(s):
// \CPU_RISCV|regs|rf~1599_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~365_q ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~109_q  & !\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~365_q ),
	.datac(\CPU_RISCV|regs|rf~109_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1599_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1599 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1600 (
// Equation(s):
// \CPU_RISCV|regs|rf~1600_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1599_combout  & ((\CPU_RISCV|regs|rf~493_q ))) # (!\CPU_RISCV|regs|rf~1599_combout  & (\CPU_RISCV|regs|rf~237_q )))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1599_combout ))))

	.dataa(\CPU_RISCV|regs|rf~237_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~493_q ),
	.datad(\CPU_RISCV|regs|rf~1599_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1600_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1600 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1941 (
// Equation(s):
// \CPU_RISCV|regs|rf~1941_combout  = (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~301_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~45_q )))))

	.dataa(\CPU_RISCV|regs|rf~301_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~45_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1941_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1941 .lut_mask = 16'h2230;
defparam \CPU_RISCV|regs|rf~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1942 (
// Equation(s):
// \CPU_RISCV|regs|rf~1942_combout  = (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~269_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~13_q )))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~269_q ),
	.datac(\CPU_RISCV|regs|rf~13_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1942_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1942 .lut_mask = 16'h00D8;
defparam \CPU_RISCV|regs|rf~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1598 (
// Equation(s):
// \CPU_RISCV|regs|rf~1598_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1941_combout ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((!\CPU_RISCV|RS1[2]~13_combout  & \CPU_RISCV|regs|rf~1942_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1941_combout ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1942_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1598_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1598 .lut_mask = 16'hCBC8;
defparam \CPU_RISCV|regs|rf~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1596 (
// Equation(s):
// \CPU_RISCV|regs|rf~1596_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~333_q ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~77_q  & !\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~333_q ),
	.datac(\CPU_RISCV|regs|rf~77_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1596_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1596 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1597 (
// Equation(s):
// \CPU_RISCV|regs|rf~1597_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1596_combout  & (\CPU_RISCV|regs|rf~461_q )) # (!\CPU_RISCV|regs|rf~1596_combout  & ((\CPU_RISCV|regs|rf~205_q ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1596_combout ))))

	.dataa(\CPU_RISCV|regs|rf~461_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~205_q ),
	.datad(\CPU_RISCV|regs|rf~1596_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1597_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1597 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1601 (
// Equation(s):
// \CPU_RISCV|regs|rf~1601_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1598_combout  & (\CPU_RISCV|regs|rf~1600_combout )) # (!\CPU_RISCV|regs|rf~1598_combout  & ((\CPU_RISCV|regs|rf~1597_combout ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1598_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1600_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1598_combout ),
	.datad(\CPU_RISCV|regs|rf~1597_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1601_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1601 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[13]~39 (
// Equation(s):
// \CPU_RISCV|regs|rd1[13]~39_combout  = (\CPU_RISCV|regs|rf~1601_combout  & ((\CPU_RISCV|RS1[3]~12_combout ) # ((\CPU_RISCV|RS1[0]~11_combout ) # (\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1601_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[13]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[13]~39 .lut_mask = 16'hFE00;
defparam \CPU_RISCV|regs|rd1[13]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|Add2~26 (
// Equation(s):
// \CPU_RISCV|Add2~26_combout  = (\CPU_RISCV|regs|rd1[13]~39_combout  & ((\CPU_RISCV|imm[13]~109_combout  & (\CPU_RISCV|Add2~25  & VCC)) # (!\CPU_RISCV|imm[13]~109_combout  & (!\CPU_RISCV|Add2~25 )))) # (!\CPU_RISCV|regs|rd1[13]~39_combout  & 
// ((\CPU_RISCV|imm[13]~109_combout  & (!\CPU_RISCV|Add2~25 )) # (!\CPU_RISCV|imm[13]~109_combout  & ((\CPU_RISCV|Add2~25 ) # (GND)))))
// \CPU_RISCV|Add2~27  = CARRY((\CPU_RISCV|regs|rd1[13]~39_combout  & (!\CPU_RISCV|imm[13]~109_combout  & !\CPU_RISCV|Add2~25 )) # (!\CPU_RISCV|regs|rd1[13]~39_combout  & ((!\CPU_RISCV|Add2~25 ) # (!\CPU_RISCV|imm[13]~109_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[13]~39_combout ),
	.datab(\CPU_RISCV|imm[13]~109_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~25 ),
	.combout(\CPU_RISCV|Add2~26_combout ),
	.cout(\CPU_RISCV|Add2~27 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~26 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~132 (
// Equation(s):
// \CPU_RISCV|Add0~132_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~26_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~26_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~26_combout ),
	.datad(\CPU_RISCV|Add2~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~132 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~133 (
// Equation(s):
// \CPU_RISCV|Add0~133_combout  = (\CPU_RISCV|Add0~132_combout  & ((\CPU_RISCV|Add0~40_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~40_combout ),
	.datad(\CPU_RISCV|Add0~132_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~133 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~134 (
// Equation(s):
// \CPU_RISCV|Add0~134_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~133_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~40_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~133_combout ))))

	.dataa(\CPU_RISCV|Add0~40_combout ),
	.datab(\CPU_RISCV|pc[13]~7_combout ),
	.datac(\CPU_RISCV|Add0~133_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~134 .lut_mask = 16'hF0B8;
defparam \CPU_RISCV|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N27
dffeas \CPU_RISCV|pc[13] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[13] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~42 (
// Equation(s):
// \CPU_RISCV|Add0~42_combout  = (\CPU_RISCV|pc [14] & (\CPU_RISCV|Add0~41  $ (GND))) # (!\CPU_RISCV|pc [14] & (!\CPU_RISCV|Add0~41  & VCC))
// \CPU_RISCV|Add0~43  = CARRY((\CPU_RISCV|pc [14] & !\CPU_RISCV|Add0~41 ))

	.dataa(\CPU_RISCV|pc [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~41 ),
	.combout(\CPU_RISCV|Add0~42_combout ),
	.cout(\CPU_RISCV|Add0~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~42 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|Add3~28 (
// Equation(s):
// \CPU_RISCV|Add3~28_combout  = ((\CPU_RISCV|pc [14] $ (\CPU_RISCV|imm[14]~122_combout  $ (!\CPU_RISCV|Add3~27 )))) # (GND)
// \CPU_RISCV|Add3~29  = CARRY((\CPU_RISCV|pc [14] & ((\CPU_RISCV|imm[14]~122_combout ) # (!\CPU_RISCV|Add3~27 ))) # (!\CPU_RISCV|pc [14] & (\CPU_RISCV|imm[14]~122_combout  & !\CPU_RISCV|Add3~27 )))

	.dataa(\CPU_RISCV|pc [14]),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~27 ),
	.combout(\CPU_RISCV|Add3~28_combout ),
	.cout(\CPU_RISCV|Add3~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|comb~184 (
// Equation(s):
// \CPU_RISCV|comb~184_combout  = (((!\CPU_RISCV|imm[2]~94_combout ) # (!\CPU_RISCV|imm[0]~114_combout )) # (!\CPU_RISCV|imm[1]~123_combout )) # (!\imem|RAM~12_combout )

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|imm[1]~123_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~184 .lut_mask = 16'h7FFF;
defparam \CPU_RISCV|comb~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~69 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~69_combout  = (\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|imm[0]~114_combout ) # (\CPU_RISCV|regs|rf~1811_combout )))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1763_combout  & (!\CPU_RISCV|imm[0]~114_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1763_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1811_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~69 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~70 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~70_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|ShiftLeft0~69_combout  & ((\CPU_RISCV|regs|rf~1938_combout ))) # (!\CPU_RISCV|ShiftLeft0~69_combout  & (\CPU_RISCV|regs|rf~1905_combout )))) # 
// (!\CPU_RISCV|imm[0]~114_combout  & (((\CPU_RISCV|ShiftLeft0~69_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1905_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1938_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~69_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~70 .lut_mask = 16'hF388;
defparam \CPU_RISCV|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~74 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~74_combout  = (\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|regs|rf~1921_combout )))) # (!\CPU_RISCV|imm[1]~113_combout  & (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1937_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1921_combout ),
	.datad(\CPU_RISCV|regs|rf~1937_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~74 .lut_mask = 16'hB1A0;
defparam \CPU_RISCV|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~75 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~75_combout  = (\CPU_RISCV|ShiftLeft0~74_combout ) # ((!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|regs|rf~1878_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1878_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~75 .lut_mask = 16'hFF40;
defparam \CPU_RISCV|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|comb~185 (
// Equation(s):
// \CPU_RISCV|comb~185_combout  = (\CPU_RISCV|comb~184_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~75_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~70_combout ))))

	.dataa(\CPU_RISCV|comb~184_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~70_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~185 .lut_mask = 16'hA820;
defparam \CPU_RISCV|comb~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~71 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~71_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout ) # ((\CPU_RISCV|regs|rf~1935_combout )))) # (!\CPU_RISCV|imm[0]~114_combout  & (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1671_combout ))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1935_combout ),
	.datad(\CPU_RISCV|regs|rf~1671_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~71 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~72 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~72_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~71_combout  & (\CPU_RISCV|regs|rf~1906_combout )) # (!\CPU_RISCV|ShiftLeft0~71_combout  & ((\CPU_RISCV|regs|rf~1934_combout ))))) # 
// (!\CPU_RISCV|imm[1]~113_combout  & (((\CPU_RISCV|ShiftLeft0~71_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1906_combout ),
	.datab(\CPU_RISCV|regs|rf~1934_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~72 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|comb~267 (
// Equation(s):
// \CPU_RISCV|comb~267_combout  = (!\CPU_RISCV|imm[1]~123_combout  & (!\CPU_RISCV|pc [6] & (!\CPU_RISCV|pc [7] & \CPU_RISCV|imm[0]~95_combout )))

	.dataa(\CPU_RISCV|imm[1]~123_combout ),
	.datab(\CPU_RISCV|pc [6]),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|imm[0]~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~267 .lut_mask = 16'h0100;
defparam \CPU_RISCV|comb~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \CPU_RISCV|regs|rf~270 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~270 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~302feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~302feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~302feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \CPU_RISCV|regs|rf~302 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~302 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~14feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~14feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~14feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N5
dffeas \CPU_RISCV|regs|rf~14 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~14 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N31
dffeas \CPU_RISCV|regs|rf~46 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~46 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1578 (
// Equation(s):
// \CPU_RISCV|regs|rf~1578_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~46_q ) # (\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~14_q  & ((!\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~14_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~46_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1578_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1578 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1579 (
// Equation(s):
// \CPU_RISCV|regs|rf~1579_combout  = (\CPU_RISCV|regs|rf~1578_combout  & (((\CPU_RISCV|regs|rf~302_q ) # (!\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|regs|rf~1578_combout  & (\CPU_RISCV|regs|rf~270_q  & ((\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~270_q ),
	.datab(\CPU_RISCV|regs|rf~302_q ),
	.datac(\CPU_RISCV|regs|rf~1578_combout ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1579_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1579 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1908 (
// Equation(s):
// \CPU_RISCV|regs|rf~1908_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1577_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1579_combout ))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1579_combout ),
	.datad(\CPU_RISCV|regs|rf~1577_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1908_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1908 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|regs|rf~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~65 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~65_combout  = (\CPU_RISCV|regs|rf~1908_combout  & (((!\CPU_RISCV|imm[1]~123_combout  & !\CPU_RISCV|imm[0]~95_combout )) # (!\imem|RAM~12_combout )))

	.dataa(\CPU_RISCV|imm[1]~123_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1908_combout ),
	.datad(\CPU_RISCV|imm[0]~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~65 .lut_mask = 16'h3070;
defparam \CPU_RISCV|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~64 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~64_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1936_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1907_combout )))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1936_combout ),
	.datad(\CPU_RISCV|regs|rf~1907_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~64 .lut_mask = 16'hC480;
defparam \CPU_RISCV|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~66 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~66_combout  = (\CPU_RISCV|ShiftLeft0~65_combout ) # ((\CPU_RISCV|ShiftLeft0~64_combout ) # ((\CPU_RISCV|comb~267_combout  & \CPU_RISCV|regs|rf~1601_combout )))

	.dataa(\CPU_RISCV|comb~267_combout ),
	.datab(\CPU_RISCV|regs|rf~1601_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~65_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~64_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~66 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|comb~183 (
// Equation(s):
// \CPU_RISCV|comb~183_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~72_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~66_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~72_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|imm[3]~111_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~183 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|comb~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|comb~186 (
// Equation(s):
// \CPU_RISCV|comb~186_combout  = (\CPU_RISCV|comb~265_combout  & ((\CPU_RISCV|comb~183_combout ) # ((\CPU_RISCV|comb~185_combout  & \CPU_RISCV|imm[3]~111_combout ))))

	.dataa(\CPU_RISCV|comb~185_combout ),
	.datab(\CPU_RISCV|comb~265_combout ),
	.datac(\CPU_RISCV|imm[3]~111_combout ),
	.datad(\CPU_RISCV|comb~183_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~186 .lut_mask = 16'hCC80;
defparam \CPU_RISCV|comb~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|comb~187 (
// Equation(s):
// \CPU_RISCV|comb~187_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~186_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|Add3~28_combout ))))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|comb~186_combout ),
	.datad(\CPU_RISCV|Add3~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~187 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \CPU_RISCV|regs|rf~494 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~494 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \CPU_RISCV|regs|rf~430 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~430 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \CPU_RISCV|regs|rf~462 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~462 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \CPU_RISCV|regs|rf~398 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~398 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1585 (
// Equation(s):
// \CPU_RISCV|regs|rf~1585_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~462_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~398_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~462_q ),
	.datac(\CPU_RISCV|regs|rf~398_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1585_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1585 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1586 (
// Equation(s):
// \CPU_RISCV|regs|rf~1586_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1585_combout  & (\CPU_RISCV|regs|rf~494_q )) # (!\CPU_RISCV|regs|rf~1585_combout  & ((\CPU_RISCV|regs|rf~430_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1585_combout ))))

	.dataa(\CPU_RISCV|regs|rf~494_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~430_q ),
	.datad(\CPU_RISCV|regs|rf~1585_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1586_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1586 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1584 (
// Equation(s):
// \CPU_RISCV|regs|rf~1584_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~46_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~14_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~46_q ),
	.datac(\CPU_RISCV|regs|rf~14_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1584_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1584 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \CPU_RISCV|regs|rf~174 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~174 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~206feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~206feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~190_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~206feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \CPU_RISCV|regs|rf~206 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~206 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \CPU_RISCV|regs|rf~142 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~142 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1582 (
// Equation(s):
// \CPU_RISCV|regs|rf~1582_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~206_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~142_q )))))

	.dataa(\CPU_RISCV|regs|rf~206_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~142_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1582_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1582 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1583 (
// Equation(s):
// \CPU_RISCV|regs|rf~1583_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1582_combout  & (\CPU_RISCV|regs|rf~238_q )) # (!\CPU_RISCV|regs|rf~1582_combout  & ((\CPU_RISCV|regs|rf~174_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1582_combout ))))

	.dataa(\CPU_RISCV|regs|rf~238_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~174_q ),
	.datad(\CPU_RISCV|regs|rf~1582_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1583_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1583 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1993 (
// Equation(s):
// \CPU_RISCV|regs|rf~1993_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout ) # (\CPU_RISCV|regs|rf~1583_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1584_combout  & (!\CPU_RISCV|RS2[3]~37_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1584_combout ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|regs|rf~1583_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1993_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1993 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|regs|rf~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~334feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~334feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~190_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~334feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \CPU_RISCV|regs|rf~334 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~334 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \CPU_RISCV|regs|rf~366 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~366 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1580 (
// Equation(s):
// \CPU_RISCV|regs|rf~1580_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~302_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~270_q )))))

	.dataa(\CPU_RISCV|regs|rf~302_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~270_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1580_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1580 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1581 (
// Equation(s):
// \CPU_RISCV|regs|rf~1581_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1580_combout  & ((\CPU_RISCV|regs|rf~366_q ))) # (!\CPU_RISCV|regs|rf~1580_combout  & (\CPU_RISCV|regs|rf~334_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1580_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~334_q ),
	.datac(\CPU_RISCV|regs|rf~366_q ),
	.datad(\CPU_RISCV|regs|rf~1580_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1581_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1581 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1587 (
// Equation(s):
// \CPU_RISCV|regs|rf~1587_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1993_combout  & (\CPU_RISCV|regs|rf~1586_combout )) # (!\CPU_RISCV|regs|rf~1993_combout  & ((\CPU_RISCV|regs|rf~1581_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1993_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1586_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1993_combout ),
	.datad(\CPU_RISCV|regs|rf~1581_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1587_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1587 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~750feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~750feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~750feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \CPU_RISCV|regs|rf~750 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~750 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N13
dffeas \CPU_RISCV|regs|rf~622 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~622 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1593 (
// Equation(s):
// \CPU_RISCV|regs|rf~1593_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~750_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~622_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~750_q ),
	.datac(\CPU_RISCV|regs|rf~622_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1593_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1593 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N25
dffeas \CPU_RISCV|regs|rf~1006 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1006 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N31
dffeas \CPU_RISCV|regs|rf~878 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~878 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1594 (
// Equation(s):
// \CPU_RISCV|regs|rf~1594_combout  = (\CPU_RISCV|regs|rf~1593_combout  & ((\CPU_RISCV|regs|rf~1006_q ) # ((!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1593_combout  & (((\CPU_RISCV|regs|rf~878_q  & \CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1593_combout ),
	.datab(\CPU_RISCV|regs|rf~1006_q ),
	.datac(\CPU_RISCV|regs|rf~878_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1594_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1594 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~718feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~718feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~718feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~718feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~718feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \CPU_RISCV|regs|rf~718 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~718 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \CPU_RISCV|regs|rf~974 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~974 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~846feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~846feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~846feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \CPU_RISCV|regs|rf~846 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~846 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \CPU_RISCV|regs|rf~590 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~590 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1588 (
// Equation(s):
// \CPU_RISCV|regs|rf~1588_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~846_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~590_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~846_q ),
	.datac(\CPU_RISCV|regs|rf~590_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1588_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1588 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1589 (
// Equation(s):
// \CPU_RISCV|regs|rf~1589_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1588_combout  & ((\CPU_RISCV|regs|rf~974_q ))) # (!\CPU_RISCV|regs|rf~1588_combout  & (\CPU_RISCV|regs|rf~718_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1588_combout ))))

	.dataa(\CPU_RISCV|regs|rf~718_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~974_q ),
	.datad(\CPU_RISCV|regs|rf~1588_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1589_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1589 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~782feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~782feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~190_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~782feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~782feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~782feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N3
dffeas \CPU_RISCV|regs|rf~782 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~782 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N1
dffeas \CPU_RISCV|regs|rf~526 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~526 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1592 (
// Equation(s):
// \CPU_RISCV|regs|rf~1592_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~782_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~526_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~782_q ),
	.datac(\CPU_RISCV|regs|rf~526_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1592_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1592 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~814feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~814feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~190_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~814feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \CPU_RISCV|regs|rf~814 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~814 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \CPU_RISCV|regs|rf~942 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~942 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~686feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~686feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~686feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N27
dffeas \CPU_RISCV|regs|rf~686 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~686 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \CPU_RISCV|regs|rf~558 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~190_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~558 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1590 (
// Equation(s):
// \CPU_RISCV|regs|rf~1590_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~686_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~558_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~686_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~558_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1590_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1590 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1591 (
// Equation(s):
// \CPU_RISCV|regs|rf~1591_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1590_combout  & ((\CPU_RISCV|regs|rf~942_q ))) # (!\CPU_RISCV|regs|rf~1590_combout  & (\CPU_RISCV|regs|rf~814_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1590_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~814_q ),
	.datac(\CPU_RISCV|regs|rf~942_q ),
	.datad(\CPU_RISCV|regs|rf~1590_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1591_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1591 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1992 (
// Equation(s):
// \CPU_RISCV|regs|rf~1992_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1591_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1592_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1592_combout ),
	.datad(\CPU_RISCV|regs|rf~1591_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1992_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1992 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1595 (
// Equation(s):
// \CPU_RISCV|regs|rf~1595_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1992_combout  & (\CPU_RISCV|regs|rf~1594_combout )) # (!\CPU_RISCV|regs|rf~1992_combout  & ((\CPU_RISCV|regs|rf~1589_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1992_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1594_combout ),
	.datac(\CPU_RISCV|regs|rf~1589_combout ),
	.datad(\CPU_RISCV|regs|rf~1992_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1595_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1595 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[14]~27 (
// Equation(s):
// \CPU_RISCV|regs|rd2[14]~27_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1587_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1595_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1595_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1587_combout ),
	.datad(\CPU_RISCV|regs|rf~1595_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[14]~27 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|Equal16~16 (
// Equation(s):
// \CPU_RISCV|Equal16~16_combout  = \CPU_RISCV|regs|rd2[14]~27_combout  $ (((\CPU_RISCV|regs|rf~1908_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1908_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[14]~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~16 .lut_mask = 16'hF30C;
defparam \CPU_RISCV|Equal16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|comb~188 (
// Equation(s):
// \CPU_RISCV|comb~188_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~187_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~187_combout  & (\CPU_RISCV|imm[14]~122_combout )) # (!\CPU_RISCV|comb~187_combout  & 
// ((\CPU_RISCV|Equal16~16_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(\CPU_RISCV|comb~187_combout ),
	.datad(\CPU_RISCV|Equal16~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~188 .lut_mask = 16'hE5E0;
defparam \CPU_RISCV|comb~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|comb~189 (
// Equation(s):
// \CPU_RISCV|comb~189_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|Add2~28_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~188_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~188_combout ),
	.datad(\CPU_RISCV|Add2~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~189 .lut_mask = 16'hC840;
defparam \CPU_RISCV|comb~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|Add1~28 (
// Equation(s):
// \CPU_RISCV|Add1~28_combout  = ((\CPU_RISCV|regs|rd2[14]~27_combout  $ (\CPU_RISCV|regs|rd1[14]~28_combout  $ (!\CPU_RISCV|Add1~27 )))) # (GND)
// \CPU_RISCV|Add1~29  = CARRY((\CPU_RISCV|regs|rd2[14]~27_combout  & ((\CPU_RISCV|regs|rd1[14]~28_combout ) # (!\CPU_RISCV|Add1~27 ))) # (!\CPU_RISCV|regs|rd2[14]~27_combout  & (\CPU_RISCV|regs|rd1[14]~28_combout  & !\CPU_RISCV|Add1~27 )))

	.dataa(\CPU_RISCV|regs|rd2[14]~27_combout ),
	.datab(\CPU_RISCV|regs|rd1[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~27 ),
	.combout(\CPU_RISCV|Add1~28_combout ),
	.cout(\CPU_RISCV|Add1~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|comb~190 (
// Equation(s):
// \CPU_RISCV|comb~190_combout  = (\CPU_RISCV|comb~189_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~28_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~189_combout ),
	.datad(\CPU_RISCV|Add1~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~190 .lut_mask = 16'hF1F0;
defparam \CPU_RISCV|comb~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~238feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~238feeder_combout  = \CPU_RISCV|comb~190_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~238feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N13
dffeas \CPU_RISCV|regs|rf~238 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~238 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1576 (
// Equation(s):
// \CPU_RISCV|regs|rf~1576_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~462_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~206_q )))))

	.dataa(\CPU_RISCV|regs|rf~462_q ),
	.datab(\CPU_RISCV|regs|rf~206_q ),
	.datac(\CPU_RISCV|RS1[0]~11_combout ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1576_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1576 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1577 (
// Equation(s):
// \CPU_RISCV|regs|rf~1577_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1576_combout  & ((\CPU_RISCV|regs|rf~494_q ))) # (!\CPU_RISCV|regs|rf~1576_combout  & (\CPU_RISCV|regs|rf~238_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1576_combout ))))

	.dataa(\CPU_RISCV|regs|rf~238_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~494_q ),
	.datad(\CPU_RISCV|regs|rf~1576_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1577_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1577 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[14]~28 (
// Equation(s):
// \CPU_RISCV|regs|rd1[14]~28_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1577_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1579_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1577_combout ),
	.datab(\CPU_RISCV|regs|rf~1579_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[14]~28 .lut_mask = 16'h0A0C;
defparam \CPU_RISCV|regs|rd1[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|Add2~28 (
// Equation(s):
// \CPU_RISCV|Add2~28_combout  = ((\CPU_RISCV|imm[14]~122_combout  $ (\CPU_RISCV|regs|rd1[14]~28_combout  $ (!\CPU_RISCV|Add2~27 )))) # (GND)
// \CPU_RISCV|Add2~29  = CARRY((\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|regs|rd1[14]~28_combout ) # (!\CPU_RISCV|Add2~27 ))) # (!\CPU_RISCV|imm[14]~122_combout  & (\CPU_RISCV|regs|rd1[14]~28_combout  & !\CPU_RISCV|Add2~27 )))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|regs|rd1[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~27 ),
	.combout(\CPU_RISCV|Add2~28_combout ),
	.cout(\CPU_RISCV|Add2~29 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~28 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~129 (
// Equation(s):
// \CPU_RISCV|Add0~129_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~28_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~28_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add3~28_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~129 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~130 (
// Equation(s):
// \CPU_RISCV|Add0~130_combout  = (\CPU_RISCV|Add0~129_combout  & ((\CPU_RISCV|Add0~42_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~42_combout ),
	.datad(\CPU_RISCV|Add0~129_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~130 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~131 (
// Equation(s):
// \CPU_RISCV|Add0~131_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~130_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~42_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~130_combout ))))

	.dataa(\CPU_RISCV|Add0~130_combout ),
	.datab(\CPU_RISCV|Add0~42_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~131 .lut_mask = 16'hACAA;
defparam \CPU_RISCV|Add0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N19
dffeas \CPU_RISCV|pc[14] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[14] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~44 (
// Equation(s):
// \CPU_RISCV|Add0~44_combout  = (\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add0~43 )) # (!\CPU_RISCV|pc [15] & ((\CPU_RISCV|Add0~43 ) # (GND)))
// \CPU_RISCV|Add0~45  = CARRY((!\CPU_RISCV|Add0~43 ) # (!\CPU_RISCV|pc [15]))

	.dataa(\CPU_RISCV|pc [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~43 ),
	.combout(\CPU_RISCV|Add0~44_combout ),
	.cout(\CPU_RISCV|Add0~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~44 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|imm[15]~108 (
// Equation(s):
// \CPU_RISCV|imm[15]~108_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~12_combout  & (\imem|RAM~21_combout  & \CPU_RISCV|imm[12]~105_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\imem|RAM~21_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|imm[12]~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[15]~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[15]~108 .lut_mask = 16'hF8F0;
defparam \CPU_RISCV|imm[15]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|Add3~30 (
// Equation(s):
// \CPU_RISCV|Add3~30_combout  = (\CPU_RISCV|imm[15]~108_combout  & ((\CPU_RISCV|pc [15] & (\CPU_RISCV|Add3~29  & VCC)) # (!\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add3~29 )))) # (!\CPU_RISCV|imm[15]~108_combout  & ((\CPU_RISCV|pc [15] & (!\CPU_RISCV|Add3~29 )) # 
// (!\CPU_RISCV|pc [15] & ((\CPU_RISCV|Add3~29 ) # (GND)))))
// \CPU_RISCV|Add3~31  = CARRY((\CPU_RISCV|imm[15]~108_combout  & (!\CPU_RISCV|pc [15] & !\CPU_RISCV|Add3~29 )) # (!\CPU_RISCV|imm[15]~108_combout  & ((!\CPU_RISCV|Add3~29 ) # (!\CPU_RISCV|pc [15]))))

	.dataa(\CPU_RISCV|imm[15]~108_combout ),
	.datab(\CPU_RISCV|pc [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~29 ),
	.combout(\CPU_RISCV|Add3~30_combout ),
	.cout(\CPU_RISCV|Add3~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~943feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~943feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~943feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~943feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~943feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \CPU_RISCV|regs|rf~943 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~943 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N3
dffeas \CPU_RISCV|regs|rf~687 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~687 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~815feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~815feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~815feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \CPU_RISCV|regs|rf~815 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~815 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N17
dffeas \CPU_RISCV|regs|rf~559 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~559 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1566 (
// Equation(s):
// \CPU_RISCV|regs|rf~1566_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~815_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~559_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~815_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~559_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1566_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1566 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1567 (
// Equation(s):
// \CPU_RISCV|regs|rf~1567_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1566_combout  & (\CPU_RISCV|regs|rf~943_q )) # (!\CPU_RISCV|regs|rf~1566_combout  & ((\CPU_RISCV|regs|rf~687_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1566_combout ))))

	.dataa(\CPU_RISCV|regs|rf~943_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~687_q ),
	.datad(\CPU_RISCV|regs|rf~1566_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1567_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1567 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1007feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1007feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1007feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1007feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~1007feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \CPU_RISCV|regs|rf~1007 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1007 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \CPU_RISCV|regs|rf~751 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~751 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~879feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~879feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~879feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~879feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~879feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N29
dffeas \CPU_RISCV|regs|rf~879 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~879 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \CPU_RISCV|regs|rf~623 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~623 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1573 (
// Equation(s):
// \CPU_RISCV|regs|rf~1573_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~879_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~623_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~879_q ),
	.datac(\CPU_RISCV|regs|rf~623_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1573_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1573 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1574 (
// Equation(s):
// \CPU_RISCV|regs|rf~1574_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1573_combout  & (\CPU_RISCV|regs|rf~1007_q )) # (!\CPU_RISCV|regs|rf~1573_combout  & ((\CPU_RISCV|regs|rf~751_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1573_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1007_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~751_q ),
	.datad(\CPU_RISCV|regs|rf~1573_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1574_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1574 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~783feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~783feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~783feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \CPU_RISCV|regs|rf~783 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~783 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \CPU_RISCV|regs|rf~911 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~911 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~655feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~655feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~655feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \CPU_RISCV|regs|rf~655 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~655 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \CPU_RISCV|regs|rf~527 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~527 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1570 (
// Equation(s):
// \CPU_RISCV|regs|rf~1570_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~655_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~527_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~655_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~527_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1570_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1570 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1571 (
// Equation(s):
// \CPU_RISCV|regs|rf~1571_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1570_combout  & ((\CPU_RISCV|regs|rf~911_q ))) # (!\CPU_RISCV|regs|rf~1570_combout  & (\CPU_RISCV|regs|rf~783_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1570_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~783_q ),
	.datac(\CPU_RISCV|regs|rf~911_q ),
	.datad(\CPU_RISCV|regs|rf~1570_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1571_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1571 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \CPU_RISCV|regs|rf~847 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~847 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N25
dffeas \CPU_RISCV|regs|rf~975 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~975 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~719feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~719feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~719feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \CPU_RISCV|regs|rf~719 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~719 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \CPU_RISCV|regs|rf~591 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~591 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1568 (
// Equation(s):
// \CPU_RISCV|regs|rf~1568_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~719_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~591_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~719_q ),
	.datac(\CPU_RISCV|regs|rf~591_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1568_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1568 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1569 (
// Equation(s):
// \CPU_RISCV|regs|rf~1569_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1568_combout  & ((\CPU_RISCV|regs|rf~975_q ))) # (!\CPU_RISCV|regs|rf~1568_combout  & (\CPU_RISCV|regs|rf~847_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1568_combout ))))

	.dataa(\CPU_RISCV|regs|rf~847_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~975_q ),
	.datad(\CPU_RISCV|regs|rf~1568_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1569_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1569 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1572 (
// Equation(s):
// \CPU_RISCV|regs|rf~1572_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1569_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1571_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1571_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1569_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1572_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1572 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1575 (
// Equation(s):
// \CPU_RISCV|regs|rf~1575_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1572_combout  & ((\CPU_RISCV|regs|rf~1574_combout ))) # (!\CPU_RISCV|regs|rf~1572_combout  & (\CPU_RISCV|regs|rf~1567_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1572_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1567_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1574_combout ),
	.datad(\CPU_RISCV|regs|rf~1572_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1575_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1575 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \CPU_RISCV|regs|rf~495 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~495 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \CPU_RISCV|regs|rf~399 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~399 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \CPU_RISCV|regs|rf~431 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~431 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1563 (
// Equation(s):
// \CPU_RISCV|regs|rf~1563_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~431_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~399_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~399_q ),
	.datac(\CPU_RISCV|regs|rf~431_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1563_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1563 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1564 (
// Equation(s):
// \CPU_RISCV|regs|rf~1564_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1563_combout  & (\CPU_RISCV|regs|rf~495_q )) # (!\CPU_RISCV|regs|rf~1563_combout  & ((\CPU_RISCV|regs|rf~463_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1563_combout ))))

	.dataa(\CPU_RISCV|regs|rf~495_q ),
	.datab(\CPU_RISCV|regs|rf~463_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1563_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1564_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1564 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \CPU_RISCV|regs|rf~143 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~143 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \CPU_RISCV|regs|rf~175 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~175 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1556 (
// Equation(s):
// \CPU_RISCV|regs|rf~1556_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~175_q ) # (\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~143_q  & ((!\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~143_q ),
	.datac(\CPU_RISCV|regs|rf~175_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1556_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1556 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~239feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~239feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~239feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N11
dffeas \CPU_RISCV|regs|rf~239 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~239 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \CPU_RISCV|regs|rf~207 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~207 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1557 (
// Equation(s):
// \CPU_RISCV|regs|rf~1557_combout  = (\CPU_RISCV|regs|rf~1556_combout  & ((\CPU_RISCV|regs|rf~239_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1556_combout  & (((\CPU_RISCV|regs|rf~207_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1556_combout ),
	.datab(\CPU_RISCV|regs|rf~239_q ),
	.datac(\CPU_RISCV|regs|rf~207_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1557_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1557 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~47feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~47feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~47feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \CPU_RISCV|regs|rf~47 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~47 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N5
dffeas \CPU_RISCV|regs|rf~111 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~111 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \CPU_RISCV|regs|rf~15 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~15 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \CPU_RISCV|regs|rf~79 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~79 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1560 (
// Equation(s):
// \CPU_RISCV|regs|rf~1560_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~79_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~15_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~15_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~79_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1560_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1560 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1561 (
// Equation(s):
// \CPU_RISCV|regs|rf~1561_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1560_combout  & ((\CPU_RISCV|regs|rf~111_q ))) # (!\CPU_RISCV|regs|rf~1560_combout  & (\CPU_RISCV|regs|rf~47_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1560_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~47_q ),
	.datac(\CPU_RISCV|regs|rf~111_q ),
	.datad(\CPU_RISCV|regs|rf~1560_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1561_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1561 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~367feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~367feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~367feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \CPU_RISCV|regs|rf~367 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~367 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~303feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~303feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~182_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~303feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \CPU_RISCV|regs|rf~303 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~303 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \CPU_RISCV|regs|rf~271 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~271 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~271 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N7
dffeas \CPU_RISCV|regs|rf~335 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~335 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1558 (
// Equation(s):
// \CPU_RISCV|regs|rf~1558_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~335_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~271_q ))))

	.dataa(\CPU_RISCV|regs|rf~271_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~335_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1558_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1558 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1559 (
// Equation(s):
// \CPU_RISCV|regs|rf~1559_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1558_combout  & (\CPU_RISCV|regs|rf~367_q )) # (!\CPU_RISCV|regs|rf~1558_combout  & ((\CPU_RISCV|regs|rf~303_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1558_combout ))))

	.dataa(\CPU_RISCV|regs|rf~367_q ),
	.datab(\CPU_RISCV|regs|rf~303_q ),
	.datac(\CPU_RISCV|RS2[0]~36_combout ),
	.datad(\CPU_RISCV|regs|rf~1558_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1559_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1559 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1562 (
// Equation(s):
// \CPU_RISCV|regs|rf~1562_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1559_combout ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1561_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1561_combout ),
	.datad(\CPU_RISCV|regs|rf~1559_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1562_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1562 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1565 (
// Equation(s):
// \CPU_RISCV|regs|rf~1565_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1562_combout  & (\CPU_RISCV|regs|rf~1564_combout )) # (!\CPU_RISCV|regs|rf~1562_combout  & ((\CPU_RISCV|regs|rf~1557_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1562_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1564_combout ),
	.datab(\CPU_RISCV|regs|rf~1557_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1562_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1565_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1565 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[15]~26 (
// Equation(s):
// \CPU_RISCV|regs|rd2[15]~26_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1565_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1575_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & (\CPU_RISCV|regs|rf~1575_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1575_combout ),
	.datad(\CPU_RISCV|regs|rf~1565_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[15]~26 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|Add1~30 (
// Equation(s):
// \CPU_RISCV|Add1~30_combout  = (\CPU_RISCV|regs|rd2[15]~26_combout  & ((\CPU_RISCV|regs|rd1[15]~38_combout  & (\CPU_RISCV|Add1~29  & VCC)) # (!\CPU_RISCV|regs|rd1[15]~38_combout  & (!\CPU_RISCV|Add1~29 )))) # (!\CPU_RISCV|regs|rd2[15]~26_combout  & 
// ((\CPU_RISCV|regs|rd1[15]~38_combout  & (!\CPU_RISCV|Add1~29 )) # (!\CPU_RISCV|regs|rd1[15]~38_combout  & ((\CPU_RISCV|Add1~29 ) # (GND)))))
// \CPU_RISCV|Add1~31  = CARRY((\CPU_RISCV|regs|rd2[15]~26_combout  & (!\CPU_RISCV|regs|rd1[15]~38_combout  & !\CPU_RISCV|Add1~29 )) # (!\CPU_RISCV|regs|rd2[15]~26_combout  & ((!\CPU_RISCV|Add1~29 ) # (!\CPU_RISCV|regs|rd1[15]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[15]~26_combout ),
	.datab(\CPU_RISCV|regs|rd1[15]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~29 ),
	.combout(\CPU_RISCV|Add1~30_combout ),
	.cout(\CPU_RISCV|Add1~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~17 (
// Equation(s):
// \CPU_RISCV|Equal16~17_combout  = \CPU_RISCV|regs|rd2[15]~26_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1555_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1555_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[15]~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~17 .lut_mask = 16'hBB44;
defparam \CPU_RISCV|Equal16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~100 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~100_combout  = (\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~61_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~55_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~61_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~100 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~49 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~49_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout ) # ((\CPU_RISCV|regs|rf~1601_combout )))) # (!\CPU_RISCV|imm[1]~113_combout  & (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1555_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1601_combout ),
	.datad(\CPU_RISCV|regs|rf~1555_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~49 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~50 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~50_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|ShiftLeft0~49_combout  & (\CPU_RISCV|regs|rf~1907_combout )) # (!\CPU_RISCV|ShiftLeft0~49_combout  & ((\CPU_RISCV|regs|rf~1908_combout ))))) # 
// (!\CPU_RISCV|imm[0]~114_combout  & (((\CPU_RISCV|ShiftLeft0~49_combout ))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rf~1907_combout ),
	.datac(\CPU_RISCV|regs|rf~1908_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~50 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|comb~177 (
// Equation(s):
// \CPU_RISCV|comb~177_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~57_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~50_combout )))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~57_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~177 .lut_mask = 16'h3120;
defparam \CPU_RISCV|comb~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|comb~178 (
// Equation(s):
// \CPU_RISCV|comb~178_combout  = (\CPU_RISCV|comb~265_combout  & ((\CPU_RISCV|comb~177_combout ) # ((\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~100_combout ))))

	.dataa(\CPU_RISCV|comb~265_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~100_combout ),
	.datad(\CPU_RISCV|comb~177_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~178 .lut_mask = 16'hAA80;
defparam \CPU_RISCV|comb~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~179 (
// Equation(s):
// \CPU_RISCV|comb~179_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~178_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~30_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~30_combout ),
	.datad(\CPU_RISCV|comb~178_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~179 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~180 (
// Equation(s):
// \CPU_RISCV|comb~180_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~179_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~179_combout  & ((\CPU_RISCV|imm[15]~108_combout ))) # (!\CPU_RISCV|comb~179_combout  & 
// (\CPU_RISCV|Equal16~17_combout ))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|Equal16~17_combout ),
	.datac(\CPU_RISCV|imm[15]~108_combout ),
	.datad(\CPU_RISCV|comb~179_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~180 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|comb~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|comb~181 (
// Equation(s):
// \CPU_RISCV|comb~181_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~30_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~180_combout )))))

	.dataa(\CPU_RISCV|Add2~30_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~180_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~181 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|comb~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|comb~182 (
// Equation(s):
// \CPU_RISCV|comb~182_combout  = (\CPU_RISCV|comb~181_combout ) # ((\CPU_RISCV|Add1~30_combout  & (!\CPU_RISCV|comb~268_combout  & !\CPU_RISCV|comb~270_combout )))

	.dataa(\CPU_RISCV|Add1~30_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~181_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~182 .lut_mask = 16'hFF02;
defparam \CPU_RISCV|comb~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~463feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~463feeder_combout  = \CPU_RISCV|comb~182_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~463feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N19
dffeas \CPU_RISCV|regs|rf~463 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~463 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1553 (
// Equation(s):
// \CPU_RISCV|regs|rf~1553_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~431_q ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~399_q  & !\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|regs|rf~431_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~399_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1553_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1553 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1554 (
// Equation(s):
// \CPU_RISCV|regs|rf~1554_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1553_combout  & ((\CPU_RISCV|regs|rf~495_q ))) # (!\CPU_RISCV|regs|rf~1553_combout  & (\CPU_RISCV|regs|rf~463_q )))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1553_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|rf~463_q ),
	.datac(\CPU_RISCV|regs|rf~495_q ),
	.datad(\CPU_RISCV|regs|rf~1553_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1554_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1554 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1939 (
// Equation(s):
// \CPU_RISCV|regs|rf~1939_combout  = (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~303_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~271_q )))))

	.dataa(\CPU_RISCV|regs|rf~303_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~271_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1939_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1939 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rf~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1940 (
// Equation(s):
// \CPU_RISCV|regs|rf~1940_combout  = (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~47_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~15_q )))))

	.dataa(\CPU_RISCV|regs|rf~47_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~15_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1940_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1940 .lut_mask = 16'h2230;
defparam \CPU_RISCV|regs|rf~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1552 (
// Equation(s):
// \CPU_RISCV|regs|rf~1552_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|RS1[3]~12_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~1939_combout )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~1940_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1939_combout ),
	.datad(\CPU_RISCV|regs|rf~1940_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1552_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1552 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1550 (
// Equation(s):
// \CPU_RISCV|regs|rf~1550_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~175_q ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~143_q  & !\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~175_q ),
	.datac(\CPU_RISCV|regs|rf~143_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1550_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1550 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1551 (
// Equation(s):
// \CPU_RISCV|regs|rf~1551_combout  = (\CPU_RISCV|regs|rf~1550_combout  & ((\CPU_RISCV|regs|rf~239_q ) # ((!\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|regs|rf~1550_combout  & (((\CPU_RISCV|regs|rf~207_q  & \CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|regs|rf~239_q ),
	.datab(\CPU_RISCV|regs|rf~207_q ),
	.datac(\CPU_RISCV|regs|rf~1550_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1551_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1551 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1555 (
// Equation(s):
// \CPU_RISCV|regs|rf~1555_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1552_combout  & (\CPU_RISCV|regs|rf~1554_combout )) # (!\CPU_RISCV|regs|rf~1552_combout  & ((\CPU_RISCV|regs|rf~1551_combout ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1552_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|rf~1554_combout ),
	.datac(\CPU_RISCV|regs|rf~1552_combout ),
	.datad(\CPU_RISCV|regs|rf~1551_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1555_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1555 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[15]~38 (
// Equation(s):
// \CPU_RISCV|regs|rd1[15]~38_combout  = (\CPU_RISCV|regs|rf~1555_combout  & ((\CPU_RISCV|RS1[2]~13_combout ) # ((\CPU_RISCV|RS1[0]~11_combout ) # (\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1555_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[15]~38 .lut_mask = 16'hFE00;
defparam \CPU_RISCV|regs|rd1[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|Add2~30 (
// Equation(s):
// \CPU_RISCV|Add2~30_combout  = (\CPU_RISCV|regs|rd1[15]~38_combout  & ((\CPU_RISCV|imm[15]~108_combout  & (\CPU_RISCV|Add2~29  & VCC)) # (!\CPU_RISCV|imm[15]~108_combout  & (!\CPU_RISCV|Add2~29 )))) # (!\CPU_RISCV|regs|rd1[15]~38_combout  & 
// ((\CPU_RISCV|imm[15]~108_combout  & (!\CPU_RISCV|Add2~29 )) # (!\CPU_RISCV|imm[15]~108_combout  & ((\CPU_RISCV|Add2~29 ) # (GND)))))
// \CPU_RISCV|Add2~31  = CARRY((\CPU_RISCV|regs|rd1[15]~38_combout  & (!\CPU_RISCV|imm[15]~108_combout  & !\CPU_RISCV|Add2~29 )) # (!\CPU_RISCV|regs|rd1[15]~38_combout  & ((!\CPU_RISCV|Add2~29 ) # (!\CPU_RISCV|imm[15]~108_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[15]~38_combout ),
	.datab(\CPU_RISCV|imm[15]~108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~29 ),
	.combout(\CPU_RISCV|Add2~30_combout ),
	.cout(\CPU_RISCV|Add2~31 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~30 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~126 (
// Equation(s):
// \CPU_RISCV|Add0~126_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~30_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~30_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add3~30_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~126 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~127 (
// Equation(s):
// \CPU_RISCV|Add0~127_combout  = (\CPU_RISCV|Add0~126_combout  & ((\CPU_RISCV|Add0~44_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~44_combout ),
	.datad(\CPU_RISCV|Add0~126_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~127 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~128 (
// Equation(s):
// \CPU_RISCV|Add0~128_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~127_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~44_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~127_combout )))))

	.dataa(\CPU_RISCV|Add0~44_combout ),
	.datab(\CPU_RISCV|Add0~127_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~128 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|Add0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N1
dffeas \CPU_RISCV|pc[15] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[15] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~46 (
// Equation(s):
// \CPU_RISCV|Add0~46_combout  = (\CPU_RISCV|pc [16] & (\CPU_RISCV|Add0~45  $ (GND))) # (!\CPU_RISCV|pc [16] & (!\CPU_RISCV|Add0~45  & VCC))
// \CPU_RISCV|Add0~47  = CARRY((\CPU_RISCV|pc [16] & !\CPU_RISCV|Add0~45 ))

	.dataa(\CPU_RISCV|pc [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~45 ),
	.combout(\CPU_RISCV|Add0~46_combout ),
	.cout(\CPU_RISCV|Add0~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~46 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|imm[17]~107 (
// Equation(s):
// \CPU_RISCV|imm[17]~107_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~12_combout  & (\imem|RAM~23_combout  & \CPU_RISCV|imm[12]~105_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\imem|RAM~23_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|imm[12]~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[17]~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[17]~107 .lut_mask = 16'hF8F0;
defparam \CPU_RISCV|imm[17]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add3~32 (
// Equation(s):
// \CPU_RISCV|Add3~32_combout  = ((\CPU_RISCV|imm[17]~107_combout  $ (\CPU_RISCV|pc [16] $ (!\CPU_RISCV|Add3~31 )))) # (GND)
// \CPU_RISCV|Add3~33  = CARRY((\CPU_RISCV|imm[17]~107_combout  & ((\CPU_RISCV|pc [16]) # (!\CPU_RISCV|Add3~31 ))) # (!\CPU_RISCV|imm[17]~107_combout  & (\CPU_RISCV|pc [16] & !\CPU_RISCV|Add3~31 )))

	.dataa(\CPU_RISCV|imm[17]~107_combout ),
	.datab(\CPU_RISCV|pc [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~31 ),
	.combout(\CPU_RISCV|Add3~32_combout ),
	.cout(\CPU_RISCV|Add3~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~304feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~304feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~304feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \CPU_RISCV|regs|rf~304 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~304 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N29
dffeas \CPU_RISCV|regs|rf~272 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~272 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N9
dffeas \CPU_RISCV|regs|rf~48 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~48 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N19
dffeas \CPU_RISCV|regs|rf~16 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~16 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1532 (
// Equation(s):
// \CPU_RISCV|regs|rf~1532_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~48_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~16_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~48_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~16_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1532_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1532 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1533 (
// Equation(s):
// \CPU_RISCV|regs|rf~1533_combout  = (\CPU_RISCV|regs|rf~1532_combout  & ((\CPU_RISCV|regs|rf~304_q ) # ((!\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|regs|rf~1532_combout  & (((\CPU_RISCV|regs|rf~272_q  & \CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~304_q ),
	.datab(\CPU_RISCV|regs|rf~272_q ),
	.datac(\CPU_RISCV|regs|rf~1532_combout ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1533_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1533 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1909 (
// Equation(s):
// \CPU_RISCV|regs|rf~1909_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1531_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1533_combout )))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1531_combout ),
	.datad(\CPU_RISCV|regs|rf~1533_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1909_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1909 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~976feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~976feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~976feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \CPU_RISCV|regs|rf~976 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~976 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~848feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~848feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~848feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N19
dffeas \CPU_RISCV|regs|rf~848 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~848 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N3
dffeas \CPU_RISCV|regs|rf~592 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~592 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1542 (
// Equation(s):
// \CPU_RISCV|regs|rf~1542_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~848_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~592_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~848_q ),
	.datac(\CPU_RISCV|regs|rf~592_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1542_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1542 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N21
dffeas \CPU_RISCV|regs|rf~720 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~720 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1543 (
// Equation(s):
// \CPU_RISCV|regs|rf~1543_combout  = (\CPU_RISCV|regs|rf~1542_combout  & ((\CPU_RISCV|regs|rf~976_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1542_combout  & (((\CPU_RISCV|regs|rf~720_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~976_q ),
	.datab(\CPU_RISCV|regs|rf~1542_combout ),
	.datac(\CPU_RISCV|regs|rf~720_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1543_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1543 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~880feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~880feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~880feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N1
dffeas \CPU_RISCV|regs|rf~880 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~880 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~624feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~624feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~624feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N19
dffeas \CPU_RISCV|regs|rf~624 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~624 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \CPU_RISCV|regs|rf~752 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~752 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1547 (
// Equation(s):
// \CPU_RISCV|regs|rf~1547_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~752_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~624_q ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~624_q ),
	.datac(\CPU_RISCV|regs|rf~752_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1547_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1547 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1008feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1008feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1008feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~1008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N27
dffeas \CPU_RISCV|regs|rf~1008 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1008 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1548 (
// Equation(s):
// \CPU_RISCV|regs|rf~1548_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1547_combout  & ((\CPU_RISCV|regs|rf~1008_q ))) # (!\CPU_RISCV|regs|rf~1547_combout  & (\CPU_RISCV|regs|rf~880_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1547_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~880_q ),
	.datac(\CPU_RISCV|regs|rf~1547_combout ),
	.datad(\CPU_RISCV|regs|rf~1008_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1548_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1548 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~784feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~784feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~176_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~784feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N11
dffeas \CPU_RISCV|regs|rf~784 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~784 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~784 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N13
dffeas \CPU_RISCV|regs|rf~528 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~528 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1546 (
// Equation(s):
// \CPU_RISCV|regs|rf~1546_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~784_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~528_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~784_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~528_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1546_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1546 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~816feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~816feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~816feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N19
dffeas \CPU_RISCV|regs|rf~816 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~816 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \CPU_RISCV|regs|rf~944 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~944 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~944 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~688feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~688feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~688feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \CPU_RISCV|regs|rf~688 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~688 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N21
dffeas \CPU_RISCV|regs|rf~560 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~560 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1544 (
// Equation(s):
// \CPU_RISCV|regs|rf~1544_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~688_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~560_q )))))

	.dataa(\CPU_RISCV|regs|rf~688_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~560_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1544_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1544 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1545 (
// Equation(s):
// \CPU_RISCV|regs|rf~1545_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1544_combout  & ((\CPU_RISCV|regs|rf~944_q ))) # (!\CPU_RISCV|regs|rf~1544_combout  & (\CPU_RISCV|regs|rf~816_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1544_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~816_q ),
	.datac(\CPU_RISCV|regs|rf~944_q ),
	.datad(\CPU_RISCV|regs|rf~1544_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1545_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1545 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1994 (
// Equation(s):
// \CPU_RISCV|regs|rf~1994_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1545_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1546_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1546_combout ),
	.datad(\CPU_RISCV|regs|rf~1545_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1994_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1994 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1549 (
// Equation(s):
// \CPU_RISCV|regs|rf~1549_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1994_combout  & ((\CPU_RISCV|regs|rf~1548_combout ))) # (!\CPU_RISCV|regs|rf~1994_combout  & (\CPU_RISCV|regs|rf~1543_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1994_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1543_combout ),
	.datac(\CPU_RISCV|regs|rf~1548_combout ),
	.datad(\CPU_RISCV|regs|rf~1994_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1549_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1549 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \CPU_RISCV|regs|rf~496 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~496 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \CPU_RISCV|regs|rf~432 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~432 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~432 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~464feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~464feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~464feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N21
dffeas \CPU_RISCV|regs|rf~464 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~464 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \CPU_RISCV|regs|rf~400 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~400 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1539 (
// Equation(s):
// \CPU_RISCV|regs|rf~1539_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~464_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~400_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~464_q ),
	.datac(\CPU_RISCV|regs|rf~400_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1539_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1539 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1540 (
// Equation(s):
// \CPU_RISCV|regs|rf~1540_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1539_combout  & (\CPU_RISCV|regs|rf~496_q )) # (!\CPU_RISCV|regs|rf~1539_combout  & ((\CPU_RISCV|regs|rf~432_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1539_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~496_q ),
	.datac(\CPU_RISCV|regs|rf~432_q ),
	.datad(\CPU_RISCV|regs|rf~1539_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1540_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1540 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~368feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~368feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~368feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \CPU_RISCV|regs|rf~368 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~368 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \CPU_RISCV|regs|rf~336 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~336 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1534 (
// Equation(s):
// \CPU_RISCV|regs|rf~1534_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~304_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~272_q )))))

	.dataa(\CPU_RISCV|regs|rf~304_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~272_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1534_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1534 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1535 (
// Equation(s):
// \CPU_RISCV|regs|rf~1535_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1534_combout  & (\CPU_RISCV|regs|rf~368_q )) # (!\CPU_RISCV|regs|rf~1534_combout  & ((\CPU_RISCV|regs|rf~336_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1534_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~368_q ),
	.datac(\CPU_RISCV|regs|rf~336_q ),
	.datad(\CPU_RISCV|regs|rf~1534_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1535_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1535 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1538 (
// Equation(s):
// \CPU_RISCV|regs|rf~1538_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~48_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~16_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~48_q ),
	.datad(\CPU_RISCV|regs|rf~16_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1538_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1538 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \CPU_RISCV|regs|rf~176 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~176 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \CPU_RISCV|regs|rf~208 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~208 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \CPU_RISCV|regs|rf~144 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~176_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~144 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1536 (
// Equation(s):
// \CPU_RISCV|regs|rf~1536_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~208_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~144_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~208_q ),
	.datac(\CPU_RISCV|regs|rf~144_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1536_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1536 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1537 (
// Equation(s):
// \CPU_RISCV|regs|rf~1537_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1536_combout  & (\CPU_RISCV|regs|rf~240_q )) # (!\CPU_RISCV|regs|rf~1536_combout  & ((\CPU_RISCV|regs|rf~176_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1536_combout ))))

	.dataa(\CPU_RISCV|regs|rf~240_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~176_q ),
	.datad(\CPU_RISCV|regs|rf~1536_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1537_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1537 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1995 (
// Equation(s):
// \CPU_RISCV|regs|rf~1995_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1537_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1538_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1538_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1537_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1995_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1995 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1541 (
// Equation(s):
// \CPU_RISCV|regs|rf~1541_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1995_combout  & (\CPU_RISCV|regs|rf~1540_combout )) # (!\CPU_RISCV|regs|rf~1995_combout  & ((\CPU_RISCV|regs|rf~1535_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1995_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1540_combout ),
	.datac(\CPU_RISCV|regs|rf~1535_combout ),
	.datad(\CPU_RISCV|regs|rf~1995_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1541_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1541 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[16]~25 (
// Equation(s):
// \CPU_RISCV|regs|rd2[16]~25_combout  = (\CPU_RISCV|regs|rf~1549_combout  & ((\CPU_RISCV|RS2[4]~35_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1541_combout )))) # (!\CPU_RISCV|regs|rf~1549_combout  & 
// (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1541_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1549_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|RS2[4]~35_combout ),
	.datad(\CPU_RISCV|regs|rf~1541_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[16]~25 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|Equal16~19 (
// Equation(s):
// \CPU_RISCV|Equal16~19_combout  = \CPU_RISCV|regs|rd2[16]~25_combout  $ (((\CPU_RISCV|regs|rf~1909_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(\CPU_RISCV|regs|rf~1909_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[16]~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~19 .lut_mask = 16'hDD22;
defparam \CPU_RISCV|Equal16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|comb~147 (
// Equation(s):
// \CPU_RISCV|comb~147_combout  = (\CPU_RISCV|imm[3]~119_combout  & (\CPU_RISCV|result~12_combout  & (\imem|RAM~12_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(\CPU_RISCV|imm[3]~119_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\imem|RAM~12_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~147 .lut_mask = 16'h0080;
defparam \CPU_RISCV|comb~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|comb~172 (
// Equation(s):
// \CPU_RISCV|comb~172_combout  = (\CPU_RISCV|comb~147_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~95_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~97_combout )))))

	.dataa(\CPU_RISCV|comb~147_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~95_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~172 .lut_mask = 16'h8A80;
defparam \CPU_RISCV|comb~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~35 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~35_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1908_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1909_combout ))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1909_combout ),
	.datad(\CPU_RISCV|regs|rf~1908_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~35 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~44 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~44_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1601_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1555_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1555_combout ),
	.datad(\CPU_RISCV|regs|rf~1601_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~44 .lut_mask = 16'hC840;
defparam \CPU_RISCV|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~45 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~45_combout  = (\CPU_RISCV|ShiftLeft0~44_combout ) # ((!\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~35_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~45 .lut_mask = 16'hFF30;
defparam \CPU_RISCV|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~92 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~92_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~91_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~45_combout ))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~45_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~92 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~171 (
// Equation(s):
// \CPU_RISCV|comb~171_combout  = (!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|result~12_combout  & \CPU_RISCV|ShiftLeft0~92_combout ))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~92_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~171 .lut_mask = 16'h4040;
defparam \CPU_RISCV|comb~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~173 (
// Equation(s):
// \CPU_RISCV|comb~173_combout  = (\CPU_RISCV|comb~172_combout ) # ((\CPU_RISCV|comb~171_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~32_combout )))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|comb~172_combout ),
	.datac(\CPU_RISCV|comb~171_combout ),
	.datad(\CPU_RISCV|Add3~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~173 .lut_mask = 16'hFDFC;
defparam \CPU_RISCV|comb~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|comb~174 (
// Equation(s):
// \CPU_RISCV|comb~174_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~32_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~173_combout ))))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|Add2~32_combout ),
	.datad(\CPU_RISCV|comb~173_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~174 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|comb~175 (
// Equation(s):
// \CPU_RISCV|comb~175_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~174_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~174_combout  & (\CPU_RISCV|imm[17]~107_combout )) # (!\CPU_RISCV|comb~174_combout  & 
// ((\CPU_RISCV|Equal16~19_combout )))))

	.dataa(\CPU_RISCV|comb~68_combout ),
	.datab(\CPU_RISCV|imm[17]~107_combout ),
	.datac(\CPU_RISCV|Equal16~19_combout ),
	.datad(\CPU_RISCV|comb~174_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~175 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|Add1~32 (
// Equation(s):
// \CPU_RISCV|Add1~32_combout  = ((\CPU_RISCV|regs|rd2[16]~25_combout  $ (\CPU_RISCV|regs|rd1[16]~27_combout  $ (!\CPU_RISCV|Add1~31 )))) # (GND)
// \CPU_RISCV|Add1~33  = CARRY((\CPU_RISCV|regs|rd2[16]~25_combout  & ((\CPU_RISCV|regs|rd1[16]~27_combout ) # (!\CPU_RISCV|Add1~31 ))) # (!\CPU_RISCV|regs|rd2[16]~25_combout  & (\CPU_RISCV|regs|rd1[16]~27_combout  & !\CPU_RISCV|Add1~31 )))

	.dataa(\CPU_RISCV|regs|rd2[16]~25_combout ),
	.datab(\CPU_RISCV|regs|rd1[16]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~31 ),
	.combout(\CPU_RISCV|Add1~32_combout ),
	.cout(\CPU_RISCV|Add1~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|comb~176 (
// Equation(s):
// \CPU_RISCV|comb~176_combout  = (\CPU_RISCV|comb~269_combout  & ((\CPU_RISCV|Add1~32_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~175_combout )))) # (!\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|comb~268_combout  & 
// (\CPU_RISCV|comb~175_combout )))

	.dataa(\CPU_RISCV|comb~269_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~175_combout ),
	.datad(\CPU_RISCV|Add1~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~176 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~240feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~240feeder_combout  = \CPU_RISCV|comb~176_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~240feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \CPU_RISCV|regs|rf~240 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~240 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1530 (
// Equation(s):
// \CPU_RISCV|regs|rf~1530_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~464_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~208_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~464_q ),
	.datac(\CPU_RISCV|regs|rf~208_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1530_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1530 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1531 (
// Equation(s):
// \CPU_RISCV|regs|rf~1531_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1530_combout  & ((\CPU_RISCV|regs|rf~496_q ))) # (!\CPU_RISCV|regs|rf~1530_combout  & (\CPU_RISCV|regs|rf~240_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1530_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~240_q ),
	.datac(\CPU_RISCV|regs|rf~496_q ),
	.datad(\CPU_RISCV|regs|rf~1530_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1531_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1531 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[16]~27 (
// Equation(s):
// \CPU_RISCV|regs|rd1[16]~27_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1531_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1533_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1531_combout ),
	.datad(\CPU_RISCV|regs|rf~1533_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[16]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[16]~27 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[16]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|Add2~32 (
// Equation(s):
// \CPU_RISCV|Add2~32_combout  = ((\CPU_RISCV|imm[17]~107_combout  $ (\CPU_RISCV|regs|rd1[16]~27_combout  $ (!\CPU_RISCV|Add2~31 )))) # (GND)
// \CPU_RISCV|Add2~33  = CARRY((\CPU_RISCV|imm[17]~107_combout  & ((\CPU_RISCV|regs|rd1[16]~27_combout ) # (!\CPU_RISCV|Add2~31 ))) # (!\CPU_RISCV|imm[17]~107_combout  & (\CPU_RISCV|regs|rd1[16]~27_combout  & !\CPU_RISCV|Add2~31 )))

	.dataa(\CPU_RISCV|imm[17]~107_combout ),
	.datab(\CPU_RISCV|regs|rd1[16]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~31 ),
	.combout(\CPU_RISCV|Add2~32_combout ),
	.cout(\CPU_RISCV|Add2~33 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~32 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~123 (
// Equation(s):
// \CPU_RISCV|Add0~123_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~32_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~32_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~32_combout ),
	.datad(\CPU_RISCV|Add2~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~123 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~124 (
// Equation(s):
// \CPU_RISCV|Add0~124_combout  = (\CPU_RISCV|Add0~123_combout  & ((\CPU_RISCV|Add0~46_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~46_combout ),
	.datad(\CPU_RISCV|Add0~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~124 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~125 (
// Equation(s):
// \CPU_RISCV|Add0~125_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~124_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~46_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~124_combout ))))

	.dataa(\CPU_RISCV|Add0~46_combout ),
	.datab(\CPU_RISCV|Add0~124_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~125 .lut_mask = 16'hCCAC;
defparam \CPU_RISCV|Add0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N11
dffeas \CPU_RISCV|pc[16] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[16] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~48 (
// Equation(s):
// \CPU_RISCV|Add0~48_combout  = (\CPU_RISCV|pc [17] & (!\CPU_RISCV|Add0~47 )) # (!\CPU_RISCV|pc [17] & ((\CPU_RISCV|Add0~47 ) # (GND)))
// \CPU_RISCV|Add0~49  = CARRY((!\CPU_RISCV|Add0~47 ) # (!\CPU_RISCV|pc [17]))

	.dataa(\CPU_RISCV|pc [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~47 ),
	.combout(\CPU_RISCV|Add0~48_combout ),
	.cout(\CPU_RISCV|Add0~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~48 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add3~34 (
// Equation(s):
// \CPU_RISCV|Add3~34_combout  = (\CPU_RISCV|imm[17]~107_combout  & ((\CPU_RISCV|pc [17] & (\CPU_RISCV|Add3~33  & VCC)) # (!\CPU_RISCV|pc [17] & (!\CPU_RISCV|Add3~33 )))) # (!\CPU_RISCV|imm[17]~107_combout  & ((\CPU_RISCV|pc [17] & (!\CPU_RISCV|Add3~33 )) # 
// (!\CPU_RISCV|pc [17] & ((\CPU_RISCV|Add3~33 ) # (GND)))))
// \CPU_RISCV|Add3~35  = CARRY((\CPU_RISCV|imm[17]~107_combout  & (!\CPU_RISCV|pc [17] & !\CPU_RISCV|Add3~33 )) # (!\CPU_RISCV|imm[17]~107_combout  & ((!\CPU_RISCV|Add3~33 ) # (!\CPU_RISCV|pc [17]))))

	.dataa(\CPU_RISCV|imm[17]~107_combout ),
	.datab(\CPU_RISCV|pc [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~33 ),
	.combout(\CPU_RISCV|Add3~34_combout ),
	.cout(\CPU_RISCV|Add3~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \CPU_RISCV|regs|rf~497 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~497 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \CPU_RISCV|regs|rf~465 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~465 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~433feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~433feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~433feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \CPU_RISCV|regs|rf~433 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~433 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N3
dffeas \CPU_RISCV|regs|rf~401 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~401 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1517 (
// Equation(s):
// \CPU_RISCV|regs|rf~1517_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~433_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~401_q )))))

	.dataa(\CPU_RISCV|regs|rf~433_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~401_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1517_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1517 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1518 (
// Equation(s):
// \CPU_RISCV|regs|rf~1518_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1517_combout  & (\CPU_RISCV|regs|rf~497_q )) # (!\CPU_RISCV|regs|rf~1517_combout  & ((\CPU_RISCV|regs|rf~465_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1517_combout ))))

	.dataa(\CPU_RISCV|regs|rf~497_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~465_q ),
	.datad(\CPU_RISCV|regs|rf~1517_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1518_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1518 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~305feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~305feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~305feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N1
dffeas \CPU_RISCV|regs|rf~305 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~305 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \CPU_RISCV|regs|rf~369 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~369 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \CPU_RISCV|regs|rf~337 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~337 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~273feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~273feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~273feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \CPU_RISCV|regs|rf~273 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~273 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1512 (
// Equation(s):
// \CPU_RISCV|regs|rf~1512_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~337_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~273_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~337_q ),
	.datad(\CPU_RISCV|regs|rf~273_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1512_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1512 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1513 (
// Equation(s):
// \CPU_RISCV|regs|rf~1513_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1512_combout  & ((\CPU_RISCV|regs|rf~369_q ))) # (!\CPU_RISCV|regs|rf~1512_combout  & (\CPU_RISCV|regs|rf~305_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1512_combout ))))

	.dataa(\CPU_RISCV|regs|rf~305_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~369_q ),
	.datad(\CPU_RISCV|regs|rf~1512_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1513_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1513 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~17feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~17feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~17feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~17feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~17feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N7
dffeas \CPU_RISCV|regs|rf~17 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~17feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~17 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \CPU_RISCV|regs|rf~81 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~81 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1514 (
// Equation(s):
// \CPU_RISCV|regs|rf~1514_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~81_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~17_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~17_q ),
	.datac(\CPU_RISCV|regs|rf~81_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1514_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1514 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N21
dffeas \CPU_RISCV|regs|rf~49 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~49 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \CPU_RISCV|regs|rf~113 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~113 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1515 (
// Equation(s):
// \CPU_RISCV|regs|rf~1515_combout  = (\CPU_RISCV|regs|rf~1514_combout  & (((\CPU_RISCV|regs|rf~113_q ) # (!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1514_combout  & (\CPU_RISCV|regs|rf~49_q  & ((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1514_combout ),
	.datab(\CPU_RISCV|regs|rf~49_q ),
	.datac(\CPU_RISCV|regs|rf~113_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1515_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1515 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1516 (
// Equation(s):
// \CPU_RISCV|regs|rf~1516_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1513_combout ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((!\CPU_RISCV|RS2[2]~38_combout  & \CPU_RISCV|regs|rf~1515_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1513_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1515_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1516_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1516 .lut_mask = 16'hCBC8;
defparam \CPU_RISCV|regs|rf~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \CPU_RISCV|regs|rf~209 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~209 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~177feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~177feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~177feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N1
dffeas \CPU_RISCV|regs|rf~177 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~177 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N3
dffeas \CPU_RISCV|regs|rf~145 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~145 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1510 (
// Equation(s):
// \CPU_RISCV|regs|rf~1510_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~177_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~145_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~177_q ),
	.datac(\CPU_RISCV|regs|rf~145_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1510_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1510 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1511 (
// Equation(s):
// \CPU_RISCV|regs|rf~1511_combout  = (\CPU_RISCV|regs|rf~1510_combout  & (((\CPU_RISCV|regs|rf~241_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1510_combout  & (\CPU_RISCV|regs|rf~209_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~209_q ),
	.datab(\CPU_RISCV|regs|rf~1510_combout ),
	.datac(\CPU_RISCV|regs|rf~241_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1511_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1511 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1519 (
// Equation(s):
// \CPU_RISCV|regs|rf~1519_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1516_combout  & (\CPU_RISCV|regs|rf~1518_combout )) # (!\CPU_RISCV|regs|rf~1516_combout  & ((\CPU_RISCV|regs|rf~1511_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1516_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1518_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1516_combout ),
	.datad(\CPU_RISCV|regs|rf~1511_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1519_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1519 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~945feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~945feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~945feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \CPU_RISCV|regs|rf~945 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~945 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N23
dffeas \CPU_RISCV|regs|rf~689 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~689 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N17
dffeas \CPU_RISCV|regs|rf~561 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~561 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~817feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~817feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~817feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N17
dffeas \CPU_RISCV|regs|rf~817 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~817 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1520 (
// Equation(s):
// \CPU_RISCV|regs|rf~1520_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~817_q ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~561_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~561_q ),
	.datad(\CPU_RISCV|regs|rf~817_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1520_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1520 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1521 (
// Equation(s):
// \CPU_RISCV|regs|rf~1521_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1520_combout  & (\CPU_RISCV|regs|rf~945_q )) # (!\CPU_RISCV|regs|rf~1520_combout  & ((\CPU_RISCV|regs|rf~689_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1520_combout ))))

	.dataa(\CPU_RISCV|regs|rf~945_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~689_q ),
	.datad(\CPU_RISCV|regs|rf~1520_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1521_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1521 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N11
dffeas \CPU_RISCV|regs|rf~1009 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1009 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N1
dffeas \CPU_RISCV|regs|rf~753 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~753 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~881feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~881feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~881feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N5
dffeas \CPU_RISCV|regs|rf~881 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~881 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N3
dffeas \CPU_RISCV|regs|rf~625 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~625 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1527 (
// Equation(s):
// \CPU_RISCV|regs|rf~1527_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~881_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~625_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~881_q ),
	.datac(\CPU_RISCV|regs|rf~625_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1527_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1527 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1528 (
// Equation(s):
// \CPU_RISCV|regs|rf~1528_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1527_combout  & (\CPU_RISCV|regs|rf~1009_q )) # (!\CPU_RISCV|regs|rf~1527_combout  & ((\CPU_RISCV|regs|rf~753_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1527_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1009_q ),
	.datac(\CPU_RISCV|regs|rf~753_q ),
	.datad(\CPU_RISCV|regs|rf~1527_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1528_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1528 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~785feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~785feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~785feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N29
dffeas \CPU_RISCV|regs|rf~785 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~785 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N7
dffeas \CPU_RISCV|regs|rf~913 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~913 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~657feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~657feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~170_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~657feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \CPU_RISCV|regs|rf~657 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~657 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \CPU_RISCV|regs|rf~529 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~529 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1524 (
// Equation(s):
// \CPU_RISCV|regs|rf~1524_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~657_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~529_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~657_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~529_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1524_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1524 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1525 (
// Equation(s):
// \CPU_RISCV|regs|rf~1525_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1524_combout  & ((\CPU_RISCV|regs|rf~913_q ))) # (!\CPU_RISCV|regs|rf~1524_combout  & (\CPU_RISCV|regs|rf~785_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1524_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~785_q ),
	.datac(\CPU_RISCV|regs|rf~913_q ),
	.datad(\CPU_RISCV|regs|rf~1524_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1525_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1525 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~849feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~849feeder_combout  = \CPU_RISCV|comb~170_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~170_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~849feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~849feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~849feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \CPU_RISCV|regs|rf~849 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~849 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N5
dffeas \CPU_RISCV|regs|rf~977 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~977 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N1
dffeas \CPU_RISCV|regs|rf~721 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~721 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N11
dffeas \CPU_RISCV|regs|rf~593 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~593 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1522 (
// Equation(s):
// \CPU_RISCV|regs|rf~1522_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~721_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~593_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~721_q ),
	.datac(\CPU_RISCV|regs|rf~593_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1522_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1522 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1523 (
// Equation(s):
// \CPU_RISCV|regs|rf~1523_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1522_combout  & ((\CPU_RISCV|regs|rf~977_q ))) # (!\CPU_RISCV|regs|rf~1522_combout  & (\CPU_RISCV|regs|rf~849_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1522_combout ))))

	.dataa(\CPU_RISCV|regs|rf~849_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~977_q ),
	.datad(\CPU_RISCV|regs|rf~1522_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1523_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1523 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1526 (
// Equation(s):
// \CPU_RISCV|regs|rf~1526_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1523_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1525_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1525_combout ),
	.datad(\CPU_RISCV|regs|rf~1523_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1526_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1526 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1529 (
// Equation(s):
// \CPU_RISCV|regs|rf~1529_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1526_combout  & ((\CPU_RISCV|regs|rf~1528_combout ))) # (!\CPU_RISCV|regs|rf~1526_combout  & (\CPU_RISCV|regs|rf~1521_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1526_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~1521_combout ),
	.datac(\CPU_RISCV|regs|rf~1528_combout ),
	.datad(\CPU_RISCV|regs|rf~1526_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1529_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1529 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[17]~24 (
// Equation(s):
// \CPU_RISCV|regs|rd2[17]~24_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1519_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1529_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1529_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1519_combout ),
	.datad(\CPU_RISCV|regs|rf~1529_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[17]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[17]~24 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[17]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|Add1~34 (
// Equation(s):
// \CPU_RISCV|Add1~34_combout  = (\CPU_RISCV|regs|rd2[17]~24_combout  & ((\CPU_RISCV|regs|rd1[17]~26_combout  & (\CPU_RISCV|Add1~33  & VCC)) # (!\CPU_RISCV|regs|rd1[17]~26_combout  & (!\CPU_RISCV|Add1~33 )))) # (!\CPU_RISCV|regs|rd2[17]~24_combout  & 
// ((\CPU_RISCV|regs|rd1[17]~26_combout  & (!\CPU_RISCV|Add1~33 )) # (!\CPU_RISCV|regs|rd1[17]~26_combout  & ((\CPU_RISCV|Add1~33 ) # (GND)))))
// \CPU_RISCV|Add1~35  = CARRY((\CPU_RISCV|regs|rd2[17]~24_combout  & (!\CPU_RISCV|regs|rd1[17]~26_combout  & !\CPU_RISCV|Add1~33 )) # (!\CPU_RISCV|regs|rd2[17]~24_combout  & ((!\CPU_RISCV|Add1~33 ) # (!\CPU_RISCV|regs|rd1[17]~26_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[17]~24_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~33 ),
	.combout(\CPU_RISCV|Add1~34_combout ),
	.cout(\CPU_RISCV|Add1~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1508 (
// Equation(s):
// \CPU_RISCV|regs|rf~1508_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~49_q ) # (\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~17_q  & ((!\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~17_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~49_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1508_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1508 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1509 (
// Equation(s):
// \CPU_RISCV|regs|rf~1509_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1508_combout  & (\CPU_RISCV|regs|rf~305_q )) # (!\CPU_RISCV|regs|rf~1508_combout  & ((\CPU_RISCV|regs|rf~273_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1508_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~305_q ),
	.datac(\CPU_RISCV|regs|rf~273_q ),
	.datad(\CPU_RISCV|regs|rf~1508_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1509_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1509 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1910 (
// Equation(s):
// \CPU_RISCV|regs|rf~1910_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1507_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1509_combout )))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1507_combout ),
	.datad(\CPU_RISCV|regs|rf~1509_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1910_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1910 .lut_mask = 16'hF5A0;
defparam \CPU_RISCV|regs|rf~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|Equal16~20 (
// Equation(s):
// \CPU_RISCV|Equal16~20_combout  = \CPU_RISCV|regs|rd2[17]~24_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1910_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1910_combout ),
	.datad(\CPU_RISCV|regs|rd2[17]~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~20 .lut_mask = 16'hAF50;
defparam \CPU_RISCV|Equal16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~34 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~34_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1555_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1910_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1910_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1555_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~34 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~36 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~36_combout  = (\CPU_RISCV|ShiftLeft0~34_combout ) # ((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~35_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~36 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~79 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~79_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~78_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~36_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~36_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~79 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|comb~165 (
// Equation(s):
// \CPU_RISCV|comb~165_combout  = (\CPU_RISCV|result~12_combout  & (\CPU_RISCV|ShiftLeft0~79_combout  & !\CPU_RISCV|imm[3]~111_combout ))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~79_combout ),
	.datad(\CPU_RISCV|imm[3]~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~165 .lut_mask = 16'h00A0;
defparam \CPU_RISCV|comb~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|comb~127 (
// Equation(s):
// \CPU_RISCV|comb~127_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & (\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|result~12_combout  & !\CPU_RISCV|imm[2]~112_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|result~12_combout ),
	.datad(\CPU_RISCV|imm[2]~112_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~127 .lut_mask = 16'h0040;
defparam \CPU_RISCV|comb~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|comb~128 (
// Equation(s):
// \CPU_RISCV|comb~128_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & (\CPU_RISCV|result~12_combout  & (\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|imm[2]~112_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|imm[3]~111_combout ),
	.datad(\CPU_RISCV|imm[2]~112_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~128 .lut_mask = 16'h4000;
defparam \CPU_RISCV|comb~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|comb~166 (
// Equation(s):
// \CPU_RISCV|comb~166_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~86_combout ) # ((\CPU_RISCV|ShiftLeft0~83_combout  & \CPU_RISCV|comb~128_combout )))) # (!\CPU_RISCV|comb~127_combout  & (\CPU_RISCV|ShiftLeft0~83_combout  & 
// ((\CPU_RISCV|comb~128_combout ))))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~83_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~86_combout ),
	.datad(\CPU_RISCV|comb~128_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~166 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|comb~167 (
// Equation(s):
// \CPU_RISCV|comb~167_combout  = (\CPU_RISCV|comb~165_combout ) # ((\CPU_RISCV|comb~166_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~34_combout )))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|comb~165_combout ),
	.datac(\CPU_RISCV|comb~166_combout ),
	.datad(\CPU_RISCV|Add3~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~167 .lut_mask = 16'hFDFC;
defparam \CPU_RISCV|comb~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|comb~168 (
// Equation(s):
// \CPU_RISCV|comb~168_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~34_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~167_combout )))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|comb~167_combout ),
	.datad(\CPU_RISCV|Add2~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~168 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|comb~169 (
// Equation(s):
// \CPU_RISCV|comb~169_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~168_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~168_combout  & (\CPU_RISCV|imm[17]~107_combout )) # (!\CPU_RISCV|comb~168_combout  & 
// ((\CPU_RISCV|Equal16~20_combout )))))

	.dataa(\CPU_RISCV|imm[17]~107_combout ),
	.datab(\CPU_RISCV|Equal16~20_combout ),
	.datac(\CPU_RISCV|comb~68_combout ),
	.datad(\CPU_RISCV|comb~168_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~169 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|comb~170 (
// Equation(s):
// \CPU_RISCV|comb~170_combout  = (\CPU_RISCV|Add1~34_combout  & ((\CPU_RISCV|comb~269_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~169_combout )))) # (!\CPU_RISCV|Add1~34_combout  & (\CPU_RISCV|comb~268_combout  & 
// ((\CPU_RISCV|comb~169_combout ))))

	.dataa(\CPU_RISCV|Add1~34_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~269_combout ),
	.datad(\CPU_RISCV|comb~169_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~170 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N21
dffeas \CPU_RISCV|regs|rf~241 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~170_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~241 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1506 (
// Equation(s):
// \CPU_RISCV|regs|rf~1506_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~465_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~209_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~465_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~209_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1506_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1506 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1507 (
// Equation(s):
// \CPU_RISCV|regs|rf~1507_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1506_combout  & ((\CPU_RISCV|regs|rf~497_q ))) # (!\CPU_RISCV|regs|rf~1506_combout  & (\CPU_RISCV|regs|rf~241_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1506_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~241_q ),
	.datac(\CPU_RISCV|regs|rf~497_q ),
	.datad(\CPU_RISCV|regs|rf~1506_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1507_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1507 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[17]~26 (
// Equation(s):
// \CPU_RISCV|regs|rd1[17]~26_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1507_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1509_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1507_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1509_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[17]~26 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd1[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|Add2~34 (
// Equation(s):
// \CPU_RISCV|Add2~34_combout  = (\CPU_RISCV|imm[17]~107_combout  & ((\CPU_RISCV|regs|rd1[17]~26_combout  & (\CPU_RISCV|Add2~33  & VCC)) # (!\CPU_RISCV|regs|rd1[17]~26_combout  & (!\CPU_RISCV|Add2~33 )))) # (!\CPU_RISCV|imm[17]~107_combout  & 
// ((\CPU_RISCV|regs|rd1[17]~26_combout  & (!\CPU_RISCV|Add2~33 )) # (!\CPU_RISCV|regs|rd1[17]~26_combout  & ((\CPU_RISCV|Add2~33 ) # (GND)))))
// \CPU_RISCV|Add2~35  = CARRY((\CPU_RISCV|imm[17]~107_combout  & (!\CPU_RISCV|regs|rd1[17]~26_combout  & !\CPU_RISCV|Add2~33 )) # (!\CPU_RISCV|imm[17]~107_combout  & ((!\CPU_RISCV|Add2~33 ) # (!\CPU_RISCV|regs|rd1[17]~26_combout ))))

	.dataa(\CPU_RISCV|imm[17]~107_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~33 ),
	.combout(\CPU_RISCV|Add2~34_combout ),
	.cout(\CPU_RISCV|Add2~35 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~34 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~120 (
// Equation(s):
// \CPU_RISCV|Add0~120_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~34_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~34_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add3~34_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~34_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~120 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~121 (
// Equation(s):
// \CPU_RISCV|Add0~121_combout  = (\CPU_RISCV|Add0~120_combout  & ((\CPU_RISCV|Add0~48_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add0~120_combout ),
	.datac(\CPU_RISCV|Add0~48_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~121 .lut_mask = 16'hC4C4;
defparam \CPU_RISCV|Add0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~122 (
// Equation(s):
// \CPU_RISCV|Add0~122_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~121_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~48_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~121_combout )))))

	.dataa(\CPU_RISCV|Add0~48_combout ),
	.datab(\CPU_RISCV|Add0~121_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~122 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|Add0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N31
dffeas \CPU_RISCV|pc[17] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[17] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~50 (
// Equation(s):
// \CPU_RISCV|Add0~50_combout  = (\CPU_RISCV|pc [18] & (\CPU_RISCV|Add0~49  $ (GND))) # (!\CPU_RISCV|pc [18] & (!\CPU_RISCV|Add0~49  & VCC))
// \CPU_RISCV|Add0~51  = CARRY((\CPU_RISCV|pc [18] & !\CPU_RISCV|Add0~49 ))

	.dataa(\CPU_RISCV|pc [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~49 ),
	.combout(\CPU_RISCV|Add0~50_combout ),
	.cout(\CPU_RISCV|Add0~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~50 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|imm[18]~106 (
// Equation(s):
// \CPU_RISCV|imm[18]~106_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~22_combout  & (\imem|RAM~12_combout  & \CPU_RISCV|imm[12]~105_combout )))

	.dataa(\imem|RAM~22_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(\imem|RAM~12_combout ),
	.datad(\CPU_RISCV|imm[12]~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[18]~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[18]~106 .lut_mask = 16'hECCC;
defparam \CPU_RISCV|imm[18]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add3~36 (
// Equation(s):
// \CPU_RISCV|Add3~36_combout  = ((\CPU_RISCV|pc [18] $ (\CPU_RISCV|imm[18]~106_combout  $ (!\CPU_RISCV|Add3~35 )))) # (GND)
// \CPU_RISCV|Add3~37  = CARRY((\CPU_RISCV|pc [18] & ((\CPU_RISCV|imm[18]~106_combout ) # (!\CPU_RISCV|Add3~35 ))) # (!\CPU_RISCV|pc [18] & (\CPU_RISCV|imm[18]~106_combout  & !\CPU_RISCV|Add3~35 )))

	.dataa(\CPU_RISCV|pc [18]),
	.datab(\CPU_RISCV|imm[18]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~35 ),
	.combout(\CPU_RISCV|Add3~36_combout ),
	.cout(\CPU_RISCV|Add3~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y35_N31
dffeas \CPU_RISCV|regs|rf~850 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~850 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N23
dffeas \CPU_RISCV|regs|rf~594 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~594 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1498 (
// Equation(s):
// \CPU_RISCV|regs|rf~1498_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~850_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~594_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~850_q ),
	.datac(\CPU_RISCV|regs|rf~594_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1498_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1498 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~978feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~978feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~978feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \CPU_RISCV|regs|rf~978 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~978 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N25
dffeas \CPU_RISCV|regs|rf~722 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~722 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1499 (
// Equation(s):
// \CPU_RISCV|regs|rf~1499_combout  = (\CPU_RISCV|regs|rf~1498_combout  & ((\CPU_RISCV|regs|rf~978_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1498_combout  & (((\CPU_RISCV|regs|rf~722_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1498_combout ),
	.datab(\CPU_RISCV|regs|rf~978_q ),
	.datac(\CPU_RISCV|regs|rf~722_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1499_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1499 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N31
dffeas \CPU_RISCV|regs|rf~1010 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1010 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y34_N1
dffeas \CPU_RISCV|regs|rf~882 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~882 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~754feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~754feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~164_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~754feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N21
dffeas \CPU_RISCV|regs|rf~754 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~754 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N31
dffeas \CPU_RISCV|regs|rf~626 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~626 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1503 (
// Equation(s):
// \CPU_RISCV|regs|rf~1503_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~754_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~626_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~754_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~626_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1503_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1503 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1504 (
// Equation(s):
// \CPU_RISCV|regs|rf~1504_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1503_combout  & (\CPU_RISCV|regs|rf~1010_q )) # (!\CPU_RISCV|regs|rf~1503_combout  & ((\CPU_RISCV|regs|rf~882_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1503_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1010_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~882_q ),
	.datad(\CPU_RISCV|regs|rf~1503_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1504_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1504 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~786feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~786feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~786feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N31
dffeas \CPU_RISCV|regs|rf~786 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~786 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N9
dffeas \CPU_RISCV|regs|rf~530 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~530 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1502 (
// Equation(s):
// \CPU_RISCV|regs|rf~1502_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~786_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~530_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~786_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~530_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1502_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1502 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~818feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~818feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~818feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N31
dffeas \CPU_RISCV|regs|rf~818 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~818 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~946feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~946feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~946feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~946feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~946feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N11
dffeas \CPU_RISCV|regs|rf~946 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~946 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~690feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~690feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~164_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~690feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~690feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~690feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N1
dffeas \CPU_RISCV|regs|rf~690 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~690 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N23
dffeas \CPU_RISCV|regs|rf~562 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~562 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1500 (
// Equation(s):
// \CPU_RISCV|regs|rf~1500_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~690_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~562_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~690_q ),
	.datac(\CPU_RISCV|regs|rf~562_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1500_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1500 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1501 (
// Equation(s):
// \CPU_RISCV|regs|rf~1501_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1500_combout  & ((\CPU_RISCV|regs|rf~946_q ))) # (!\CPU_RISCV|regs|rf~1500_combout  & (\CPU_RISCV|regs|rf~818_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1500_combout ))))

	.dataa(\CPU_RISCV|regs|rf~818_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~946_q ),
	.datad(\CPU_RISCV|regs|rf~1500_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1501_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1501 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1996 (
// Equation(s):
// \CPU_RISCV|regs|rf~1996_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1501_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1502_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1502_combout ),
	.datad(\CPU_RISCV|regs|rf~1501_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1996_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1996 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1505 (
// Equation(s):
// \CPU_RISCV|regs|rf~1505_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1996_combout  & ((\CPU_RISCV|regs|rf~1504_combout ))) # (!\CPU_RISCV|regs|rf~1996_combout  & (\CPU_RISCV|regs|rf~1499_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1996_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1499_combout ),
	.datac(\CPU_RISCV|regs|rf~1504_combout ),
	.datad(\CPU_RISCV|regs|rf~1996_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1505_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1505 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N19
dffeas \CPU_RISCV|regs|rf~498 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~498 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N31
dffeas \CPU_RISCV|regs|rf~434 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~434 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~466feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~466feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~466feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \CPU_RISCV|regs|rf~466 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~466 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N21
dffeas \CPU_RISCV|regs|rf~402 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~402 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1495 (
// Equation(s):
// \CPU_RISCV|regs|rf~1495_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~466_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~402_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~466_q ),
	.datac(\CPU_RISCV|regs|rf~402_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1495_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1495 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1496 (
// Equation(s):
// \CPU_RISCV|regs|rf~1496_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1495_combout  & (\CPU_RISCV|regs|rf~498_q )) # (!\CPU_RISCV|regs|rf~1495_combout  & ((\CPU_RISCV|regs|rf~434_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1495_combout ))))

	.dataa(\CPU_RISCV|regs|rf~498_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~434_q ),
	.datad(\CPU_RISCV|regs|rf~1495_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1496_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1496 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~370feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~370feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~164_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~370feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \CPU_RISCV|regs|rf~370 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~370 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \CPU_RISCV|regs|rf~338 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~338 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N29
dffeas \CPU_RISCV|regs|rf~306 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~306 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N15
dffeas \CPU_RISCV|regs|rf~274 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~274 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1490 (
// Equation(s):
// \CPU_RISCV|regs|rf~1490_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~306_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~274_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~306_q ),
	.datac(\CPU_RISCV|regs|rf~274_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1490_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1490 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1491 (
// Equation(s):
// \CPU_RISCV|regs|rf~1491_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1490_combout  & (\CPU_RISCV|regs|rf~370_q )) # (!\CPU_RISCV|regs|rf~1490_combout  & ((\CPU_RISCV|regs|rf~338_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1490_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~370_q ),
	.datac(\CPU_RISCV|regs|rf~338_q ),
	.datad(\CPU_RISCV|regs|rf~1490_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1491_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1491 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N25
dffeas \CPU_RISCV|regs|rf~210 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~210 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N23
dffeas \CPU_RISCV|regs|rf~146 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~146 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1492 (
// Equation(s):
// \CPU_RISCV|regs|rf~1492_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~210_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~146_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~210_q ),
	.datac(\CPU_RISCV|regs|rf~146_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1492_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1492 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~178feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~178feeder_combout  = \CPU_RISCV|comb~164_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~164_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~178feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N7
dffeas \CPU_RISCV|regs|rf~178 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~178 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N29
dffeas \CPU_RISCV|regs|rf~242 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~242 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1493 (
// Equation(s):
// \CPU_RISCV|regs|rf~1493_combout  = (\CPU_RISCV|regs|rf~1492_combout  & (((\CPU_RISCV|regs|rf~242_q ) # (!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1492_combout  & (\CPU_RISCV|regs|rf~178_q  & ((\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1492_combout ),
	.datab(\CPU_RISCV|regs|rf~178_q ),
	.datac(\CPU_RISCV|regs|rf~242_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1493_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1493 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N15
dffeas \CPU_RISCV|regs|rf~18 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~18 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1494 (
// Equation(s):
// \CPU_RISCV|regs|rf~1494_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~50_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~18_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~18_q ),
	.datac(\CPU_RISCV|regs|rf~50_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1494_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1494 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1997 (
// Equation(s):
// \CPU_RISCV|regs|rf~1997_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1493_combout ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((!\CPU_RISCV|RS2[3]~37_combout  & \CPU_RISCV|regs|rf~1494_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1493_combout ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|regs|rf~1494_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1997_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1997 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|regs|rf~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1497 (
// Equation(s):
// \CPU_RISCV|regs|rf~1497_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1997_combout  & (\CPU_RISCV|regs|rf~1496_combout )) # (!\CPU_RISCV|regs|rf~1997_combout  & ((\CPU_RISCV|regs|rf~1491_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1997_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1496_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1491_combout ),
	.datad(\CPU_RISCV|regs|rf~1997_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1497_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1497 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[18]~23 (
// Equation(s):
// \CPU_RISCV|regs|rd2[18]~23_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1497_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1505_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & (\CPU_RISCV|regs|rf~1505_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1505_combout ),
	.datad(\CPU_RISCV|regs|rf~1497_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[18]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[18]~23 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[18]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|Add1~36 (
// Equation(s):
// \CPU_RISCV|Add1~36_combout  = ((\CPU_RISCV|regs|rd2[18]~23_combout  $ (\CPU_RISCV|regs|rd1[18]~25_combout  $ (!\CPU_RISCV|Add1~35 )))) # (GND)
// \CPU_RISCV|Add1~37  = CARRY((\CPU_RISCV|regs|rd2[18]~23_combout  & ((\CPU_RISCV|regs|rd1[18]~25_combout ) # (!\CPU_RISCV|Add1~35 ))) # (!\CPU_RISCV|regs|rd2[18]~23_combout  & (\CPU_RISCV|regs|rd1[18]~25_combout  & !\CPU_RISCV|Add1~35 )))

	.dataa(\CPU_RISCV|regs|rd2[18]~23_combout ),
	.datab(\CPU_RISCV|regs|rd1[18]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~35 ),
	.combout(\CPU_RISCV|Add1~36_combout ),
	.cout(\CPU_RISCV|Add1~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1486 (
// Equation(s):
// \CPU_RISCV|regs|rf~1486_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~466_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~210_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~466_q ),
	.datac(\CPU_RISCV|regs|rf~210_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1486_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1486 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1487 (
// Equation(s):
// \CPU_RISCV|regs|rf~1487_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1486_combout  & ((\CPU_RISCV|regs|rf~498_q ))) # (!\CPU_RISCV|regs|rf~1486_combout  & (\CPU_RISCV|regs|rf~242_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1486_combout ))))

	.dataa(\CPU_RISCV|regs|rf~242_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~498_q ),
	.datad(\CPU_RISCV|regs|rf~1486_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1487_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1487 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1911 (
// Equation(s):
// \CPU_RISCV|regs|rf~1911_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1487_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1489_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1487_combout ),
	.datad(\CPU_RISCV|regs|rf~1489_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1911_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1911 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~21 (
// Equation(s):
// \CPU_RISCV|Equal16~21_combout  = \CPU_RISCV|regs|rd2[18]~23_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1911_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[18]~23_combout ),
	.datad(\CPU_RISCV|regs|rf~1911_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~21 .lut_mask = 16'hA5F0;
defparam \CPU_RISCV|Equal16~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~21 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~21_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1909_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1911_combout )))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1909_combout ),
	.datad(\CPU_RISCV|regs|rf~1911_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~21 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~22 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~22_combout  = (!\CPU_RISCV|imm[1]~113_combout  & (\imem|RAM~12_combout  & (\CPU_RISCV|imm[0]~95_combout  & \CPU_RISCV|regs|rf~1910_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|imm[0]~95_combout ),
	.datad(\CPU_RISCV|regs|rf~1910_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~22 .lut_mask = 16'h4000;
defparam \CPU_RISCV|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~23 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~23_combout  = (\CPU_RISCV|ShiftLeft0~21_combout ) # ((\CPU_RISCV|ShiftLeft0~22_combout ) # ((\CPU_RISCV|ShiftLeft0~104_combout  & \CPU_RISCV|regs|rf~1555_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~104_combout ),
	.datab(\CPU_RISCV|regs|rf~1555_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~21_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~23 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~67 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~67_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~66_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~23_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~23_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~67 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|comb~159 (
// Equation(s):
// \CPU_RISCV|comb~159_combout  = (!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|result~12_combout  & \CPU_RISCV|ShiftLeft0~67_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|result~12_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~159 .lut_mask = 16'h3000;
defparam \CPU_RISCV|comb~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|comb~160 (
// Equation(s):
// \CPU_RISCV|comb~160_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~72_combout ) # ((\CPU_RISCV|comb~128_combout  & \CPU_RISCV|ShiftLeft0~70_combout )))) # (!\CPU_RISCV|comb~127_combout  & (\CPU_RISCV|comb~128_combout  & 
// (\CPU_RISCV|ShiftLeft0~70_combout )))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|comb~128_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~70_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~160 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|comb~161 (
// Equation(s):
// \CPU_RISCV|comb~161_combout  = (\CPU_RISCV|comb~159_combout ) # ((\CPU_RISCV|comb~160_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~36_combout )))

	.dataa(\CPU_RISCV|comb~159_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|Add3~36_combout ),
	.datad(\CPU_RISCV|comb~160_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~161 .lut_mask = 16'hFFBA;
defparam \CPU_RISCV|comb~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|comb~162 (
// Equation(s):
// \CPU_RISCV|comb~162_combout  = (\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~75_combout )) # (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~75_combout  & (\CPU_RISCV|Add2~36_combout )) # (!\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~161_combout 
// )))))

	.dataa(\CPU_RISCV|comb~74_combout ),
	.datab(\CPU_RISCV|comb~75_combout ),
	.datac(\CPU_RISCV|Add2~36_combout ),
	.datad(\CPU_RISCV|comb~161_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~162 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|comb~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|comb~163 (
// Equation(s):
// \CPU_RISCV|comb~163_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~162_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~162_combout  & (\CPU_RISCV|imm[18]~106_combout )) # (!\CPU_RISCV|comb~162_combout  & 
// ((\CPU_RISCV|Equal16~21_combout )))))

	.dataa(\CPU_RISCV|comb~68_combout ),
	.datab(\CPU_RISCV|imm[18]~106_combout ),
	.datac(\CPU_RISCV|Equal16~21_combout ),
	.datad(\CPU_RISCV|comb~162_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~163 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|comb~164 (
// Equation(s):
// \CPU_RISCV|comb~164_combout  = (\CPU_RISCV|Add1~36_combout  & ((\CPU_RISCV|comb~269_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~163_combout )))) # (!\CPU_RISCV|Add1~36_combout  & (\CPU_RISCV|comb~268_combout  & 
// ((\CPU_RISCV|comb~163_combout ))))

	.dataa(\CPU_RISCV|Add1~36_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~269_combout ),
	.datad(\CPU_RISCV|comb~163_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~164 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N13
dffeas \CPU_RISCV|regs|rf~50 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~50 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1488 (
// Equation(s):
// \CPU_RISCV|regs|rf~1488_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~50_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~18_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~50_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~18_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1488_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1488 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1489 (
// Equation(s):
// \CPU_RISCV|regs|rf~1489_combout  = (\CPU_RISCV|regs|rf~1488_combout  & (((\CPU_RISCV|regs|rf~306_q ) # (!\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|regs|rf~1488_combout  & (\CPU_RISCV|regs|rf~274_q  & ((\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1488_combout ),
	.datab(\CPU_RISCV|regs|rf~274_q ),
	.datac(\CPU_RISCV|regs|rf~306_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1489_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1489 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[18]~25 (
// Equation(s):
// \CPU_RISCV|regs|rd1[18]~25_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1487_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1489_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1489_combout ),
	.datac(\CPU_RISCV|regs|rf~1487_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[18]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[18]~25 .lut_mask = 16'h5044;
defparam \CPU_RISCV|regs|rd1[18]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|Add2~36 (
// Equation(s):
// \CPU_RISCV|Add2~36_combout  = ((\CPU_RISCV|regs|rd1[18]~25_combout  $ (\CPU_RISCV|imm[18]~106_combout  $ (!\CPU_RISCV|Add2~35 )))) # (GND)
// \CPU_RISCV|Add2~37  = CARRY((\CPU_RISCV|regs|rd1[18]~25_combout  & ((\CPU_RISCV|imm[18]~106_combout ) # (!\CPU_RISCV|Add2~35 ))) # (!\CPU_RISCV|regs|rd1[18]~25_combout  & (\CPU_RISCV|imm[18]~106_combout  & !\CPU_RISCV|Add2~35 )))

	.dataa(\CPU_RISCV|regs|rd1[18]~25_combout ),
	.datab(\CPU_RISCV|imm[18]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~35 ),
	.combout(\CPU_RISCV|Add2~36_combout ),
	.cout(\CPU_RISCV|Add2~37 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~36 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~117 (
// Equation(s):
// \CPU_RISCV|Add0~117_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~36_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~36_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|Add3~36_combout ),
	.datac(\CPU_RISCV|Add2~36_combout ),
	.datad(\CPU_RISCV|pc[13]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~117 .lut_mask = 16'hFFE4;
defparam \CPU_RISCV|Add0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~118 (
// Equation(s):
// \CPU_RISCV|Add0~118_combout  = (\CPU_RISCV|Add0~117_combout  & ((\CPU_RISCV|Add0~50_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~50_combout ),
	.datad(\CPU_RISCV|Add0~117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~118 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~119 (
// Equation(s):
// \CPU_RISCV|Add0~119_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~118_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~50_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~118_combout ))

	.dataa(\CPU_RISCV|Add0~118_combout ),
	.datab(\CPU_RISCV|Add0~50_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~119 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N21
dffeas \CPU_RISCV|pc[18] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[18] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~52 (
// Equation(s):
// \CPU_RISCV|Add0~52_combout  = (\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add0~51 )) # (!\CPU_RISCV|pc [19] & ((\CPU_RISCV|Add0~51 ) # (GND)))
// \CPU_RISCV|Add0~53  = CARRY((!\CPU_RISCV|Add0~51 ) # (!\CPU_RISCV|pc [19]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~51 ),
	.combout(\CPU_RISCV|Add0~52_combout ),
	.cout(\CPU_RISCV|Add0~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~52 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add3~38 (
// Equation(s):
// \CPU_RISCV|Add3~38_combout  = (\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|pc [19] & (\CPU_RISCV|Add3~37  & VCC)) # (!\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add3~37 )))) # (!\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|pc [19] & (!\CPU_RISCV|Add3~37 )) # 
// (!\CPU_RISCV|pc [19] & ((\CPU_RISCV|Add3~37 ) # (GND)))))
// \CPU_RISCV|Add3~39  = CARRY((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|pc [19] & !\CPU_RISCV|Add3~37 )) # (!\CPU_RISCV|imm[9]~98_combout  & ((!\CPU_RISCV|Add3~37 ) # (!\CPU_RISCV|pc [19]))))

	.dataa(\CPU_RISCV|imm[9]~98_combout ),
	.datab(\CPU_RISCV|pc [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~37 ),
	.combout(\CPU_RISCV|Add3~38_combout ),
	.cout(\CPU_RISCV|Add3~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y34_N27
dffeas \CPU_RISCV|regs|rf~499 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~499 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \CPU_RISCV|regs|rf~467 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~467 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~435feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~435feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~435feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N11
dffeas \CPU_RISCV|regs|rf~435 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~435 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N29
dffeas \CPU_RISCV|regs|rf~403 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~403 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1473 (
// Equation(s):
// \CPU_RISCV|regs|rf~1473_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~435_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~403_q )))))

	.dataa(\CPU_RISCV|regs|rf~435_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~403_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1473_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1473 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1474 (
// Equation(s):
// \CPU_RISCV|regs|rf~1474_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1473_combout  & (\CPU_RISCV|regs|rf~499_q )) # (!\CPU_RISCV|regs|rf~1473_combout  & ((\CPU_RISCV|regs|rf~467_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1473_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~499_q ),
	.datac(\CPU_RISCV|regs|rf~467_q ),
	.datad(\CPU_RISCV|regs|rf~1473_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1474_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1474 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N21
dffeas \CPU_RISCV|regs|rf~211 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~211 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N17
dffeas \CPU_RISCV|regs|rf~243 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~243 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~179feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~179feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~179feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \CPU_RISCV|regs|rf~179 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~179 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N11
dffeas \CPU_RISCV|regs|rf~147 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~147 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1466 (
// Equation(s):
// \CPU_RISCV|regs|rf~1466_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~179_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~147_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~179_q ),
	.datac(\CPU_RISCV|regs|rf~147_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1466_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1466 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1467 (
// Equation(s):
// \CPU_RISCV|regs|rf~1467_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1466_combout  & ((\CPU_RISCV|regs|rf~243_q ))) # (!\CPU_RISCV|regs|rf~1466_combout  & (\CPU_RISCV|regs|rf~211_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1466_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~211_q ),
	.datac(\CPU_RISCV|regs|rf~243_q ),
	.datad(\CPU_RISCV|regs|rf~1466_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1467_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1467 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N17
dffeas \CPU_RISCV|regs|rf~51 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~51 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N3
dffeas \CPU_RISCV|regs|rf~115 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~115 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~19feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~19feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~19feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~19feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~19feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N23
dffeas \CPU_RISCV|regs|rf~19 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~19feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~19 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \CPU_RISCV|regs|rf~83 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~83 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1470 (
// Equation(s):
// \CPU_RISCV|regs|rf~1470_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~83_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~19_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~19_q ),
	.datac(\CPU_RISCV|regs|rf~83_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1470_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1470 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1471 (
// Equation(s):
// \CPU_RISCV|regs|rf~1471_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1470_combout  & ((\CPU_RISCV|regs|rf~115_q ))) # (!\CPU_RISCV|regs|rf~1470_combout  & (\CPU_RISCV|regs|rf~51_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1470_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~51_q ),
	.datac(\CPU_RISCV|regs|rf~115_q ),
	.datad(\CPU_RISCV|regs|rf~1470_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1471_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1471 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N23
dffeas \CPU_RISCV|regs|rf~307 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~307 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \CPU_RISCV|regs|rf~371 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~371 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \CPU_RISCV|regs|rf~339 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~339 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1468 (
// Equation(s):
// \CPU_RISCV|regs|rf~1468_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~339_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~275_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~339_q ),
	.datad(\CPU_RISCV|regs|rf~275_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1468_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1468 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1469 (
// Equation(s):
// \CPU_RISCV|regs|rf~1469_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1468_combout  & ((\CPU_RISCV|regs|rf~371_q ))) # (!\CPU_RISCV|regs|rf~1468_combout  & (\CPU_RISCV|regs|rf~307_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1468_combout ))))

	.dataa(\CPU_RISCV|regs|rf~307_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~371_q ),
	.datad(\CPU_RISCV|regs|rf~1468_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1469_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1469 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1472 (
// Equation(s):
// \CPU_RISCV|regs|rf~1472_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1469_combout ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1471_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1471_combout ),
	.datad(\CPU_RISCV|regs|rf~1469_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1472_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1472 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1475 (
// Equation(s):
// \CPU_RISCV|regs|rf~1475_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1472_combout  & (\CPU_RISCV|regs|rf~1474_combout )) # (!\CPU_RISCV|regs|rf~1472_combout  & ((\CPU_RISCV|regs|rf~1467_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1472_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1474_combout ),
	.datac(\CPU_RISCV|regs|rf~1467_combout ),
	.datad(\CPU_RISCV|regs|rf~1472_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1475_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1475 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~947feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~947feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~947feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N23
dffeas \CPU_RISCV|regs|rf~947 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~947 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N1
dffeas \CPU_RISCV|regs|rf~691 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~691 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~819feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~819feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~819feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~819feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~819feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N13
dffeas \CPU_RISCV|regs|rf~819 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~819 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N3
dffeas \CPU_RISCV|regs|rf~563 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~563 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1476 (
// Equation(s):
// \CPU_RISCV|regs|rf~1476_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~819_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~563_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~819_q ),
	.datac(\CPU_RISCV|regs|rf~563_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1476_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1476 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1477 (
// Equation(s):
// \CPU_RISCV|regs|rf~1477_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1476_combout  & (\CPU_RISCV|regs|rf~947_q )) # (!\CPU_RISCV|regs|rf~1476_combout  & ((\CPU_RISCV|regs|rf~691_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1476_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~947_q ),
	.datac(\CPU_RISCV|regs|rf~691_q ),
	.datad(\CPU_RISCV|regs|rf~1476_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1477_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1477 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N3
dffeas \CPU_RISCV|regs|rf~1011 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1011 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \CPU_RISCV|regs|rf~755 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~755 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~883feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~883feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~883feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~883feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~883feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N19
dffeas \CPU_RISCV|regs|rf~883 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~883 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \CPU_RISCV|regs|rf~627 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~627 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1483 (
// Equation(s):
// \CPU_RISCV|regs|rf~1483_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~883_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~627_q )))))

	.dataa(\CPU_RISCV|regs|rf~883_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~627_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1483_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1483 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1484 (
// Equation(s):
// \CPU_RISCV|regs|rf~1484_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1483_combout  & (\CPU_RISCV|regs|rf~1011_q )) # (!\CPU_RISCV|regs|rf~1483_combout  & ((\CPU_RISCV|regs|rf~755_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1483_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1011_q ),
	.datac(\CPU_RISCV|regs|rf~755_q ),
	.datad(\CPU_RISCV|regs|rf~1483_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1484_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1484 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~787feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~787feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~787feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~787feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~787feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N21
dffeas \CPU_RISCV|regs|rf~787 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~787 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N3
dffeas \CPU_RISCV|regs|rf~915 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~915 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~915 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N19
dffeas \CPU_RISCV|regs|rf~531 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~531 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~659feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~659feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~158_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~659feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N13
dffeas \CPU_RISCV|regs|rf~659 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~659 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1480 (
// Equation(s):
// \CPU_RISCV|regs|rf~1480_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~659_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~531_q )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~531_q ),
	.datad(\CPU_RISCV|regs|rf~659_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1480_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1480 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1481 (
// Equation(s):
// \CPU_RISCV|regs|rf~1481_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1480_combout  & ((\CPU_RISCV|regs|rf~915_q ))) # (!\CPU_RISCV|regs|rf~1480_combout  & (\CPU_RISCV|regs|rf~787_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1480_combout ))))

	.dataa(\CPU_RISCV|regs|rf~787_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~915_q ),
	.datad(\CPU_RISCV|regs|rf~1480_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1481_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1481 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~851feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~851feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~851feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N21
dffeas \CPU_RISCV|regs|rf~851 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~851 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N21
dffeas \CPU_RISCV|regs|rf~979 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~979 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~723feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~723feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~723feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N9
dffeas \CPU_RISCV|regs|rf~723 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~723 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N27
dffeas \CPU_RISCV|regs|rf~595 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~595 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1478 (
// Equation(s):
// \CPU_RISCV|regs|rf~1478_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~723_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~595_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~723_q ),
	.datac(\CPU_RISCV|regs|rf~595_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1478_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1478 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1479 (
// Equation(s):
// \CPU_RISCV|regs|rf~1479_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1478_combout  & ((\CPU_RISCV|regs|rf~979_q ))) # (!\CPU_RISCV|regs|rf~1478_combout  & (\CPU_RISCV|regs|rf~851_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1478_combout ))))

	.dataa(\CPU_RISCV|regs|rf~851_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~979_q ),
	.datad(\CPU_RISCV|regs|rf~1478_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1479_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1479 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1482 (
// Equation(s):
// \CPU_RISCV|regs|rf~1482_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1479_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1481_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1481_combout ),
	.datad(\CPU_RISCV|regs|rf~1479_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1482_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1482 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1485 (
// Equation(s):
// \CPU_RISCV|regs|rf~1485_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1482_combout  & ((\CPU_RISCV|regs|rf~1484_combout ))) # (!\CPU_RISCV|regs|rf~1482_combout  & (\CPU_RISCV|regs|rf~1477_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1482_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1477_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1484_combout ),
	.datad(\CPU_RISCV|regs|rf~1482_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1485_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1485 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[19]~22 (
// Equation(s):
// \CPU_RISCV|regs|rd2[19]~22_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1475_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1485_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1485_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1475_combout ),
	.datad(\CPU_RISCV|regs|rf~1485_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[19]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[19]~22 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[19]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1462 (
// Equation(s):
// \CPU_RISCV|regs|rf~1462_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~467_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~211_q )))))

	.dataa(\CPU_RISCV|regs|rf~467_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~211_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1462_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1462 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1463 (
// Equation(s):
// \CPU_RISCV|regs|rf~1463_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1462_combout  & ((\CPU_RISCV|regs|rf~499_q ))) # (!\CPU_RISCV|regs|rf~1462_combout  & (\CPU_RISCV|regs|rf~243_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1462_combout ))))

	.dataa(\CPU_RISCV|regs|rf~243_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~499_q ),
	.datad(\CPU_RISCV|regs|rf~1462_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1463_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1463 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1912 (
// Equation(s):
// \CPU_RISCV|regs|rf~1912_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1463_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1465_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1463_combout ),
	.datad(\CPU_RISCV|regs|rf~1465_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1912_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1912 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|Equal16~22 (
// Equation(s):
// \CPU_RISCV|Equal16~22_combout  = \CPU_RISCV|regs|rd2[19]~22_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1912_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rd2[19]~22_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rf~1912_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~22 .lut_mask = 16'h99CC;
defparam \CPU_RISCV|Equal16~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|comb~154 (
// Equation(s):
// \CPU_RISCV|comb~154_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~57_combout ) # ((\CPU_RISCV|comb~128_combout  & \CPU_RISCV|ShiftLeft0~55_combout )))) # (!\CPU_RISCV|comb~127_combout  & (\CPU_RISCV|comb~128_combout  & 
// ((\CPU_RISCV|ShiftLeft0~55_combout ))))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|comb~128_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~57_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~154 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~9 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~9_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1911_combout ) # ((\CPU_RISCV|imm[1]~113_combout )))) # (!\CPU_RISCV|imm[0]~114_combout  & (((!\CPU_RISCV|imm[1]~113_combout  & \CPU_RISCV|regs|rf~1912_combout ))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rf~1911_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|regs|rf~1912_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~9 .lut_mask = 16'hADA8;
defparam \CPU_RISCV|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~10 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~10_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~9_combout  & (\CPU_RISCV|regs|rf~1909_combout )) # (!\CPU_RISCV|ShiftLeft0~9_combout  & ((\CPU_RISCV|regs|rf~1910_combout ))))) # (!\CPU_RISCV|imm[1]~113_combout 
//  & (((\CPU_RISCV|ShiftLeft0~9_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1909_combout ),
	.datac(\CPU_RISCV|regs|rf~1910_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~10 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~51 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~51_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~50_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~10_combout ))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~10_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~51 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|comb~153 (
// Equation(s):
// \CPU_RISCV|comb~153_combout  = (\CPU_RISCV|result~12_combout  & (!\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~51_combout ))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~153 .lut_mask = 16'h2200;
defparam \CPU_RISCV|comb~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|comb~155 (
// Equation(s):
// \CPU_RISCV|comb~155_combout  = (\CPU_RISCV|comb~154_combout ) # ((\CPU_RISCV|comb~153_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~38_combout )))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|Add3~38_combout ),
	.datac(\CPU_RISCV|comb~154_combout ),
	.datad(\CPU_RISCV|comb~153_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~155 .lut_mask = 16'hFFF4;
defparam \CPU_RISCV|comb~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|comb~156 (
// Equation(s):
// \CPU_RISCV|comb~156_combout  = (\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~75_combout )) # (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~75_combout  & (\CPU_RISCV|Add2~38_combout )) # (!\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~155_combout 
// )))))

	.dataa(\CPU_RISCV|comb~74_combout ),
	.datab(\CPU_RISCV|comb~75_combout ),
	.datac(\CPU_RISCV|Add2~38_combout ),
	.datad(\CPU_RISCV|comb~155_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~156 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|comb~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|comb~157 (
// Equation(s):
// \CPU_RISCV|comb~157_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~156_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~156_combout  & ((\CPU_RISCV|imm[9]~98_combout ))) # (!\CPU_RISCV|comb~156_combout  & 
// (\CPU_RISCV|Equal16~22_combout ))))

	.dataa(\CPU_RISCV|Equal16~22_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(\CPU_RISCV|comb~68_combout ),
	.datad(\CPU_RISCV|comb~156_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~157 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|comb~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|Add1~38 (
// Equation(s):
// \CPU_RISCV|Add1~38_combout  = (\CPU_RISCV|regs|rd2[19]~22_combout  & ((\CPU_RISCV|regs|rd1[19]~24_combout  & (\CPU_RISCV|Add1~37  & VCC)) # (!\CPU_RISCV|regs|rd1[19]~24_combout  & (!\CPU_RISCV|Add1~37 )))) # (!\CPU_RISCV|regs|rd2[19]~22_combout  & 
// ((\CPU_RISCV|regs|rd1[19]~24_combout  & (!\CPU_RISCV|Add1~37 )) # (!\CPU_RISCV|regs|rd1[19]~24_combout  & ((\CPU_RISCV|Add1~37 ) # (GND)))))
// \CPU_RISCV|Add1~39  = CARRY((\CPU_RISCV|regs|rd2[19]~22_combout  & (!\CPU_RISCV|regs|rd1[19]~24_combout  & !\CPU_RISCV|Add1~37 )) # (!\CPU_RISCV|regs|rd2[19]~22_combout  & ((!\CPU_RISCV|Add1~37 ) # (!\CPU_RISCV|regs|rd1[19]~24_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[19]~22_combout ),
	.datab(\CPU_RISCV|regs|rd1[19]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~37 ),
	.combout(\CPU_RISCV|Add1~38_combout ),
	.cout(\CPU_RISCV|Add1~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|comb~158 (
// Equation(s):
// \CPU_RISCV|comb~158_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~157_combout ) # ((\CPU_RISCV|comb~269_combout  & \CPU_RISCV|Add1~38_combout )))) # (!\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~269_combout  & 
// ((\CPU_RISCV|Add1~38_combout ))))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\CPU_RISCV|comb~269_combout ),
	.datac(\CPU_RISCV|comb~157_combout ),
	.datad(\CPU_RISCV|Add1~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~158 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~275feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~275feeder_combout  = \CPU_RISCV|comb~158_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~158_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~275feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N27
dffeas \CPU_RISCV|regs|rf~275 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~275 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1464 (
// Equation(s):
// \CPU_RISCV|regs|rf~1464_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~51_q ) # (\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~19_q  & ((!\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~19_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~51_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1464_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1464 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1465 (
// Equation(s):
// \CPU_RISCV|regs|rf~1465_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1464_combout  & ((\CPU_RISCV|regs|rf~307_q ))) # (!\CPU_RISCV|regs|rf~1464_combout  & (\CPU_RISCV|regs|rf~275_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1464_combout ))))

	.dataa(\CPU_RISCV|regs|rf~275_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~307_q ),
	.datad(\CPU_RISCV|regs|rf~1464_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1465_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1465 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[19]~24 (
// Equation(s):
// \CPU_RISCV|regs|rd1[19]~24_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1463_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1465_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1465_combout ),
	.datad(\CPU_RISCV|regs|rf~1463_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[19]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[19]~24 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[19]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|Add2~38 (
// Equation(s):
// \CPU_RISCV|Add2~38_combout  = (\CPU_RISCV|imm[9]~98_combout  & ((\CPU_RISCV|regs|rd1[19]~24_combout  & (\CPU_RISCV|Add2~37  & VCC)) # (!\CPU_RISCV|regs|rd1[19]~24_combout  & (!\CPU_RISCV|Add2~37 )))) # (!\CPU_RISCV|imm[9]~98_combout  & 
// ((\CPU_RISCV|regs|rd1[19]~24_combout  & (!\CPU_RISCV|Add2~37 )) # (!\CPU_RISCV|regs|rd1[19]~24_combout  & ((\CPU_RISCV|Add2~37 ) # (GND)))))
// \CPU_RISCV|Add2~39  = CARRY((\CPU_RISCV|imm[9]~98_combout  & (!\CPU_RISCV|regs|rd1[19]~24_combout  & !\CPU_RISCV|Add2~37 )) # (!\CPU_RISCV|imm[9]~98_combout  & ((!\CPU_RISCV|Add2~37 ) # (!\CPU_RISCV|regs|rd1[19]~24_combout ))))

	.dataa(\CPU_RISCV|imm[9]~98_combout ),
	.datab(\CPU_RISCV|regs|rd1[19]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~37 ),
	.combout(\CPU_RISCV|Add2~38_combout ),
	.cout(\CPU_RISCV|Add2~39 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~38 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~114 (
// Equation(s):
// \CPU_RISCV|Add0~114_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~38_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~38_combout )))

	.dataa(\CPU_RISCV|Add3~38_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~114 .lut_mask = 16'hFECE;
defparam \CPU_RISCV|Add0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~115 (
// Equation(s):
// \CPU_RISCV|Add0~115_combout  = (\CPU_RISCV|Add0~114_combout  & ((\CPU_RISCV|Add0~52_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~52_combout ),
	.datad(\CPU_RISCV|Add0~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~115 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~116 (
// Equation(s):
// \CPU_RISCV|Add0~116_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~115_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~52_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~115_combout ))

	.dataa(\CPU_RISCV|Add0~115_combout ),
	.datab(\CPU_RISCV|Add0~52_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~116 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N13
dffeas \CPU_RISCV|pc[19] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[19] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~54 (
// Equation(s):
// \CPU_RISCV|Add0~54_combout  = (\CPU_RISCV|pc [20] & (\CPU_RISCV|Add0~53  $ (GND))) # (!\CPU_RISCV|pc [20] & (!\CPU_RISCV|Add0~53  & VCC))
// \CPU_RISCV|Add0~55  = CARRY((\CPU_RISCV|pc [20] & !\CPU_RISCV|Add0~53 ))

	.dataa(\CPU_RISCV|pc [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~53 ),
	.combout(\CPU_RISCV|Add0~54_combout ),
	.cout(\CPU_RISCV|Add0~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~54 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X69_Y31_N31
dffeas \CPU_RISCV|regs|rf~1012 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1012 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N3
dffeas \CPU_RISCV|regs|rf~884 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~884 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N17
dffeas \CPU_RISCV|regs|rf~756 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~756 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N1
dffeas \CPU_RISCV|regs|rf~628 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~628 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1459 (
// Equation(s):
// \CPU_RISCV|regs|rf~1459_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~756_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~628_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~756_q ),
	.datac(\CPU_RISCV|regs|rf~628_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1459_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1459 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1460 (
// Equation(s):
// \CPU_RISCV|regs|rf~1460_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1459_combout  & (\CPU_RISCV|regs|rf~1012_q )) # (!\CPU_RISCV|regs|rf~1459_combout  & ((\CPU_RISCV|regs|rf~884_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1459_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1012_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~884_q ),
	.datad(\CPU_RISCV|regs|rf~1459_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1460_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1460 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~788feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~788feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~152_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~788feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N19
dffeas \CPU_RISCV|regs|rf~788 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~788 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N29
dffeas \CPU_RISCV|regs|rf~532 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~532 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1458 (
// Equation(s):
// \CPU_RISCV|regs|rf~1458_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~788_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~532_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~788_q ),
	.datac(\CPU_RISCV|regs|rf~532_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1458_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1458 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~820feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~820feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~152_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~820feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y34_N7
dffeas \CPU_RISCV|regs|rf~820 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~820 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y34_N13
dffeas \CPU_RISCV|regs|rf~948 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~948 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~692feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~692feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~152_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~692feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~692feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~692feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N29
dffeas \CPU_RISCV|regs|rf~692 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~692feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~692 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N27
dffeas \CPU_RISCV|regs|rf~564 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~564 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1456 (
// Equation(s):
// \CPU_RISCV|regs|rf~1456_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~692_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~564_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~692_q ),
	.datac(\CPU_RISCV|regs|rf~564_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1456_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1456 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1457 (
// Equation(s):
// \CPU_RISCV|regs|rf~1457_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1456_combout  & ((\CPU_RISCV|regs|rf~948_q ))) # (!\CPU_RISCV|regs|rf~1456_combout  & (\CPU_RISCV|regs|rf~820_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1456_combout ))))

	.dataa(\CPU_RISCV|regs|rf~820_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~948_q ),
	.datad(\CPU_RISCV|regs|rf~1456_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1457_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1457 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1998 (
// Equation(s):
// \CPU_RISCV|regs|rf~1998_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1457_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1458_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1458_combout ),
	.datad(\CPU_RISCV|regs|rf~1457_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1998_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1998 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N17
dffeas \CPU_RISCV|regs|rf~980 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~980 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y31_N25
dffeas \CPU_RISCV|regs|rf~724 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~724 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~852feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~852feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~152_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~852feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N13
dffeas \CPU_RISCV|regs|rf~852 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~852 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N31
dffeas \CPU_RISCV|regs|rf~596 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~596 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1454 (
// Equation(s):
// \CPU_RISCV|regs|rf~1454_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~852_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~596_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~852_q ),
	.datac(\CPU_RISCV|regs|rf~596_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1454_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1454 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1455 (
// Equation(s):
// \CPU_RISCV|regs|rf~1455_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1454_combout  & (\CPU_RISCV|regs|rf~980_q )) # (!\CPU_RISCV|regs|rf~1454_combout  & ((\CPU_RISCV|regs|rf~724_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1454_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~980_q ),
	.datac(\CPU_RISCV|regs|rf~724_q ),
	.datad(\CPU_RISCV|regs|rf~1454_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1455_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1455 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1461 (
// Equation(s):
// \CPU_RISCV|regs|rf~1461_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1998_combout  & (\CPU_RISCV|regs|rf~1460_combout )) # (!\CPU_RISCV|regs|rf~1998_combout  & ((\CPU_RISCV|regs|rf~1455_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1998_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1460_combout ),
	.datac(\CPU_RISCV|regs|rf~1998_combout ),
	.datad(\CPU_RISCV|regs|rf~1455_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1461_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1461 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~212feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~212feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~152_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~212feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N1
dffeas \CPU_RISCV|regs|rf~212 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~212 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N11
dffeas \CPU_RISCV|regs|rf~148 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~148 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1448 (
// Equation(s):
// \CPU_RISCV|regs|rf~1448_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~212_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~148_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~212_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~148_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1448_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1448 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~244feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~244feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~152_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~244feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N1
dffeas \CPU_RISCV|regs|rf~244 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~244 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N9
dffeas \CPU_RISCV|regs|rf~180 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~180 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1449 (
// Equation(s):
// \CPU_RISCV|regs|rf~1449_combout  = (\CPU_RISCV|regs|rf~1448_combout  & ((\CPU_RISCV|regs|rf~244_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1448_combout  & (((\CPU_RISCV|regs|rf~180_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1448_combout ),
	.datab(\CPU_RISCV|regs|rf~244_q ),
	.datac(\CPU_RISCV|regs|rf~180_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1449_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1449 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N23
dffeas \CPU_RISCV|regs|rf~20 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~20 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N1
dffeas \CPU_RISCV|regs|rf~52 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~52 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1450 (
// Equation(s):
// \CPU_RISCV|regs|rf~1450_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~52_q ) # (\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~20_q  & ((!\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~20_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~52_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1450_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1450 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1999 (
// Equation(s):
// \CPU_RISCV|regs|rf~1999_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1449_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1450_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1449_combout ),
	.datad(\CPU_RISCV|regs|rf~1450_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1999_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1999 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~468feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~468feeder_combout  = \CPU_RISCV|comb~152_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~152_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~468feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N23
dffeas \CPU_RISCV|regs|rf~468 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~468 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N31
dffeas \CPU_RISCV|regs|rf~404 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~404 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1451 (
// Equation(s):
// \CPU_RISCV|regs|rf~1451_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~468_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~404_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~468_q ),
	.datac(\CPU_RISCV|regs|rf~404_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1451_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1451 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N25
dffeas \CPU_RISCV|regs|rf~500 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~500 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N21
dffeas \CPU_RISCV|regs|rf~436 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~436 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1452 (
// Equation(s):
// \CPU_RISCV|regs|rf~1452_combout  = (\CPU_RISCV|regs|rf~1451_combout  & ((\CPU_RISCV|regs|rf~500_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1451_combout  & (((\CPU_RISCV|regs|rf~436_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1451_combout ),
	.datab(\CPU_RISCV|regs|rf~500_q ),
	.datac(\CPU_RISCV|regs|rf~436_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1452_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1452 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N19
dffeas \CPU_RISCV|regs|rf~372 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~372 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y35_N9
dffeas \CPU_RISCV|regs|rf~308 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~308 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1446 (
// Equation(s):
// \CPU_RISCV|regs|rf~1446_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~308_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~276_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~308_q ),
	.datac(\CPU_RISCV|regs|rf~276_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1446_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1446 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N1
dffeas \CPU_RISCV|regs|rf~340 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~340 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1447 (
// Equation(s):
// \CPU_RISCV|regs|rf~1447_combout  = (\CPU_RISCV|regs|rf~1446_combout  & ((\CPU_RISCV|regs|rf~372_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1446_combout  & (((\CPU_RISCV|regs|rf~340_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~372_q ),
	.datab(\CPU_RISCV|regs|rf~1446_combout ),
	.datac(\CPU_RISCV|regs|rf~340_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1447_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1447 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1453 (
// Equation(s):
// \CPU_RISCV|regs|rf~1453_combout  = (\CPU_RISCV|regs|rf~1999_combout  & (((\CPU_RISCV|regs|rf~1452_combout )) # (!\CPU_RISCV|RS2[3]~37_combout ))) # (!\CPU_RISCV|regs|rf~1999_combout  & (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1447_combout 
// ))))

	.dataa(\CPU_RISCV|regs|rf~1999_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1452_combout ),
	.datad(\CPU_RISCV|regs|rf~1447_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1453_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1453 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[20]~21 (
// Equation(s):
// \CPU_RISCV|regs|rd2[20]~21_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1453_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1461_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & (\CPU_RISCV|regs|rf~1461_combout )))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1461_combout ),
	.datad(\CPU_RISCV|regs|rf~1453_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[20]~21 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|Add1~40 (
// Equation(s):
// \CPU_RISCV|Add1~40_combout  = ((\CPU_RISCV|regs|rd1[20]~23_combout  $ (\CPU_RISCV|regs|rd2[20]~21_combout  $ (!\CPU_RISCV|Add1~39 )))) # (GND)
// \CPU_RISCV|Add1~41  = CARRY((\CPU_RISCV|regs|rd1[20]~23_combout  & ((\CPU_RISCV|regs|rd2[20]~21_combout ) # (!\CPU_RISCV|Add1~39 ))) # (!\CPU_RISCV|regs|rd1[20]~23_combout  & (\CPU_RISCV|regs|rd2[20]~21_combout  & !\CPU_RISCV|Add1~39 )))

	.dataa(\CPU_RISCV|regs|rd1[20]~23_combout ),
	.datab(\CPU_RISCV|regs|rd2[20]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~39 ),
	.combout(\CPU_RISCV|Add1~40_combout ),
	.cout(\CPU_RISCV|Add1~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|imm[20]~104 (
// Equation(s):
// \CPU_RISCV|imm[20]~104_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~18_combout  & \CPU_RISCV|imm[20]~115_combout ))

	.dataa(\imem|RAM~18_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(\CPU_RISCV|imm[20]~115_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[20]~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[20]~104 .lut_mask = 16'hECEC;
defparam \CPU_RISCV|imm[20]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1442 (
// Equation(s):
// \CPU_RISCV|regs|rf~1442_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~468_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~212_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~468_q ),
	.datab(\CPU_RISCV|regs|rf~212_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1442_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1442 .lut_mask = 16'hF0AC;
defparam \CPU_RISCV|regs|rf~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1443 (
// Equation(s):
// \CPU_RISCV|regs|rf~1443_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1442_combout  & ((\CPU_RISCV|regs|rf~500_q ))) # (!\CPU_RISCV|regs|rf~1442_combout  & (\CPU_RISCV|regs|rf~244_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1442_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~244_q ),
	.datac(\CPU_RISCV|regs|rf~500_q ),
	.datad(\CPU_RISCV|regs|rf~1442_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1443_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1443 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1913 (
// Equation(s):
// \CPU_RISCV|regs|rf~1913_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1443_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1445_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1445_combout ),
	.datad(\CPU_RISCV|regs|rf~1443_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1913_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1913 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~24 (
// Equation(s):
// \CPU_RISCV|Equal16~24_combout  = \CPU_RISCV|regs|rd2[20]~21_combout  $ (((\CPU_RISCV|regs|rf~1913_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1913_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[20]~21_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~24 .lut_mask = 16'hF30C;
defparam \CPU_RISCV|Equal16~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~46 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~46_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1910_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1911_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1911_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1910_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~46 .lut_mask = 16'hFC0C;
defparam \CPU_RISCV|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~24 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~24_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1912_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1913_combout ))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|rf~1913_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rf~1912_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~24 .lut_mask = 16'hEE44;
defparam \CPU_RISCV|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~47 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~47_combout  = (\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|ShiftLeft0~46_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~24_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~46_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~47 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~48 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~48_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~45_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~47_combout )))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~45_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~48 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneive_lcell_comb \CPU_RISCV|Add3~40 (
// Equation(s):
// \CPU_RISCV|Add3~40_combout  = ((\CPU_RISCV|pc [20] $ (\CPU_RISCV|imm[20]~104_combout  $ (!\CPU_RISCV|Add3~39 )))) # (GND)
// \CPU_RISCV|Add3~41  = CARRY((\CPU_RISCV|pc [20] & ((\CPU_RISCV|imm[20]~104_combout ) # (!\CPU_RISCV|Add3~39 ))) # (!\CPU_RISCV|pc [20] & (\CPU_RISCV|imm[20]~104_combout  & !\CPU_RISCV|Add3~39 )))

	.dataa(\CPU_RISCV|pc [20]),
	.datab(\CPU_RISCV|imm[20]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~39 ),
	.combout(\CPU_RISCV|Add3~40_combout ),
	.cout(\CPU_RISCV|Add3~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|comb~148 (
// Equation(s):
// \CPU_RISCV|comb~148_combout  = (\CPU_RISCV|comb~146_combout  & ((\CPU_RISCV|comb~147_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~40_combout )))) # (!\CPU_RISCV|comb~146_combout  & (!\CPU_RISCV|result~12_combout  & 
// ((\CPU_RISCV|Add3~40_combout ))))

	.dataa(\CPU_RISCV|comb~146_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|comb~147_combout ),
	.datad(\CPU_RISCV|Add3~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~148 .lut_mask = 16'hB3A0;
defparam \CPU_RISCV|comb~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|comb~149 (
// Equation(s):
// \CPU_RISCV|comb~149_combout  = (\CPU_RISCV|comb~148_combout ) # ((!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|result~12_combout  & \CPU_RISCV|ShiftLeft0~48_combout )))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~48_combout ),
	.datad(\CPU_RISCV|comb~148_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~149 .lut_mask = 16'hFF40;
defparam \CPU_RISCV|comb~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|comb~150 (
// Equation(s):
// \CPU_RISCV|comb~150_combout  = (\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~75_combout )) # (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|Add2~40_combout ))) # (!\CPU_RISCV|comb~75_combout  & (\CPU_RISCV|comb~149_combout 
// ))))

	.dataa(\CPU_RISCV|comb~74_combout ),
	.datab(\CPU_RISCV|comb~75_combout ),
	.datac(\CPU_RISCV|comb~149_combout ),
	.datad(\CPU_RISCV|Add2~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~150 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|comb~151 (
// Equation(s):
// \CPU_RISCV|comb~151_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~150_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~150_combout  & (\CPU_RISCV|imm[20]~104_combout )) # (!\CPU_RISCV|comb~150_combout  & 
// ((\CPU_RISCV|Equal16~24_combout )))))

	.dataa(\CPU_RISCV|comb~68_combout ),
	.datab(\CPU_RISCV|imm[20]~104_combout ),
	.datac(\CPU_RISCV|Equal16~24_combout ),
	.datad(\CPU_RISCV|comb~150_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~151 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|comb~152 (
// Equation(s):
// \CPU_RISCV|comb~152_combout  = (\CPU_RISCV|Add1~40_combout  & ((\CPU_RISCV|comb~269_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~151_combout )))) # (!\CPU_RISCV|Add1~40_combout  & (\CPU_RISCV|comb~268_combout  & 
// ((\CPU_RISCV|comb~151_combout ))))

	.dataa(\CPU_RISCV|Add1~40_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~269_combout ),
	.datad(\CPU_RISCV|comb~151_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~152 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N19
dffeas \CPU_RISCV|regs|rf~276 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~152_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~276 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1444 (
// Equation(s):
// \CPU_RISCV|regs|rf~1444_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~52_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~20_q )))))

	.dataa(\CPU_RISCV|regs|rf~52_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~20_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1444_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1444 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1445 (
// Equation(s):
// \CPU_RISCV|regs|rf~1445_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1444_combout  & ((\CPU_RISCV|regs|rf~308_q ))) # (!\CPU_RISCV|regs|rf~1444_combout  & (\CPU_RISCV|regs|rf~276_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1444_combout ))))

	.dataa(\CPU_RISCV|regs|rf~276_q ),
	.datab(\CPU_RISCV|regs|rf~308_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1444_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1445_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1445 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[20]~23 (
// Equation(s):
// \CPU_RISCV|regs|rd1[20]~23_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1443_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1445_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1445_combout ),
	.datab(\CPU_RISCV|regs|rf~1443_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[20]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[20]~23 .lut_mask = 16'h00CA;
defparam \CPU_RISCV|regs|rd1[20]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|Add2~40 (
// Equation(s):
// \CPU_RISCV|Add2~40_combout  = ((\CPU_RISCV|regs|rd1[20]~23_combout  $ (\CPU_RISCV|imm[20]~104_combout  $ (!\CPU_RISCV|Add2~39 )))) # (GND)
// \CPU_RISCV|Add2~41  = CARRY((\CPU_RISCV|regs|rd1[20]~23_combout  & ((\CPU_RISCV|imm[20]~104_combout ) # (!\CPU_RISCV|Add2~39 ))) # (!\CPU_RISCV|regs|rd1[20]~23_combout  & (\CPU_RISCV|imm[20]~104_combout  & !\CPU_RISCV|Add2~39 )))

	.dataa(\CPU_RISCV|regs|rd1[20]~23_combout ),
	.datab(\CPU_RISCV|imm[20]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~39 ),
	.combout(\CPU_RISCV|Add2~40_combout ),
	.cout(\CPU_RISCV|Add2~41 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~40 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~111 (
// Equation(s):
// \CPU_RISCV|Add0~111_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~40_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~40_combout ))))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|Add2~40_combout ),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add3~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~111 .lut_mask = 16'hFDF8;
defparam \CPU_RISCV|Add0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~112 (
// Equation(s):
// \CPU_RISCV|Add0~112_combout  = (\CPU_RISCV|Add0~111_combout  & ((\CPU_RISCV|Add0~54_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|Add0~54_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add0~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~112 .lut_mask = 16'hAF00;
defparam \CPU_RISCV|Add0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~113 (
// Equation(s):
// \CPU_RISCV|Add0~113_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~112_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~54_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~112_combout ))

	.dataa(\CPU_RISCV|Add0~112_combout ),
	.datab(\CPU_RISCV|Add0~54_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~113 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N3
dffeas \CPU_RISCV|pc[20] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[20] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~56 (
// Equation(s):
// \CPU_RISCV|Add0~56_combout  = (\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add0~55 )) # (!\CPU_RISCV|pc [21] & ((\CPU_RISCV|Add0~55 ) # (GND)))
// \CPU_RISCV|Add0~57  = CARRY((!\CPU_RISCV|Add0~55 ) # (!\CPU_RISCV|pc [21]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~55 ),
	.combout(\CPU_RISCV|Add0~56_combout ),
	.cout(\CPU_RISCV|Add0~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~56 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|imm[21]~103 (
// Equation(s):
// \CPU_RISCV|imm[21]~103_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~17_combout  & \CPU_RISCV|imm[20]~115_combout ))

	.dataa(\imem|RAM~17_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|imm[20]~115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[21]~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[21]~103 .lut_mask = 16'hFAF0;
defparam \CPU_RISCV|imm[21]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N10
cycloneive_lcell_comb \CPU_RISCV|Add3~42 (
// Equation(s):
// \CPU_RISCV|Add3~42_combout  = (\CPU_RISCV|imm[21]~103_combout  & ((\CPU_RISCV|pc [21] & (\CPU_RISCV|Add3~41  & VCC)) # (!\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add3~41 )))) # (!\CPU_RISCV|imm[21]~103_combout  & ((\CPU_RISCV|pc [21] & (!\CPU_RISCV|Add3~41 )) # 
// (!\CPU_RISCV|pc [21] & ((\CPU_RISCV|Add3~41 ) # (GND)))))
// \CPU_RISCV|Add3~43  = CARRY((\CPU_RISCV|imm[21]~103_combout  & (!\CPU_RISCV|pc [21] & !\CPU_RISCV|Add3~41 )) # (!\CPU_RISCV|imm[21]~103_combout  & ((!\CPU_RISCV|Add3~41 ) # (!\CPU_RISCV|pc [21]))))

	.dataa(\CPU_RISCV|imm[21]~103_combout ),
	.datab(\CPU_RISCV|pc [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~41 ),
	.combout(\CPU_RISCV|Add3~42_combout ),
	.cout(\CPU_RISCV|Add3~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y32_N27
dffeas \CPU_RISCV|regs|rf~501 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~501 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \CPU_RISCV|regs|rf~469 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~469 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~437feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~437feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~437feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~437feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~437feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N23
dffeas \CPU_RISCV|regs|rf~437 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~437 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N25
dffeas \CPU_RISCV|regs|rf~405 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~405 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1429 (
// Equation(s):
// \CPU_RISCV|regs|rf~1429_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~437_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~405_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~437_q ),
	.datac(\CPU_RISCV|regs|rf~405_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1429_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1429 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1430 (
// Equation(s):
// \CPU_RISCV|regs|rf~1430_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1429_combout  & (\CPU_RISCV|regs|rf~501_q )) # (!\CPU_RISCV|regs|rf~1429_combout  & ((\CPU_RISCV|regs|rf~469_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1429_combout ))))

	.dataa(\CPU_RISCV|regs|rf~501_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~469_q ),
	.datad(\CPU_RISCV|regs|rf~1429_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1430_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1430 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~245feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~245feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~245feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N15
dffeas \CPU_RISCV|regs|rf~245 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~245 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N5
dffeas \CPU_RISCV|regs|rf~213 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~213 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~181feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~181feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~181feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N1
dffeas \CPU_RISCV|regs|rf~181 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~181 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N31
dffeas \CPU_RISCV|regs|rf~149 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~149 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1422 (
// Equation(s):
// \CPU_RISCV|regs|rf~1422_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~181_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~149_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~181_q ),
	.datac(\CPU_RISCV|regs|rf~149_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1422_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1422 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1423 (
// Equation(s):
// \CPU_RISCV|regs|rf~1423_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1422_combout  & (\CPU_RISCV|regs|rf~245_q )) # (!\CPU_RISCV|regs|rf~1422_combout  & ((\CPU_RISCV|regs|rf~213_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1422_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~245_q ),
	.datac(\CPU_RISCV|regs|rf~213_q ),
	.datad(\CPU_RISCV|regs|rf~1422_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1423_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1423 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N7
dffeas \CPU_RISCV|regs|rf~309 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~309 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y29_N23
dffeas \CPU_RISCV|regs|rf~373 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~373 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N21
dffeas \CPU_RISCV|regs|rf~341 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~341 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1424 (
// Equation(s):
// \CPU_RISCV|regs|rf~1424_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~341_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~277_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~277_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~341_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1424_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1424 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1425 (
// Equation(s):
// \CPU_RISCV|regs|rf~1425_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1424_combout  & ((\CPU_RISCV|regs|rf~373_q ))) # (!\CPU_RISCV|regs|rf~1424_combout  & (\CPU_RISCV|regs|rf~309_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1424_combout ))))

	.dataa(\CPU_RISCV|regs|rf~309_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~373_q ),
	.datad(\CPU_RISCV|regs|rf~1424_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1425_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1425 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N25
dffeas \CPU_RISCV|regs|rf~53 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~53 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N31
dffeas \CPU_RISCV|regs|rf~117 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~117 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~21feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~21feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~21feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N27
dffeas \CPU_RISCV|regs|rf~21 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~21 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \CPU_RISCV|regs|rf~85 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~85 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1426 (
// Equation(s):
// \CPU_RISCV|regs|rf~1426_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~85_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~21_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~21_q ),
	.datac(\CPU_RISCV|regs|rf~85_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1426_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1426 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1427 (
// Equation(s):
// \CPU_RISCV|regs|rf~1427_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1426_combout  & ((\CPU_RISCV|regs|rf~117_q ))) # (!\CPU_RISCV|regs|rf~1426_combout  & (\CPU_RISCV|regs|rf~53_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1426_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~53_q ),
	.datac(\CPU_RISCV|regs|rf~117_q ),
	.datad(\CPU_RISCV|regs|rf~1426_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1427_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1427 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1428 (
// Equation(s):
// \CPU_RISCV|regs|rf~1428_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1425_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~1427_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1425_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|regs|rf~1427_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1428_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1428 .lut_mask = 16'hE3E0;
defparam \CPU_RISCV|regs|rf~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1431 (
// Equation(s):
// \CPU_RISCV|regs|rf~1431_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1428_combout  & (\CPU_RISCV|regs|rf~1430_combout )) # (!\CPU_RISCV|regs|rf~1428_combout  & ((\CPU_RISCV|regs|rf~1423_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1428_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1430_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1423_combout ),
	.datad(\CPU_RISCV|regs|rf~1428_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1431_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1431 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1013feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~1013feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1013feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1013feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~1013feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y33_N15
dffeas \CPU_RISCV|regs|rf~1013 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~1013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1013 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N5
dffeas \CPU_RISCV|regs|rf~757 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~757 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~885feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~885feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~885feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~885feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~885feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y34_N29
dffeas \CPU_RISCV|regs|rf~885 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~885feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~885 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \CPU_RISCV|regs|rf~629 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~629 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1439 (
// Equation(s):
// \CPU_RISCV|regs|rf~1439_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~885_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~629_q )))))

	.dataa(\CPU_RISCV|regs|rf~885_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~629_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1439_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1439 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1440 (
// Equation(s):
// \CPU_RISCV|regs|rf~1440_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1439_combout  & (\CPU_RISCV|regs|rf~1013_q )) # (!\CPU_RISCV|regs|rf~1439_combout  & ((\CPU_RISCV|regs|rf~757_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1439_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1013_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~757_q ),
	.datad(\CPU_RISCV|regs|rf~1439_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1440_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1440 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~949feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~949feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~949feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N15
dffeas \CPU_RISCV|regs|rf~949 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~949 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N21
dffeas \CPU_RISCV|regs|rf~693 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~693 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~821feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~821feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~821feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~821feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~821feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N1
dffeas \CPU_RISCV|regs|rf~821 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~821 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N7
dffeas \CPU_RISCV|regs|rf~565 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~565 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1432 (
// Equation(s):
// \CPU_RISCV|regs|rf~1432_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~821_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~565_q )))))

	.dataa(\CPU_RISCV|regs|rf~821_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~565_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1432_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1432 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1433 (
// Equation(s):
// \CPU_RISCV|regs|rf~1433_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1432_combout  & (\CPU_RISCV|regs|rf~949_q )) # (!\CPU_RISCV|regs|rf~1432_combout  & ((\CPU_RISCV|regs|rf~693_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1432_combout ))))

	.dataa(\CPU_RISCV|regs|rf~949_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~693_q ),
	.datad(\CPU_RISCV|regs|rf~1432_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1433_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1433 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~789feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~789feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~789feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~789feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~789feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N25
dffeas \CPU_RISCV|regs|rf~789 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~789 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~789 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N31
dffeas \CPU_RISCV|regs|rf~917 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~917 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~661feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~661feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~661feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N21
dffeas \CPU_RISCV|regs|rf~661 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~661 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N3
dffeas \CPU_RISCV|regs|rf~533 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~533 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1436 (
// Equation(s):
// \CPU_RISCV|regs|rf~1436_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~661_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~533_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~661_q ),
	.datac(\CPU_RISCV|regs|rf~533_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1436_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1436 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1437 (
// Equation(s):
// \CPU_RISCV|regs|rf~1437_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1436_combout  & ((\CPU_RISCV|regs|rf~917_q ))) # (!\CPU_RISCV|regs|rf~1436_combout  & (\CPU_RISCV|regs|rf~789_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1436_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~789_q ),
	.datac(\CPU_RISCV|regs|rf~917_q ),
	.datad(\CPU_RISCV|regs|rf~1436_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1437_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1437 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~853feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~853feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~145_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~853feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y36_N17
dffeas \CPU_RISCV|regs|rf~853 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~853 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y33_N13
dffeas \CPU_RISCV|regs|rf~981 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~981 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~725feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~725feeder_combout  = \CPU_RISCV|comb~145_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~145_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~725feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N5
dffeas \CPU_RISCV|regs|rf~725 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~725 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N15
dffeas \CPU_RISCV|regs|rf~597 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~597 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1434 (
// Equation(s):
// \CPU_RISCV|regs|rf~1434_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~725_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~597_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~725_q ),
	.datac(\CPU_RISCV|regs|rf~597_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1434_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1434 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1435 (
// Equation(s):
// \CPU_RISCV|regs|rf~1435_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1434_combout  & ((\CPU_RISCV|regs|rf~981_q ))) # (!\CPU_RISCV|regs|rf~1434_combout  & (\CPU_RISCV|regs|rf~853_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1434_combout ))))

	.dataa(\CPU_RISCV|regs|rf~853_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~981_q ),
	.datad(\CPU_RISCV|regs|rf~1434_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1435_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1435 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1438 (
// Equation(s):
// \CPU_RISCV|regs|rf~1438_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1435_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1437_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1437_combout ),
	.datad(\CPU_RISCV|regs|rf~1435_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1438_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1438 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1441 (
// Equation(s):
// \CPU_RISCV|regs|rf~1441_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1438_combout  & (\CPU_RISCV|regs|rf~1440_combout )) # (!\CPU_RISCV|regs|rf~1438_combout  & ((\CPU_RISCV|regs|rf~1433_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1438_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~1440_combout ),
	.datac(\CPU_RISCV|regs|rf~1433_combout ),
	.datad(\CPU_RISCV|regs|rf~1438_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1441_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1441 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[21]~20 (
// Equation(s):
// \CPU_RISCV|regs|rd2[21]~20_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1431_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1441_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1441_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1431_combout ),
	.datad(\CPU_RISCV|regs|rf~1441_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[21]~20 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|Add1~42 (
// Equation(s):
// \CPU_RISCV|Add1~42_combout  = (\CPU_RISCV|regs|rd1[21]~22_combout  & ((\CPU_RISCV|regs|rd2[21]~20_combout  & (\CPU_RISCV|Add1~41  & VCC)) # (!\CPU_RISCV|regs|rd2[21]~20_combout  & (!\CPU_RISCV|Add1~41 )))) # (!\CPU_RISCV|regs|rd1[21]~22_combout  & 
// ((\CPU_RISCV|regs|rd2[21]~20_combout  & (!\CPU_RISCV|Add1~41 )) # (!\CPU_RISCV|regs|rd2[21]~20_combout  & ((\CPU_RISCV|Add1~41 ) # (GND)))))
// \CPU_RISCV|Add1~43  = CARRY((\CPU_RISCV|regs|rd1[21]~22_combout  & (!\CPU_RISCV|regs|rd2[21]~20_combout  & !\CPU_RISCV|Add1~41 )) # (!\CPU_RISCV|regs|rd1[21]~22_combout  & ((!\CPU_RISCV|Add1~41 ) # (!\CPU_RISCV|regs|rd2[21]~20_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[21]~22_combout ),
	.datab(\CPU_RISCV|regs|rd2[21]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~41 ),
	.combout(\CPU_RISCV|Add1~42_combout ),
	.cout(\CPU_RISCV|Add1~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1418 (
// Equation(s):
// \CPU_RISCV|regs|rf~1418_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~469_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~213_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~469_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~213_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1418_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1418 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1419 (
// Equation(s):
// \CPU_RISCV|regs|rf~1419_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1418_combout  & ((\CPU_RISCV|regs|rf~501_q ))) # (!\CPU_RISCV|regs|rf~1418_combout  & (\CPU_RISCV|regs|rf~245_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1418_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~245_q ),
	.datac(\CPU_RISCV|regs|rf~501_q ),
	.datad(\CPU_RISCV|regs|rf~1418_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1419_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1419 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1914 (
// Equation(s):
// \CPU_RISCV|regs|rf~1914_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1419_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1421_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1419_combout ),
	.datad(\CPU_RISCV|regs|rf~1421_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1914_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1914 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~25 (
// Equation(s):
// \CPU_RISCV|Equal16~25_combout  = \CPU_RISCV|regs|rd2[21]~20_combout  $ (((\CPU_RISCV|regs|rf~1914_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1914_combout ),
	.datac(\CPU_RISCV|regs|rd2[21]~20_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~25 .lut_mask = 16'hF03C;
defparam \CPU_RISCV|Equal16~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|comb~141 (
// Equation(s):
// \CPU_RISCV|comb~141_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~78_combout ) # ((\CPU_RISCV|ShiftLeft0~86_combout  & \CPU_RISCV|comb~128_combout )))) # (!\CPU_RISCV|comb~127_combout  & (((\CPU_RISCV|ShiftLeft0~86_combout  & 
// \CPU_RISCV|comb~128_combout ))))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~78_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~86_combout ),
	.datad(\CPU_RISCV|comb~128_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~141 .lut_mask = 16'hF888;
defparam \CPU_RISCV|comb~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~38 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~38_combout  = (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1913_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1914_combout )))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1913_combout ),
	.datad(\CPU_RISCV|regs|rf~1914_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~38 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~37 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~37_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1911_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1912_combout )))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1911_combout ),
	.datad(\CPU_RISCV|regs|rf~1912_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~37 .lut_mask = 16'hA280;
defparam \CPU_RISCV|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~39 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~39_combout  = (\CPU_RISCV|ShiftLeft0~38_combout ) # (\CPU_RISCV|ShiftLeft0~37_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~38_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~39 .lut_mask = 16'hFFF0;
defparam \CPU_RISCV|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~40 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~40_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~36_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~39_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~36_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~40 .lut_mask = 16'h4540;
defparam \CPU_RISCV|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|comb~140 (
// Equation(s):
// \CPU_RISCV|comb~140_combout  = (\CPU_RISCV|result~12_combout  & (!\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~40_combout ))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~140 .lut_mask = 16'h2200;
defparam \CPU_RISCV|comb~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|comb~142 (
// Equation(s):
// \CPU_RISCV|comb~142_combout  = (\CPU_RISCV|comb~141_combout ) # ((\CPU_RISCV|comb~140_combout ) # ((\CPU_RISCV|Add3~42_combout  & !\CPU_RISCV|result~12_combout )))

	.dataa(\CPU_RISCV|Add3~42_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|comb~141_combout ),
	.datad(\CPU_RISCV|comb~140_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~142 .lut_mask = 16'hFFF2;
defparam \CPU_RISCV|comb~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|comb~143 (
// Equation(s):
// \CPU_RISCV|comb~143_combout  = (\CPU_RISCV|comb~74_combout  & (((\CPU_RISCV|comb~75_combout )))) # (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~75_combout  & (\CPU_RISCV|Add2~42_combout )) # (!\CPU_RISCV|comb~75_combout  & 
// ((\CPU_RISCV|comb~142_combout )))))

	.dataa(\CPU_RISCV|comb~74_combout ),
	.datab(\CPU_RISCV|Add2~42_combout ),
	.datac(\CPU_RISCV|comb~142_combout ),
	.datad(\CPU_RISCV|comb~75_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~143 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|comb~144 (
// Equation(s):
// \CPU_RISCV|comb~144_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~143_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~143_combout  & ((\CPU_RISCV|imm[21]~103_combout ))) # (!\CPU_RISCV|comb~143_combout  & 
// (\CPU_RISCV|Equal16~25_combout ))))

	.dataa(\CPU_RISCV|Equal16~25_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|comb~143_combout ),
	.datad(\CPU_RISCV|imm[21]~103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~144 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|comb~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|comb~145 (
// Equation(s):
// \CPU_RISCV|comb~145_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~144_combout ) # ((\CPU_RISCV|comb~269_combout  & \CPU_RISCV|Add1~42_combout )))) # (!\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~269_combout  & 
// (\CPU_RISCV|Add1~42_combout )))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\CPU_RISCV|comb~269_combout ),
	.datac(\CPU_RISCV|Add1~42_combout ),
	.datad(\CPU_RISCV|comb~144_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~145 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \CPU_RISCV|regs|rf~277 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~277 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1420 (
// Equation(s):
// \CPU_RISCV|regs|rf~1420_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~53_q ) # (\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~21_q  & ((!\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~21_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~53_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1420_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1420 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1421 (
// Equation(s):
// \CPU_RISCV|regs|rf~1421_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1420_combout  & ((\CPU_RISCV|regs|rf~309_q ))) # (!\CPU_RISCV|regs|rf~1420_combout  & (\CPU_RISCV|regs|rf~277_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1420_combout ))))

	.dataa(\CPU_RISCV|regs|rf~277_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~309_q ),
	.datad(\CPU_RISCV|regs|rf~1420_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1421_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1421 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[21]~22 (
// Equation(s):
// \CPU_RISCV|regs|rd1[21]~22_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1419_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1421_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1421_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1419_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[21]~22 .lut_mask = 16'h00E2;
defparam \CPU_RISCV|regs|rd1[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|Add2~42 (
// Equation(s):
// \CPU_RISCV|Add2~42_combout  = (\CPU_RISCV|regs|rd1[21]~22_combout  & ((\CPU_RISCV|imm[21]~103_combout  & (\CPU_RISCV|Add2~41  & VCC)) # (!\CPU_RISCV|imm[21]~103_combout  & (!\CPU_RISCV|Add2~41 )))) # (!\CPU_RISCV|regs|rd1[21]~22_combout  & 
// ((\CPU_RISCV|imm[21]~103_combout  & (!\CPU_RISCV|Add2~41 )) # (!\CPU_RISCV|imm[21]~103_combout  & ((\CPU_RISCV|Add2~41 ) # (GND)))))
// \CPU_RISCV|Add2~43  = CARRY((\CPU_RISCV|regs|rd1[21]~22_combout  & (!\CPU_RISCV|imm[21]~103_combout  & !\CPU_RISCV|Add2~41 )) # (!\CPU_RISCV|regs|rd1[21]~22_combout  & ((!\CPU_RISCV|Add2~41 ) # (!\CPU_RISCV|imm[21]~103_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[21]~22_combout ),
	.datab(\CPU_RISCV|imm[21]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~41 ),
	.combout(\CPU_RISCV|Add2~42_combout ),
	.cout(\CPU_RISCV|Add2~43 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~42 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~108 (
// Equation(s):
// \CPU_RISCV|Add0~108_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~42_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~42_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add3~42_combout ),
	.datad(\CPU_RISCV|Add2~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~108 .lut_mask = 16'hFEBA;
defparam \CPU_RISCV|Add0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~109 (
// Equation(s):
// \CPU_RISCV|Add0~109_combout  = (\CPU_RISCV|Add0~108_combout  & ((\CPU_RISCV|Add0~56_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~56_combout ),
	.datad(\CPU_RISCV|Add0~108_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~109 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~110 (
// Equation(s):
// \CPU_RISCV|Add0~110_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~109_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~56_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~109_combout ))))

	.dataa(\CPU_RISCV|Add0~56_combout ),
	.datab(\CPU_RISCV|Add0~109_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~110 .lut_mask = 16'hCCAC;
defparam \CPU_RISCV|Add0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N21
dffeas \CPU_RISCV|pc[21] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[21] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~58 (
// Equation(s):
// \CPU_RISCV|Add0~58_combout  = (\CPU_RISCV|pc [22] & (\CPU_RISCV|Add0~57  $ (GND))) # (!\CPU_RISCV|pc [22] & (!\CPU_RISCV|Add0~57  & VCC))
// \CPU_RISCV|Add0~59  = CARRY((\CPU_RISCV|pc [22] & !\CPU_RISCV|Add0~57 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~57 ),
	.combout(\CPU_RISCV|Add0~58_combout ),
	.cout(\CPU_RISCV|Add0~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~58 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|imm[22]~102 (
// Equation(s):
// \CPU_RISCV|imm[22]~102_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~32_combout  & \CPU_RISCV|imm[20]~115_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~32_combout ),
	.datac(\CPU_RISCV|imm[20]~115_combout ),
	.datad(\CPU_RISCV|imm[9]~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[22]~102 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|imm[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add3~44 (
// Equation(s):
// \CPU_RISCV|Add3~44_combout  = ((\CPU_RISCV|imm[22]~102_combout  $ (\CPU_RISCV|pc [22] $ (!\CPU_RISCV|Add3~43 )))) # (GND)
// \CPU_RISCV|Add3~45  = CARRY((\CPU_RISCV|imm[22]~102_combout  & ((\CPU_RISCV|pc [22]) # (!\CPU_RISCV|Add3~43 ))) # (!\CPU_RISCV|imm[22]~102_combout  & (\CPU_RISCV|pc [22] & !\CPU_RISCV|Add3~43 )))

	.dataa(\CPU_RISCV|imm[22]~102_combout ),
	.datab(\CPU_RISCV|pc [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~43 ),
	.combout(\CPU_RISCV|Add3~44_combout ),
	.cout(\CPU_RISCV|Add3~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \CPU_RISCV|regs|rf~982 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~982 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y35_N21
dffeas \CPU_RISCV|regs|rf~854 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~854 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N19
dffeas \CPU_RISCV|regs|rf~598 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~598 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1410 (
// Equation(s):
// \CPU_RISCV|regs|rf~1410_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~854_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~598_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~854_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~598_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1410_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1410 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N29
dffeas \CPU_RISCV|regs|rf~726 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~726 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1411 (
// Equation(s):
// \CPU_RISCV|regs|rf~1411_combout  = (\CPU_RISCV|regs|rf~1410_combout  & ((\CPU_RISCV|regs|rf~982_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1410_combout  & (((\CPU_RISCV|regs|rf~726_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~982_q ),
	.datab(\CPU_RISCV|regs|rf~1410_combout ),
	.datac(\CPU_RISCV|regs|rf~726_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1411_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1411 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y30_N7
dffeas \CPU_RISCV|regs|rf~1014 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1014 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N23
dffeas \CPU_RISCV|regs|rf~886 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~886 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~758feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~758feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~139_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~758feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N15
dffeas \CPU_RISCV|regs|rf~758 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~758 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N21
dffeas \CPU_RISCV|regs|rf~630 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~630 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1415 (
// Equation(s):
// \CPU_RISCV|regs|rf~1415_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~758_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~630_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~758_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~630_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1415_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1415 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1416 (
// Equation(s):
// \CPU_RISCV|regs|rf~1416_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1415_combout  & (\CPU_RISCV|regs|rf~1014_q )) # (!\CPU_RISCV|regs|rf~1415_combout  & ((\CPU_RISCV|regs|rf~886_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1415_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1014_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~886_q ),
	.datad(\CPU_RISCV|regs|rf~1415_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1416_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1416 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N9
dffeas \CPU_RISCV|regs|rf~534 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~534 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~790feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~790feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~790feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~790feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~790feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N3
dffeas \CPU_RISCV|regs|rf~790 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~790 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1414 (
// Equation(s):
// \CPU_RISCV|regs|rf~1414_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~790_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~534_q )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~534_q ),
	.datad(\CPU_RISCV|regs|rf~790_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1414_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1414 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~822feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~822feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~822feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~822feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~822feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \CPU_RISCV|regs|rf~822 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~822feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~822 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~950feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~950feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~950feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \CPU_RISCV|regs|rf~950 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~950 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~694feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~694feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~139_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~694feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N31
dffeas \CPU_RISCV|regs|rf~694 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~694 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N5
dffeas \CPU_RISCV|regs|rf~566 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~566 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1412 (
// Equation(s):
// \CPU_RISCV|regs|rf~1412_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~694_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~566_q )))))

	.dataa(\CPU_RISCV|regs|rf~694_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~566_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1412_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1412 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1413 (
// Equation(s):
// \CPU_RISCV|regs|rf~1413_combout  = (\CPU_RISCV|regs|rf~1412_combout  & (((\CPU_RISCV|regs|rf~950_q ) # (!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1412_combout  & (\CPU_RISCV|regs|rf~822_q  & ((\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~822_q ),
	.datab(\CPU_RISCV|regs|rf~950_q ),
	.datac(\CPU_RISCV|regs|rf~1412_combout ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1413_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1413 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2000 (
// Equation(s):
// \CPU_RISCV|regs|rf~2000_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1413_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1414_combout )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1414_combout ),
	.datad(\CPU_RISCV|regs|rf~1413_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2000_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2000 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1417 (
// Equation(s):
// \CPU_RISCV|regs|rf~1417_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~2000_combout  & ((\CPU_RISCV|regs|rf~1416_combout ))) # (!\CPU_RISCV|regs|rf~2000_combout  & (\CPU_RISCV|regs|rf~1411_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~2000_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1411_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1416_combout ),
	.datad(\CPU_RISCV|regs|rf~2000_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1417_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1417 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~502feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~502feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~139_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~502feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N3
dffeas \CPU_RISCV|regs|rf~502 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~502 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N3
dffeas \CPU_RISCV|regs|rf~438 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~438 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~470feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~470feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~139_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~470feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N3
dffeas \CPU_RISCV|regs|rf~470 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~470 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y34_N17
dffeas \CPU_RISCV|regs|rf~406 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~406 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1407 (
// Equation(s):
// \CPU_RISCV|regs|rf~1407_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~470_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~406_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~470_q ),
	.datac(\CPU_RISCV|regs|rf~406_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1407_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1407 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1408 (
// Equation(s):
// \CPU_RISCV|regs|rf~1408_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1407_combout  & (\CPU_RISCV|regs|rf~502_q )) # (!\CPU_RISCV|regs|rf~1407_combout  & ((\CPU_RISCV|regs|rf~438_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1407_combout ))))

	.dataa(\CPU_RISCV|regs|rf~502_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~438_q ),
	.datad(\CPU_RISCV|regs|rf~1407_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1408_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1408 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N9
dffeas \CPU_RISCV|regs|rf~374 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~374 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \CPU_RISCV|regs|rf~342 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~342 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N13
dffeas \CPU_RISCV|regs|rf~310 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~310 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1402 (
// Equation(s):
// \CPU_RISCV|regs|rf~1402_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout ) # (\CPU_RISCV|regs|rf~310_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~278_q  & (!\CPU_RISCV|RS2[2]~38_combout )))

	.dataa(\CPU_RISCV|regs|rf~278_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~310_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1402_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1402 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|regs|rf~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1403 (
// Equation(s):
// \CPU_RISCV|regs|rf~1403_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1402_combout  & (\CPU_RISCV|regs|rf~374_q )) # (!\CPU_RISCV|regs|rf~1402_combout  & ((\CPU_RISCV|regs|rf~342_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1402_combout ))))

	.dataa(\CPU_RISCV|regs|rf~374_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~342_q ),
	.datad(\CPU_RISCV|regs|rf~1402_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1403_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1403 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y36_N11
dffeas \CPU_RISCV|regs|rf~22 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~22 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y36_N1
dffeas \CPU_RISCV|regs|rf~54 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~54 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1406 (
// Equation(s):
// \CPU_RISCV|regs|rf~1406_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~54_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~22_q ))))

	.dataa(\CPU_RISCV|regs|rf~22_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~54_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1406_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1406 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N19
dffeas \CPU_RISCV|regs|rf~246 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~246 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \CPU_RISCV|regs|rf~182 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~182 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N25
dffeas \CPU_RISCV|regs|rf~150 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~150 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N9
dffeas \CPU_RISCV|regs|rf~214 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~139_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~214 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1404 (
// Equation(s):
// \CPU_RISCV|regs|rf~1404_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~214_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~150_q )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~150_q ),
	.datad(\CPU_RISCV|regs|rf~214_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1404_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1404 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1405 (
// Equation(s):
// \CPU_RISCV|regs|rf~1405_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1404_combout  & (\CPU_RISCV|regs|rf~246_q )) # (!\CPU_RISCV|regs|rf~1404_combout  & ((\CPU_RISCV|regs|rf~182_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1404_combout ))))

	.dataa(\CPU_RISCV|regs|rf~246_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~182_q ),
	.datad(\CPU_RISCV|regs|rf~1404_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1405_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1405 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2001 (
// Equation(s):
// \CPU_RISCV|regs|rf~2001_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1405_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1406_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1406_combout ),
	.datad(\CPU_RISCV|regs|rf~1405_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2001_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2001 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1409 (
// Equation(s):
// \CPU_RISCV|regs|rf~1409_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~2001_combout  & (\CPU_RISCV|regs|rf~1408_combout )) # (!\CPU_RISCV|regs|rf~2001_combout  & ((\CPU_RISCV|regs|rf~1403_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~2001_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1408_combout ),
	.datac(\CPU_RISCV|regs|rf~1403_combout ),
	.datad(\CPU_RISCV|regs|rf~2001_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1409_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1409 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[22]~19 (
// Equation(s):
// \CPU_RISCV|regs|rd2[22]~19_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1417_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1409_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout 
//  & ((\CPU_RISCV|regs|rf~1409_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1417_combout ),
	.datad(\CPU_RISCV|regs|rf~1409_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[22]~19 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[22]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|Add1~44 (
// Equation(s):
// \CPU_RISCV|Add1~44_combout  = ((\CPU_RISCV|regs|rd2[22]~19_combout  $ (\CPU_RISCV|regs|rd1[22]~21_combout  $ (!\CPU_RISCV|Add1~43 )))) # (GND)
// \CPU_RISCV|Add1~45  = CARRY((\CPU_RISCV|regs|rd2[22]~19_combout  & ((\CPU_RISCV|regs|rd1[22]~21_combout ) # (!\CPU_RISCV|Add1~43 ))) # (!\CPU_RISCV|regs|rd2[22]~19_combout  & (\CPU_RISCV|regs|rd1[22]~21_combout  & !\CPU_RISCV|Add1~43 )))

	.dataa(\CPU_RISCV|regs|rd2[22]~19_combout ),
	.datab(\CPU_RISCV|regs|rd1[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~43 ),
	.combout(\CPU_RISCV|Add1~44_combout ),
	.cout(\CPU_RISCV|Add1~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1398 (
// Equation(s):
// \CPU_RISCV|regs|rf~1398_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~470_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~214_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~470_q ),
	.datac(\CPU_RISCV|regs|rf~214_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1398_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1398 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1399 (
// Equation(s):
// \CPU_RISCV|regs|rf~1399_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1398_combout  & (\CPU_RISCV|regs|rf~502_q )) # (!\CPU_RISCV|regs|rf~1398_combout  & ((\CPU_RISCV|regs|rf~246_q ))))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1398_combout ))))

	.dataa(\CPU_RISCV|regs|rf~502_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~246_q ),
	.datad(\CPU_RISCV|regs|rf~1398_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1399_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1399 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1915 (
// Equation(s):
// \CPU_RISCV|regs|rf~1915_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1399_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1401_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1399_combout ),
	.datad(\CPU_RISCV|regs|rf~1401_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1915_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1915 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|regs|rf~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~26 (
// Equation(s):
// \CPU_RISCV|Equal16~26_combout  = \CPU_RISCV|regs|rd2[22]~19_combout  $ (((\CPU_RISCV|regs|rf~1915_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(\CPU_RISCV|regs|rf~1915_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[22]~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~26 .lut_mask = 16'hF50A;
defparam \CPU_RISCV|Equal16~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~25 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~25_combout  = (\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1914_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1915_combout )))

	.dataa(\CPU_RISCV|regs|rf~1914_combout ),
	.datab(\CPU_RISCV|regs|rf~1915_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~25 .lut_mask = 16'hACAC;
defparam \CPU_RISCV|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~26 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~26_combout  = (\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|ShiftLeft0~24_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~25_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~24_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~26 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~27 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~27_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~23_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~26_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~23_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~27 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|comb~134 (
// Equation(s):
// \CPU_RISCV|comb~134_combout  = (\CPU_RISCV|result~12_combout  & (!\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~27_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|imm[3]~111_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~134 .lut_mask = 16'h0C00;
defparam \CPU_RISCV|comb~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|comb~135 (
// Equation(s):
// \CPU_RISCV|comb~135_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~66_combout ) # ((\CPU_RISCV|comb~128_combout  & \CPU_RISCV|ShiftLeft0~72_combout )))) # (!\CPU_RISCV|comb~127_combout  & (\CPU_RISCV|comb~128_combout  & 
// (\CPU_RISCV|ShiftLeft0~72_combout )))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|comb~128_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~72_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~135 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|comb~136 (
// Equation(s):
// \CPU_RISCV|comb~136_combout  = (\CPU_RISCV|comb~134_combout ) # ((\CPU_RISCV|comb~135_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~44_combout )))

	.dataa(\CPU_RISCV|result~12_combout ),
	.datab(\CPU_RISCV|comb~134_combout ),
	.datac(\CPU_RISCV|comb~135_combout ),
	.datad(\CPU_RISCV|Add3~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~136 .lut_mask = 16'hFDFC;
defparam \CPU_RISCV|comb~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|comb~137 (
// Equation(s):
// \CPU_RISCV|comb~137_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~44_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~136_combout )))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|comb~136_combout ),
	.datad(\CPU_RISCV|Add2~44_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~137 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|comb~138 (
// Equation(s):
// \CPU_RISCV|comb~138_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~137_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~137_combout  & (\CPU_RISCV|imm[22]~102_combout )) # (!\CPU_RISCV|comb~137_combout  & 
// ((\CPU_RISCV|Equal16~26_combout )))))

	.dataa(\CPU_RISCV|imm[22]~102_combout ),
	.datab(\CPU_RISCV|Equal16~26_combout ),
	.datac(\CPU_RISCV|comb~68_combout ),
	.datad(\CPU_RISCV|comb~137_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~138 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|comb~139 (
// Equation(s):
// \CPU_RISCV|comb~139_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~138_combout ) # ((\CPU_RISCV|comb~269_combout  & \CPU_RISCV|Add1~44_combout )))) # (!\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~269_combout  & 
// (\CPU_RISCV|Add1~44_combout )))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\CPU_RISCV|comb~269_combout ),
	.datac(\CPU_RISCV|Add1~44_combout ),
	.datad(\CPU_RISCV|comb~138_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~139 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~278feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~278feeder_combout  = \CPU_RISCV|comb~139_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~139_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~278feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y37_N29
dffeas \CPU_RISCV|regs|rf~278 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~278 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1400 (
// Equation(s):
// \CPU_RISCV|regs|rf~1400_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~54_q ) # ((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~22_q  & !\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~54_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~22_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1400_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1400 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1401 (
// Equation(s):
// \CPU_RISCV|regs|rf~1401_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1400_combout  & ((\CPU_RISCV|regs|rf~310_q ))) # (!\CPU_RISCV|regs|rf~1400_combout  & (\CPU_RISCV|regs|rf~278_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1400_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~278_q ),
	.datac(\CPU_RISCV|regs|rf~310_q ),
	.datad(\CPU_RISCV|regs|rf~1400_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1401_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1401 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[22]~21 (
// Equation(s):
// \CPU_RISCV|regs|rd1[22]~21_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1399_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1401_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1401_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1399_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[22]~21 .lut_mask = 16'h00E2;
defparam \CPU_RISCV|regs|rd1[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|Add2~44 (
// Equation(s):
// \CPU_RISCV|Add2~44_combout  = ((\CPU_RISCV|imm[22]~102_combout  $ (\CPU_RISCV|regs|rd1[22]~21_combout  $ (!\CPU_RISCV|Add2~43 )))) # (GND)
// \CPU_RISCV|Add2~45  = CARRY((\CPU_RISCV|imm[22]~102_combout  & ((\CPU_RISCV|regs|rd1[22]~21_combout ) # (!\CPU_RISCV|Add2~43 ))) # (!\CPU_RISCV|imm[22]~102_combout  & (\CPU_RISCV|regs|rd1[22]~21_combout  & !\CPU_RISCV|Add2~43 )))

	.dataa(\CPU_RISCV|imm[22]~102_combout ),
	.datab(\CPU_RISCV|regs|rd1[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~43 ),
	.combout(\CPU_RISCV|Add2~44_combout ),
	.cout(\CPU_RISCV|Add2~45 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~44 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~105 (
// Equation(s):
// \CPU_RISCV|Add0~105_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~44_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~44_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|Add3~44_combout ),
	.datac(\CPU_RISCV|Add2~44_combout ),
	.datad(\CPU_RISCV|pc[13]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~105 .lut_mask = 16'hFFE4;
defparam \CPU_RISCV|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~106 (
// Equation(s):
// \CPU_RISCV|Add0~106_combout  = (\CPU_RISCV|Add0~105_combout  & ((\CPU_RISCV|Add0~58_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~58_combout ),
	.datad(\CPU_RISCV|Add0~105_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~106 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~107 (
// Equation(s):
// \CPU_RISCV|Add0~107_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~106_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~58_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~106_combout )))))

	.dataa(\CPU_RISCV|Add0~58_combout ),
	.datab(\CPU_RISCV|Add0~106_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~107 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|Add0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y27_N5
dffeas \CPU_RISCV|pc[22] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[22] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~60 (
// Equation(s):
// \CPU_RISCV|Add0~60_combout  = (\CPU_RISCV|pc [23] & (!\CPU_RISCV|Add0~59 )) # (!\CPU_RISCV|pc [23] & ((\CPU_RISCV|Add0~59 ) # (GND)))
// \CPU_RISCV|Add0~61  = CARRY((!\CPU_RISCV|Add0~59 ) # (!\CPU_RISCV|pc [23]))

	.dataa(\CPU_RISCV|pc [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~59 ),
	.combout(\CPU_RISCV|Add0~60_combout ),
	.cout(\CPU_RISCV|Add0~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~60 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|imm[23]~101 (
// Equation(s):
// \CPU_RISCV|imm[23]~101_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~31_combout  & \CPU_RISCV|imm[20]~115_combout ))

	.dataa(\imem|RAM~31_combout ),
	.datab(\CPU_RISCV|imm[9]~98_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|imm[20]~115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[23]~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[23]~101 .lut_mask = 16'hEECC;
defparam \CPU_RISCV|imm[23]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneive_lcell_comb \CPU_RISCV|Add3~46 (
// Equation(s):
// \CPU_RISCV|Add3~46_combout  = (\CPU_RISCV|pc [23] & ((\CPU_RISCV|imm[23]~101_combout  & (\CPU_RISCV|Add3~45  & VCC)) # (!\CPU_RISCV|imm[23]~101_combout  & (!\CPU_RISCV|Add3~45 )))) # (!\CPU_RISCV|pc [23] & ((\CPU_RISCV|imm[23]~101_combout  & 
// (!\CPU_RISCV|Add3~45 )) # (!\CPU_RISCV|imm[23]~101_combout  & ((\CPU_RISCV|Add3~45 ) # (GND)))))
// \CPU_RISCV|Add3~47  = CARRY((\CPU_RISCV|pc [23] & (!\CPU_RISCV|imm[23]~101_combout  & !\CPU_RISCV|Add3~45 )) # (!\CPU_RISCV|pc [23] & ((!\CPU_RISCV|Add3~45 ) # (!\CPU_RISCV|imm[23]~101_combout ))))

	.dataa(\CPU_RISCV|pc [23]),
	.datab(\CPU_RISCV|imm[23]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~45 ),
	.combout(\CPU_RISCV|Add3~46_combout ),
	.cout(\CPU_RISCV|Add3~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~311feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~311feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~311feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N1
dffeas \CPU_RISCV|regs|rf~311 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~311 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \CPU_RISCV|regs|rf~279 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~279 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~23feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~23feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~23feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~23feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~23feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N7
dffeas \CPU_RISCV|regs|rf~23 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~23 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N13
dffeas \CPU_RISCV|regs|rf~55 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~55 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1376 (
// Equation(s):
// \CPU_RISCV|regs|rf~1376_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~55_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~23_q ))))

	.dataa(\CPU_RISCV|regs|rf~23_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~55_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1376_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1376 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1377 (
// Equation(s):
// \CPU_RISCV|regs|rf~1377_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1376_combout  & (\CPU_RISCV|regs|rf~311_q )) # (!\CPU_RISCV|regs|rf~1376_combout  & ((\CPU_RISCV|regs|rf~279_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1376_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~311_q ),
	.datac(\CPU_RISCV|regs|rf~279_q ),
	.datad(\CPU_RISCV|regs|rf~1376_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1377_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1377 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1916 (
// Equation(s):
// \CPU_RISCV|regs|rf~1916_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1375_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1377_combout )))

	.dataa(\CPU_RISCV|regs|rf~1375_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rf~1377_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1916_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1916 .lut_mask = 16'hBB88;
defparam \CPU_RISCV|regs|rf~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~439feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~439feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~133_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~439feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y34_N1
dffeas \CPU_RISCV|regs|rf~439 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~439 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N11
dffeas \CPU_RISCV|regs|rf~407 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~407 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1385 (
// Equation(s):
// \CPU_RISCV|regs|rf~1385_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~439_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~407_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~439_q ),
	.datac(\CPU_RISCV|regs|rf~407_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1385_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1385 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \CPU_RISCV|regs|rf~503 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~503 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \CPU_RISCV|regs|rf~471 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~471 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1386 (
// Equation(s):
// \CPU_RISCV|regs|rf~1386_combout  = (\CPU_RISCV|regs|rf~1385_combout  & ((\CPU_RISCV|regs|rf~503_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1385_combout  & (((\CPU_RISCV|regs|rf~471_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1385_combout ),
	.datab(\CPU_RISCV|regs|rf~503_q ),
	.datac(\CPU_RISCV|regs|rf~471_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1386_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1386 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \CPU_RISCV|regs|rf~215 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~215 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~183feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~183feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~183feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \CPU_RISCV|regs|rf~183 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~183 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y36_N13
dffeas \CPU_RISCV|regs|rf~151 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~151 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1378 (
// Equation(s):
// \CPU_RISCV|regs|rf~1378_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~183_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~151_q )))))

	.dataa(\CPU_RISCV|regs|rf~183_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~151_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1378_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1378 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1379 (
// Equation(s):
// \CPU_RISCV|regs|rf~1379_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1378_combout  & ((\CPU_RISCV|regs|rf~247_q ))) # (!\CPU_RISCV|regs|rf~1378_combout  & (\CPU_RISCV|regs|rf~215_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1378_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~215_q ),
	.datac(\CPU_RISCV|regs|rf~247_q ),
	.datad(\CPU_RISCV|regs|rf~1378_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1379_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1379 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N15
dffeas \CPU_RISCV|regs|rf~119 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~119 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \CPU_RISCV|regs|rf~87 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~87 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1382 (
// Equation(s):
// \CPU_RISCV|regs|rf~1382_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~87_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~23_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~23_q ),
	.datac(\CPU_RISCV|regs|rf~87_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1382_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1382 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1383 (
// Equation(s):
// \CPU_RISCV|regs|rf~1383_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1382_combout  & ((\CPU_RISCV|regs|rf~119_q ))) # (!\CPU_RISCV|regs|rf~1382_combout  & (\CPU_RISCV|regs|rf~55_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1382_combout ))))

	.dataa(\CPU_RISCV|regs|rf~55_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~119_q ),
	.datad(\CPU_RISCV|regs|rf~1382_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1383_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1383 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N7
dffeas \CPU_RISCV|regs|rf~375 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~375 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N19
dffeas \CPU_RISCV|regs|rf~343 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~343 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1380 (
// Equation(s):
// \CPU_RISCV|regs|rf~1380_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~343_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~279_q )))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~343_q ),
	.datad(\CPU_RISCV|regs|rf~279_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1380_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1380 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1381 (
// Equation(s):
// \CPU_RISCV|regs|rf~1381_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1380_combout  & ((\CPU_RISCV|regs|rf~375_q ))) # (!\CPU_RISCV|regs|rf~1380_combout  & (\CPU_RISCV|regs|rf~311_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1380_combout ))))

	.dataa(\CPU_RISCV|regs|rf~311_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~375_q ),
	.datad(\CPU_RISCV|regs|rf~1380_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1381_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1381 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1384 (
// Equation(s):
// \CPU_RISCV|regs|rf~1384_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1381_combout ))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1383_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1383_combout ),
	.datad(\CPU_RISCV|regs|rf~1381_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1384_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1384 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1387 (
// Equation(s):
// \CPU_RISCV|regs|rf~1387_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1384_combout  & (\CPU_RISCV|regs|rf~1386_combout )) # (!\CPU_RISCV|regs|rf~1384_combout  & ((\CPU_RISCV|regs|rf~1379_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1384_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1386_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1379_combout ),
	.datad(\CPU_RISCV|regs|rf~1384_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1387_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1387 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y33_N13
dffeas \CPU_RISCV|regs|rf~1015 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1015 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N25
dffeas \CPU_RISCV|regs|rf~759 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~759 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~887feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~887feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~887feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y31_N29
dffeas \CPU_RISCV|regs|rf~887 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~887 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y31_N23
dffeas \CPU_RISCV|regs|rf~631 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~631 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1395 (
// Equation(s):
// \CPU_RISCV|regs|rf~1395_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~887_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~631_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~887_q ),
	.datac(\CPU_RISCV|regs|rf~631_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1395_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1395 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1396 (
// Equation(s):
// \CPU_RISCV|regs|rf~1396_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1395_combout  & (\CPU_RISCV|regs|rf~1015_q )) # (!\CPU_RISCV|regs|rf~1395_combout  & ((\CPU_RISCV|regs|rf~759_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1395_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1015_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~759_q ),
	.datad(\CPU_RISCV|regs|rf~1395_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1396_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1396 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~951feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~951feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~951feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N3
dffeas \CPU_RISCV|regs|rf~951 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~951 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N25
dffeas \CPU_RISCV|regs|rf~695 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~695 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~823feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~823feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~823feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N21
dffeas \CPU_RISCV|regs|rf~823 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~823 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N11
dffeas \CPU_RISCV|regs|rf~567 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~567 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1388 (
// Equation(s):
// \CPU_RISCV|regs|rf~1388_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~823_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~567_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~823_q ),
	.datac(\CPU_RISCV|regs|rf~567_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1388_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1388 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1389 (
// Equation(s):
// \CPU_RISCV|regs|rf~1389_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1388_combout  & (\CPU_RISCV|regs|rf~951_q )) # (!\CPU_RISCV|regs|rf~1388_combout  & ((\CPU_RISCV|regs|rf~695_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1388_combout ))))

	.dataa(\CPU_RISCV|regs|rf~951_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~695_q ),
	.datad(\CPU_RISCV|regs|rf~1388_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1389_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1389 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~855feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~855feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~855feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N19
dffeas \CPU_RISCV|regs|rf~855 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~855 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N29
dffeas \CPU_RISCV|regs|rf~983 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~983 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~727feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~727feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~727feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y36_N17
dffeas \CPU_RISCV|regs|rf~727 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~727 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y36_N31
dffeas \CPU_RISCV|regs|rf~599 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~599 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1390 (
// Equation(s):
// \CPU_RISCV|regs|rf~1390_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~727_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~599_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~727_q ),
	.datac(\CPU_RISCV|regs|rf~599_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1390_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1390 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1391 (
// Equation(s):
// \CPU_RISCV|regs|rf~1391_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1390_combout  & ((\CPU_RISCV|regs|rf~983_q ))) # (!\CPU_RISCV|regs|rf~1390_combout  & (\CPU_RISCV|regs|rf~855_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1390_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~855_q ),
	.datac(\CPU_RISCV|regs|rf~983_q ),
	.datad(\CPU_RISCV|regs|rf~1390_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1391_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1391 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~791feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~791feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~791feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~791feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~791feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N29
dffeas \CPU_RISCV|regs|rf~791 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~791 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N7
dffeas \CPU_RISCV|regs|rf~919 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~919 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~663feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~663feeder_combout  = \CPU_RISCV|comb~133_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~133_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~663feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N25
dffeas \CPU_RISCV|regs|rf~663 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~663 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N27
dffeas \CPU_RISCV|regs|rf~535 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~535 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1392 (
// Equation(s):
// \CPU_RISCV|regs|rf~1392_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~663_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~535_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~663_q ),
	.datac(\CPU_RISCV|regs|rf~535_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1392_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1392 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1393 (
// Equation(s):
// \CPU_RISCV|regs|rf~1393_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1392_combout  & ((\CPU_RISCV|regs|rf~919_q ))) # (!\CPU_RISCV|regs|rf~1392_combout  & (\CPU_RISCV|regs|rf~791_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1392_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~791_q ),
	.datac(\CPU_RISCV|regs|rf~919_q ),
	.datad(\CPU_RISCV|regs|rf~1392_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1393_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1393 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1394 (
// Equation(s):
// \CPU_RISCV|regs|rf~1394_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1391_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~1393_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1391_combout ),
	.datad(\CPU_RISCV|regs|rf~1393_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1394_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1394 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1397 (
// Equation(s):
// \CPU_RISCV|regs|rf~1397_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1394_combout  & (\CPU_RISCV|regs|rf~1396_combout )) # (!\CPU_RISCV|regs|rf~1394_combout  & ((\CPU_RISCV|regs|rf~1389_combout ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1394_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1396_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1389_combout ),
	.datad(\CPU_RISCV|regs|rf~1394_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1397_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1397 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[23]~18 (
// Equation(s):
// \CPU_RISCV|regs|rd2[23]~18_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1387_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1397_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & 
// (((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1397_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|regs|rf~1387_combout ),
	.datac(\CPU_RISCV|RS2[4]~35_combout ),
	.datad(\CPU_RISCV|regs|rf~1397_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[23]~18 .lut_mask = 16'hF888;
defparam \CPU_RISCV|regs|rd2[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|Equal16~27 (
// Equation(s):
// \CPU_RISCV|Equal16~27_combout  = \CPU_RISCV|regs|rd2[23]~18_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1916_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1916_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[23]~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~27 .lut_mask = 16'hBB44;
defparam \CPU_RISCV|Equal16~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~12 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~12_combout  = (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1915_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1916_combout ))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|regs|rf~1916_combout ),
	.datad(\CPU_RISCV|regs|rf~1915_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~12 .lut_mask = 16'h3210;
defparam \CPU_RISCV|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~11 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~11_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1913_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1914_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1913_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|regs|rf~1914_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~11 .lut_mask = 16'hB080;
defparam \CPU_RISCV|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~13 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~13_combout  = (\CPU_RISCV|ShiftLeft0~12_combout ) # (\CPU_RISCV|ShiftLeft0~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~12_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~13 .lut_mask = 16'hFFF0;
defparam \CPU_RISCV|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~14 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~14_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~10_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~13_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~13_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~10_combout ),
	.datad(\CPU_RISCV|imm[2]~112_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~14 .lut_mask = 16'h5044;
defparam \CPU_RISCV|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|comb~126 (
// Equation(s):
// \CPU_RISCV|comb~126_combout  = (!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|result~12_combout  & \CPU_RISCV|ShiftLeft0~14_combout ))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~126 .lut_mask = 16'h4400;
defparam \CPU_RISCV|comb~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|comb~129 (
// Equation(s):
// \CPU_RISCV|comb~129_combout  = (\CPU_RISCV|comb~127_combout  & ((\CPU_RISCV|ShiftLeft0~50_combout ) # ((\CPU_RISCV|comb~128_combout  & \CPU_RISCV|ShiftLeft0~57_combout )))) # (!\CPU_RISCV|comb~127_combout  & (\CPU_RISCV|comb~128_combout  & 
// (\CPU_RISCV|ShiftLeft0~57_combout )))

	.dataa(\CPU_RISCV|comb~127_combout ),
	.datab(\CPU_RISCV|comb~128_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~57_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~129 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|comb~130 (
// Equation(s):
// \CPU_RISCV|comb~130_combout  = (\CPU_RISCV|comb~126_combout ) # ((\CPU_RISCV|comb~129_combout ) # ((!\CPU_RISCV|result~12_combout  & \CPU_RISCV|Add3~46_combout )))

	.dataa(\CPU_RISCV|comb~126_combout ),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|comb~129_combout ),
	.datad(\CPU_RISCV|Add3~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~130 .lut_mask = 16'hFBFA;
defparam \CPU_RISCV|comb~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|comb~131 (
// Equation(s):
// \CPU_RISCV|comb~131_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~46_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~130_combout ))))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|Add2~46_combout ),
	.datad(\CPU_RISCV|comb~130_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~131 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|comb~132 (
// Equation(s):
// \CPU_RISCV|comb~132_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~131_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~131_combout  & (\CPU_RISCV|imm[23]~101_combout )) # (!\CPU_RISCV|comb~131_combout  & 
// ((\CPU_RISCV|Equal16~27_combout )))))

	.dataa(\CPU_RISCV|comb~68_combout ),
	.datab(\CPU_RISCV|imm[23]~101_combout ),
	.datac(\CPU_RISCV|Equal16~27_combout ),
	.datad(\CPU_RISCV|comb~131_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~132 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|Add1~46 (
// Equation(s):
// \CPU_RISCV|Add1~46_combout  = (\CPU_RISCV|regs|rd1[23]~20_combout  & ((\CPU_RISCV|regs|rd2[23]~18_combout  & (\CPU_RISCV|Add1~45  & VCC)) # (!\CPU_RISCV|regs|rd2[23]~18_combout  & (!\CPU_RISCV|Add1~45 )))) # (!\CPU_RISCV|regs|rd1[23]~20_combout  & 
// ((\CPU_RISCV|regs|rd2[23]~18_combout  & (!\CPU_RISCV|Add1~45 )) # (!\CPU_RISCV|regs|rd2[23]~18_combout  & ((\CPU_RISCV|Add1~45 ) # (GND)))))
// \CPU_RISCV|Add1~47  = CARRY((\CPU_RISCV|regs|rd1[23]~20_combout  & (!\CPU_RISCV|regs|rd2[23]~18_combout  & !\CPU_RISCV|Add1~45 )) # (!\CPU_RISCV|regs|rd1[23]~20_combout  & ((!\CPU_RISCV|Add1~45 ) # (!\CPU_RISCV|regs|rd2[23]~18_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[23]~20_combout ),
	.datab(\CPU_RISCV|regs|rd2[23]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~45 ),
	.combout(\CPU_RISCV|Add1~46_combout ),
	.cout(\CPU_RISCV|Add1~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|comb~133 (
// Equation(s):
// \CPU_RISCV|comb~133_combout  = (\CPU_RISCV|comb~269_combout  & ((\CPU_RISCV|Add1~46_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~132_combout )))) # (!\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|comb~268_combout  & 
// (\CPU_RISCV|comb~132_combout )))

	.dataa(\CPU_RISCV|comb~269_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~132_combout ),
	.datad(\CPU_RISCV|Add1~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~133 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y36_N15
dffeas \CPU_RISCV|regs|rf~247 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~247 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1374 (
// Equation(s):
// \CPU_RISCV|regs|rf~1374_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~471_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~215_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~471_q ),
	.datac(\CPU_RISCV|regs|rf~215_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1374_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1374 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1375 (
// Equation(s):
// \CPU_RISCV|regs|rf~1375_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1374_combout  & ((\CPU_RISCV|regs|rf~503_q ))) # (!\CPU_RISCV|regs|rf~1374_combout  & (\CPU_RISCV|regs|rf~247_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1374_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~247_q ),
	.datac(\CPU_RISCV|regs|rf~503_q ),
	.datad(\CPU_RISCV|regs|rf~1374_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1375_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1375 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[23]~20 (
// Equation(s):
// \CPU_RISCV|regs|rd1[23]~20_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1375_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1377_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1375_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1377_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[23]~20 .lut_mask = 16'h2320;
defparam \CPU_RISCV|regs|rd1[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|Add2~46 (
// Equation(s):
// \CPU_RISCV|Add2~46_combout  = (\CPU_RISCV|regs|rd1[23]~20_combout  & ((\CPU_RISCV|imm[23]~101_combout  & (\CPU_RISCV|Add2~45  & VCC)) # (!\CPU_RISCV|imm[23]~101_combout  & (!\CPU_RISCV|Add2~45 )))) # (!\CPU_RISCV|regs|rd1[23]~20_combout  & 
// ((\CPU_RISCV|imm[23]~101_combout  & (!\CPU_RISCV|Add2~45 )) # (!\CPU_RISCV|imm[23]~101_combout  & ((\CPU_RISCV|Add2~45 ) # (GND)))))
// \CPU_RISCV|Add2~47  = CARRY((\CPU_RISCV|regs|rd1[23]~20_combout  & (!\CPU_RISCV|imm[23]~101_combout  & !\CPU_RISCV|Add2~45 )) # (!\CPU_RISCV|regs|rd1[23]~20_combout  & ((!\CPU_RISCV|Add2~45 ) # (!\CPU_RISCV|imm[23]~101_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[23]~20_combout ),
	.datab(\CPU_RISCV|imm[23]~101_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~45 ),
	.combout(\CPU_RISCV|Add2~46_combout ),
	.cout(\CPU_RISCV|Add2~47 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~46 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|Add0~102 (
// Equation(s):
// \CPU_RISCV|Add0~102_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~46_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~46_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~46_combout ),
	.datad(\CPU_RISCV|Add2~46_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~102 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~103 (
// Equation(s):
// \CPU_RISCV|Add0~103_combout  = (\CPU_RISCV|Add0~102_combout  & ((\CPU_RISCV|Add0~60_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~60_combout ),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add0~102_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~103 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~104 (
// Equation(s):
// \CPU_RISCV|Add0~104_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~103_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~60_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~103_combout )))))

	.dataa(\CPU_RISCV|Add0~60_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~104 .lut_mask = 16'hEF20;
defparam \CPU_RISCV|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N7
dffeas \CPU_RISCV|pc[23] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[23] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~62 (
// Equation(s):
// \CPU_RISCV|Add0~62_combout  = (\CPU_RISCV|pc [24] & (\CPU_RISCV|Add0~61  $ (GND))) # (!\CPU_RISCV|pc [24] & (!\CPU_RISCV|Add0~61  & VCC))
// \CPU_RISCV|Add0~63  = CARRY((\CPU_RISCV|pc [24] & !\CPU_RISCV|Add0~61 ))

	.dataa(\CPU_RISCV|pc [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~61 ),
	.combout(\CPU_RISCV|Add0~62_combout ),
	.cout(\CPU_RISCV|Add0~63 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~62 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add3~48 (
// Equation(s):
// \CPU_RISCV|Add3~48_combout  = ((\CPU_RISCV|imm[14]~122_combout  $ (\CPU_RISCV|pc [24] $ (!\CPU_RISCV|Add3~47 )))) # (GND)
// \CPU_RISCV|Add3~49  = CARRY((\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|pc [24]) # (!\CPU_RISCV|Add3~47 ))) # (!\CPU_RISCV|imm[14]~122_combout  & (\CPU_RISCV|pc [24] & !\CPU_RISCV|Add3~47 )))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|pc [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~47 ),
	.combout(\CPU_RISCV|Add3~48_combout ),
	.cout(\CPU_RISCV|Add3~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X70_Y32_N13
dffeas \CPU_RISCV|regs|rf~504 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~504 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N5
dffeas \CPU_RISCV|regs|rf~440 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~440 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~472feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~472feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~472feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N3
dffeas \CPU_RISCV|regs|rf~472 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~472 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N31
dffeas \CPU_RISCV|regs|rf~408 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~408 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1363 (
// Equation(s):
// \CPU_RISCV|regs|rf~1363_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~472_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~408_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~472_q ),
	.datac(\CPU_RISCV|regs|rf~408_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1363_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1363 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1364 (
// Equation(s):
// \CPU_RISCV|regs|rf~1364_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1363_combout  & (\CPU_RISCV|regs|rf~504_q )) # (!\CPU_RISCV|regs|rf~1363_combout  & ((\CPU_RISCV|regs|rf~440_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1363_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~504_q ),
	.datac(\CPU_RISCV|regs|rf~440_q ),
	.datad(\CPU_RISCV|regs|rf~1363_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1364_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1364 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N7
dffeas \CPU_RISCV|regs|rf~376 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~376 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N5
dffeas \CPU_RISCV|regs|rf~312 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~312 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \CPU_RISCV|regs|rf~280 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~280 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1358 (
// Equation(s):
// \CPU_RISCV|regs|rf~1358_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~312_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~280_q )))))

	.dataa(\CPU_RISCV|regs|rf~312_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~280_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1358_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1358 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y33_N31
dffeas \CPU_RISCV|regs|rf~344 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~344 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1359 (
// Equation(s):
// \CPU_RISCV|regs|rf~1359_combout  = (\CPU_RISCV|regs|rf~1358_combout  & ((\CPU_RISCV|regs|rf~376_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1358_combout  & (((\CPU_RISCV|regs|rf~344_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~376_q ),
	.datab(\CPU_RISCV|regs|rf~1358_combout ),
	.datac(\CPU_RISCV|regs|rf~344_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1359_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1359 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N19
dffeas \CPU_RISCV|regs|rf~216 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~216 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N23
dffeas \CPU_RISCV|regs|rf~152 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~152 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1360 (
// Equation(s):
// \CPU_RISCV|regs|rf~1360_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~216_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~152_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~216_q ),
	.datac(\CPU_RISCV|regs|rf~152_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1360_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1360 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N21
dffeas \CPU_RISCV|regs|rf~184 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~184 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1361 (
// Equation(s):
// \CPU_RISCV|regs|rf~1361_combout  = (\CPU_RISCV|regs|rf~1360_combout  & ((\CPU_RISCV|regs|rf~248_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1360_combout  & (((\CPU_RISCV|regs|rf~184_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1360_combout ),
	.datab(\CPU_RISCV|regs|rf~248_q ),
	.datac(\CPU_RISCV|regs|rf~184_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1361_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1361 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N15
dffeas \CPU_RISCV|regs|rf~24 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~24 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N29
dffeas \CPU_RISCV|regs|rf~56 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~56 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1362 (
// Equation(s):
// \CPU_RISCV|regs|rf~1362_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~56_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~24_q )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~24_q ),
	.datad(\CPU_RISCV|regs|rf~56_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1362_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1362 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2003 (
// Equation(s):
// \CPU_RISCV|regs|rf~2003_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1361_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~1362_combout )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1361_combout ),
	.datad(\CPU_RISCV|regs|rf~1362_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2003_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2003 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1365 (
// Equation(s):
// \CPU_RISCV|regs|rf~1365_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~2003_combout  & (\CPU_RISCV|regs|rf~1364_combout )) # (!\CPU_RISCV|regs|rf~2003_combout  & ((\CPU_RISCV|regs|rf~1359_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~2003_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1364_combout ),
	.datab(\CPU_RISCV|regs|rf~1359_combout ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|regs|rf~2003_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1365_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1365 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N25
dffeas \CPU_RISCV|regs|rf~984 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~984 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N17
dffeas \CPU_RISCV|regs|rf~728 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~728 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \CPU_RISCV|regs|rf~856 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~856 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \CPU_RISCV|regs|rf~600 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~600 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1366 (
// Equation(s):
// \CPU_RISCV|regs|rf~1366_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~856_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~600_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~856_q ),
	.datac(\CPU_RISCV|regs|rf~600_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1366_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1366 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1367 (
// Equation(s):
// \CPU_RISCV|regs|rf~1367_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1366_combout  & (\CPU_RISCV|regs|rf~984_q )) # (!\CPU_RISCV|regs|rf~1366_combout  & ((\CPU_RISCV|regs|rf~728_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1366_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~984_q ),
	.datac(\CPU_RISCV|regs|rf~728_q ),
	.datad(\CPU_RISCV|regs|rf~1366_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1367_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1367 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~792feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~792feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~792feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N15
dffeas \CPU_RISCV|regs|rf~792 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~792 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N25
dffeas \CPU_RISCV|regs|rf~536 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~536 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1370 (
// Equation(s):
// \CPU_RISCV|regs|rf~1370_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~792_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~536_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~792_q ),
	.datac(\CPU_RISCV|regs|rf~536_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1370_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1370 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~696feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~696feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~696feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \CPU_RISCV|regs|rf~696 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~696 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N27
dffeas \CPU_RISCV|regs|rf~568 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~568 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1368 (
// Equation(s):
// \CPU_RISCV|regs|rf~1368_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~696_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~568_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~696_q ),
	.datac(\CPU_RISCV|regs|rf~568_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1368_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1368 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \CPU_RISCV|regs|rf~952 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~952 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~824feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~824feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~125_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~824feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \CPU_RISCV|regs|rf~824 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~824 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1369 (
// Equation(s):
// \CPU_RISCV|regs|rf~1369_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1368_combout  & (\CPU_RISCV|regs|rf~952_q )) # (!\CPU_RISCV|regs|rf~1368_combout  & ((\CPU_RISCV|regs|rf~824_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1368_combout ))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1368_combout ),
	.datac(\CPU_RISCV|regs|rf~952_q ),
	.datad(\CPU_RISCV|regs|rf~824_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1369_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1369 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2002 (
// Equation(s):
// \CPU_RISCV|regs|rf~2002_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1369_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1370_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1370_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|RS2[0]~36_combout ),
	.datad(\CPU_RISCV|regs|rf~1369_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2002_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2002 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|regs|rf~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \CPU_RISCV|regs|rf~1016 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1016 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~760feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~760feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~760feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N29
dffeas \CPU_RISCV|regs|rf~760 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~760 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N19
dffeas \CPU_RISCV|regs|rf~632 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~632 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1371 (
// Equation(s):
// \CPU_RISCV|regs|rf~1371_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~760_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~632_q )))))

	.dataa(\CPU_RISCV|regs|rf~760_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~632_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1371_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1371 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \CPU_RISCV|regs|rf~888 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~125_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~888 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1372 (
// Equation(s):
// \CPU_RISCV|regs|rf~1372_combout  = (\CPU_RISCV|regs|rf~1371_combout  & ((\CPU_RISCV|regs|rf~1016_q ) # ((!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1371_combout  & (((\CPU_RISCV|regs|rf~888_q  & \CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1016_q ),
	.datab(\CPU_RISCV|regs|rf~1371_combout ),
	.datac(\CPU_RISCV|regs|rf~888_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1372_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1372 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1373 (
// Equation(s):
// \CPU_RISCV|regs|rf~1373_combout  = (\CPU_RISCV|regs|rf~2002_combout  & (((\CPU_RISCV|regs|rf~1372_combout ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~2002_combout  & (\CPU_RISCV|regs|rf~1367_combout  & (\CPU_RISCV|RS2[2]~38_combout )))

	.dataa(\CPU_RISCV|regs|rf~1367_combout ),
	.datab(\CPU_RISCV|regs|rf~2002_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1372_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1373_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1373 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|regs|rf~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[24]~17 (
// Equation(s):
// \CPU_RISCV|regs|rd2[24]~17_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1373_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1365_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout 
//  & (\CPU_RISCV|regs|rf~1365_combout )))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1365_combout ),
	.datad(\CPU_RISCV|regs|rf~1373_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[24]~17 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|Add1~48 (
// Equation(s):
// \CPU_RISCV|Add1~48_combout  = ((\CPU_RISCV|regs|rd2[24]~17_combout  $ (\CPU_RISCV|regs|rd1[24]~19_combout  $ (!\CPU_RISCV|Add1~47 )))) # (GND)
// \CPU_RISCV|Add1~49  = CARRY((\CPU_RISCV|regs|rd2[24]~17_combout  & ((\CPU_RISCV|regs|rd1[24]~19_combout ) # (!\CPU_RISCV|Add1~47 ))) # (!\CPU_RISCV|regs|rd2[24]~17_combout  & (\CPU_RISCV|regs|rd1[24]~19_combout  & !\CPU_RISCV|Add1~47 )))

	.dataa(\CPU_RISCV|regs|rd2[24]~17_combout ),
	.datab(\CPU_RISCV|regs|rd1[24]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~47 ),
	.combout(\CPU_RISCV|Add1~48_combout ),
	.cout(\CPU_RISCV|Add1~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1356 (
// Equation(s):
// \CPU_RISCV|regs|rf~1356_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~56_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~24_q ))))

	.dataa(\CPU_RISCV|regs|rf~24_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~56_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1356_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1356 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1357 (
// Equation(s):
// \CPU_RISCV|regs|rf~1357_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1356_combout  & ((\CPU_RISCV|regs|rf~312_q ))) # (!\CPU_RISCV|regs|rf~1356_combout  & (\CPU_RISCV|regs|rf~280_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1356_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~280_q ),
	.datac(\CPU_RISCV|regs|rf~312_q ),
	.datad(\CPU_RISCV|regs|rf~1356_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1357_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1357 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1917 (
// Equation(s):
// \CPU_RISCV|regs|rf~1917_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1355_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1357_combout )))

	.dataa(\CPU_RISCV|regs|rf~1355_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1357_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1917_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1917 .lut_mask = 16'hAFA0;
defparam \CPU_RISCV|regs|rf~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|Equal16~29 (
// Equation(s):
// \CPU_RISCV|Equal16~29_combout  = \CPU_RISCV|regs|rd2[24]~17_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1917_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1917_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[24]~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~29 .lut_mask = 16'hBB44;
defparam \CPU_RISCV|Equal16~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~100 (
// Equation(s):
// \CPU_RISCV|comb~100_combout  = (\CPU_RISCV|imm[4]~121_combout ) # ((\imem|RAM~12_combout  & (!\CPU_RISCV|imm[3]~119_combout  & \CPU_RISCV|imm[2]~94_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|imm[4]~121_combout ),
	.datac(\CPU_RISCV|imm[3]~119_combout ),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~100 .lut_mask = 16'hCECC;
defparam \CPU_RISCV|comb~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~8 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~8_combout  = (\CPU_RISCV|imm[0]~114_combout ) # ((\CPU_RISCV|regs|Equal0~0_combout ) # ((\imem|RAM~12_combout  & \CPU_RISCV|imm[1]~123_combout )))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|imm[1]~123_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~8 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~93 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~93_combout  = (\CPU_RISCV|imm[3]~111_combout  & (!\CPU_RISCV|ShiftLeft0~8_combout  & (!\CPU_RISCV|imm[2]~112_combout ))) # (!\CPU_RISCV|imm[3]~111_combout  & (((!\CPU_RISCV|regs|Equal0~0_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|imm[3]~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~93 .lut_mask = 16'h110F;
defparam \CPU_RISCV|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~98 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~98_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~95_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~97_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~97_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~98 .lut_mask = 16'h5410;
defparam \CPU_RISCV|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~99 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~99_combout  = (\CPU_RISCV|ShiftLeft0~93_combout  & ((\CPU_RISCV|ShiftLeft0~98_combout ) # ((\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|regs|rf~1921_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~93_combout ),
	.datac(\CPU_RISCV|regs|rf~1921_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~99 .lut_mask = 16'hCC80;
defparam \CPU_RISCV|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~89 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~89_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|ShiftLeft0~46_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~24_combout )))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~46_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~89 .lut_mask = 16'h5140;
defparam \CPU_RISCV|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~264 (
// Equation(s):
// \CPU_RISCV|comb~264_combout  = (!\CPU_RISCV|imm[4]~121_combout  & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|imm[3]~119_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|imm[4]~121_combout ),
	.datad(\CPU_RISCV|imm[3]~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~264 .lut_mask = 16'h0E0F;
defparam \CPU_RISCV|comb~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~31 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~31_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1915_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1917_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1917_combout ),
	.datac(\CPU_RISCV|imm[1]~113_combout ),
	.datad(\CPU_RISCV|regs|rf~1915_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~31 .lut_mask = 16'hFC0C;
defparam \CPU_RISCV|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~42 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~42_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1914_combout )) # (!\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1916_combout )))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|rf~1914_combout ),
	.datad(\CPU_RISCV|regs|rf~1916_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~42 .lut_mask = 16'hC480;
defparam \CPU_RISCV|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~43 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~43_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|ShiftLeft0~42_combout ) # ((!\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~31_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~31_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~42_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~43 .lut_mask = 16'h5510;
defparam \CPU_RISCV|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~120 (
// Equation(s):
// \CPU_RISCV|comb~120_combout  = (\CPU_RISCV|comb~100_combout  & (!\CPU_RISCV|comb~264_combout )) # (!\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|comb~264_combout  & (\CPU_RISCV|ShiftLeft0~43_combout )) # (!\CPU_RISCV|comb~264_combout  & 
// ((\CPU_RISCV|ShiftLeft0~92_combout )))))

	.dataa(\CPU_RISCV|comb~100_combout ),
	.datab(\CPU_RISCV|comb~264_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~43_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~120 .lut_mask = 16'h7362;
defparam \CPU_RISCV|comb~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~121 (
// Equation(s):
// \CPU_RISCV|comb~121_combout  = (\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|comb~120_combout  & (\CPU_RISCV|ShiftLeft0~99_combout )) # (!\CPU_RISCV|comb~120_combout  & ((\CPU_RISCV|ShiftLeft0~89_combout ))))) # (!\CPU_RISCV|comb~100_combout  & 
// (((\CPU_RISCV|comb~120_combout ))))

	.dataa(\CPU_RISCV|comb~100_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~99_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~89_combout ),
	.datad(\CPU_RISCV|comb~120_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~121 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|comb~122 (
// Equation(s):
// \CPU_RISCV|comb~122_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~121_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~48_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~48_combout ),
	.datad(\CPU_RISCV|comb~121_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~122 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|comb~123 (
// Equation(s):
// \CPU_RISCV|comb~123_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~122_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~122_combout  & (\CPU_RISCV|imm[14]~122_combout )) # (!\CPU_RISCV|comb~122_combout  & 
// ((\CPU_RISCV|Equal16~29_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(\CPU_RISCV|Equal16~29_combout ),
	.datad(\CPU_RISCV|comb~122_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~123 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|comb~124 (
// Equation(s):
// \CPU_RISCV|comb~124_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~48_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~123_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~48_combout ),
	.datad(\CPU_RISCV|comb~123_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~124 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|comb~125 (
// Equation(s):
// \CPU_RISCV|comb~125_combout  = (\CPU_RISCV|comb~124_combout ) # ((\CPU_RISCV|Add1~48_combout  & (!\CPU_RISCV|comb~268_combout  & !\CPU_RISCV|comb~270_combout )))

	.dataa(\CPU_RISCV|Add1~48_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~124_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~125 .lut_mask = 16'hFF02;
defparam \CPU_RISCV|comb~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~248feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~248feeder_combout  = \CPU_RISCV|comb~125_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~125_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~248feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N17
dffeas \CPU_RISCV|regs|rf~248 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~248 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1354 (
// Equation(s):
// \CPU_RISCV|regs|rf~1354_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~472_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~216_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~472_q ),
	.datac(\CPU_RISCV|regs|rf~216_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1354_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1354 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1355 (
// Equation(s):
// \CPU_RISCV|regs|rf~1355_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1354_combout  & ((\CPU_RISCV|regs|rf~504_q ))) # (!\CPU_RISCV|regs|rf~1354_combout  & (\CPU_RISCV|regs|rf~248_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1354_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~248_q ),
	.datac(\CPU_RISCV|regs|rf~504_q ),
	.datad(\CPU_RISCV|regs|rf~1354_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1355_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1355 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[24]~19 (
// Equation(s):
// \CPU_RISCV|regs|rd1[24]~19_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1355_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1357_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1355_combout ),
	.datab(\CPU_RISCV|regs|rf~1357_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[24]~19 .lut_mask = 16'h00AC;
defparam \CPU_RISCV|regs|rd1[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|Add2~48 (
// Equation(s):
// \CPU_RISCV|Add2~48_combout  = ((\CPU_RISCV|imm[14]~122_combout  $ (\CPU_RISCV|regs|rd1[24]~19_combout  $ (!\CPU_RISCV|Add2~47 )))) # (GND)
// \CPU_RISCV|Add2~49  = CARRY((\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|regs|rd1[24]~19_combout ) # (!\CPU_RISCV|Add2~47 ))) # (!\CPU_RISCV|imm[14]~122_combout  & (\CPU_RISCV|regs|rd1[24]~19_combout  & !\CPU_RISCV|Add2~47 )))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|regs|rd1[24]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~47 ),
	.combout(\CPU_RISCV|Add2~48_combout ),
	.cout(\CPU_RISCV|Add2~49 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~48 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~99 (
// Equation(s):
// \CPU_RISCV|Add0~99_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~48_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~48_combout )))

	.dataa(\CPU_RISCV|Add3~48_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add2~48_combout ),
	.datad(\CPU_RISCV|pc[13]~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~99 .lut_mask = 16'hFFE2;
defparam \CPU_RISCV|Add0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~100 (
// Equation(s):
// \CPU_RISCV|Add0~100_combout  = (\CPU_RISCV|Add0~99_combout  & ((\CPU_RISCV|Add0~62_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~62_combout ),
	.datad(\CPU_RISCV|Add0~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~100 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~101 (
// Equation(s):
// \CPU_RISCV|Add0~101_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~100_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~62_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~100_combout ))))

	.dataa(\CPU_RISCV|Add0~62_combout ),
	.datab(\CPU_RISCV|pc[13]~7_combout ),
	.datac(\CPU_RISCV|Add0~100_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~101 .lut_mask = 16'hF0B8;
defparam \CPU_RISCV|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N17
dffeas \CPU_RISCV|pc[24] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[24] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~64 (
// Equation(s):
// \CPU_RISCV|Add0~64_combout  = (\CPU_RISCV|pc [25] & (!\CPU_RISCV|Add0~63 )) # (!\CPU_RISCV|pc [25] & ((\CPU_RISCV|Add0~63 ) # (GND)))
// \CPU_RISCV|Add0~65  = CARRY((!\CPU_RISCV|Add0~63 ) # (!\CPU_RISCV|pc [25]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~63 ),
	.combout(\CPU_RISCV|Add0~64_combout ),
	.cout(\CPU_RISCV|Add0~65 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~64 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|imm[25]~100 (
// Equation(s):
// \CPU_RISCV|imm[25]~100_combout  = (\CPU_RISCV|imm[9]~98_combout ) # ((\imem|RAM~35_combout  & \CPU_RISCV|imm[20]~115_combout ))

	.dataa(gnd),
	.datab(\imem|RAM~35_combout ),
	.datac(\CPU_RISCV|imm[20]~115_combout ),
	.datad(\CPU_RISCV|imm[9]~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|imm[25]~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|imm[25]~100 .lut_mask = 16'hFFC0;
defparam \CPU_RISCV|imm[25]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~377feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~377feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~377feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N31
dffeas \CPU_RISCV|regs|rf~377 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~377 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N21
dffeas \CPU_RISCV|regs|rf~313 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~313 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y33_N7
dffeas \CPU_RISCV|regs|rf~345 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~345 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1336 (
// Equation(s):
// \CPU_RISCV|regs|rf~1336_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~345_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~281_q ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~281_q ),
	.datac(\CPU_RISCV|regs|rf~345_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1336_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1336 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1337 (
// Equation(s):
// \CPU_RISCV|regs|rf~1337_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1336_combout  & (\CPU_RISCV|regs|rf~377_q )) # (!\CPU_RISCV|regs|rf~1336_combout  & ((\CPU_RISCV|regs|rf~313_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1336_combout ))))

	.dataa(\CPU_RISCV|regs|rf~377_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~313_q ),
	.datad(\CPU_RISCV|regs|rf~1336_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1337_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1337 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N17
dffeas \CPU_RISCV|regs|rf~57 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~57 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y32_N23
dffeas \CPU_RISCV|regs|rf~121 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~121 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~25feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~25feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~25feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~25feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~25feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N19
dffeas \CPU_RISCV|regs|rf~25 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~25 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N29
dffeas \CPU_RISCV|regs|rf~89 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~89 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1338 (
// Equation(s):
// \CPU_RISCV|regs|rf~1338_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~89_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~25_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~25_q ),
	.datac(\CPU_RISCV|regs|rf~89_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1338_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1338 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1339 (
// Equation(s):
// \CPU_RISCV|regs|rf~1339_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1338_combout  & ((\CPU_RISCV|regs|rf~121_q ))) # (!\CPU_RISCV|regs|rf~1338_combout  & (\CPU_RISCV|regs|rf~57_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1338_combout ))))

	.dataa(\CPU_RISCV|regs|rf~57_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~121_q ),
	.datad(\CPU_RISCV|regs|rf~1338_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1339_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1339 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1340 (
// Equation(s):
// \CPU_RISCV|regs|rf~1340_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1337_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1339_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1337_combout ),
	.datad(\CPU_RISCV|regs|rf~1339_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1340_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1340 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~473feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~473feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~473feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~473feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~473feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N15
dffeas \CPU_RISCV|regs|rf~473 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~473 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~441feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~441feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~441feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N29
dffeas \CPU_RISCV|regs|rf~441 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~441 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N23
dffeas \CPU_RISCV|regs|rf~409 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~409 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1341 (
// Equation(s):
// \CPU_RISCV|regs|rf~1341_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~441_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~409_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~441_q ),
	.datac(\CPU_RISCV|regs|rf~409_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1341_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1341 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y32_N15
dffeas \CPU_RISCV|regs|rf~505 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~505 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1342 (
// Equation(s):
// \CPU_RISCV|regs|rf~1342_combout  = (\CPU_RISCV|regs|rf~1341_combout  & (((\CPU_RISCV|regs|rf~505_q ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1341_combout  & (\CPU_RISCV|regs|rf~473_q  & ((\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~473_q ),
	.datab(\CPU_RISCV|regs|rf~1341_combout ),
	.datac(\CPU_RISCV|regs|rf~505_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1342_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1342 .lut_mask = 16'hE2CC;
defparam \CPU_RISCV|regs|rf~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~249feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~249feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~249feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N13
dffeas \CPU_RISCV|regs|rf~249 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~249 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y32_N17
dffeas \CPU_RISCV|regs|rf~217 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~217 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~185feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~185feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~185feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N1
dffeas \CPU_RISCV|regs|rf~185 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~185 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N7
dffeas \CPU_RISCV|regs|rf~153 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~153 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1334 (
// Equation(s):
// \CPU_RISCV|regs|rf~1334_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~185_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~153_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~185_q ),
	.datac(\CPU_RISCV|regs|rf~153_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1334_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1334 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1335 (
// Equation(s):
// \CPU_RISCV|regs|rf~1335_combout  = (\CPU_RISCV|regs|rf~1334_combout  & ((\CPU_RISCV|regs|rf~249_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1334_combout  & (((\CPU_RISCV|regs|rf~217_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~249_q ),
	.datab(\CPU_RISCV|regs|rf~217_q ),
	.datac(\CPU_RISCV|regs|rf~1334_combout ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1335_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1335 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1343 (
// Equation(s):
// \CPU_RISCV|regs|rf~1343_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1340_combout  & (\CPU_RISCV|regs|rf~1342_combout )) # (!\CPU_RISCV|regs|rf~1340_combout  & ((\CPU_RISCV|regs|rf~1335_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1340_combout ))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1340_combout ),
	.datac(\CPU_RISCV|regs|rf~1342_combout ),
	.datad(\CPU_RISCV|regs|rf~1335_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1343_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1343 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~825feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~825feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~825feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N29
dffeas \CPU_RISCV|regs|rf~825 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~825 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N11
dffeas \CPU_RISCV|regs|rf~569 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~569 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1344 (
// Equation(s):
// \CPU_RISCV|regs|rf~1344_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~825_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~569_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~825_q ),
	.datac(\CPU_RISCV|regs|rf~569_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1344_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1344 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N17
dffeas \CPU_RISCV|regs|rf~697 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~697 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~953feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~953feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~953feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N11
dffeas \CPU_RISCV|regs|rf~953 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~953 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1345 (
// Equation(s):
// \CPU_RISCV|regs|rf~1345_combout  = (\CPU_RISCV|regs|rf~1344_combout  & (((\CPU_RISCV|regs|rf~953_q )) # (!\CPU_RISCV|RS2[2]~38_combout ))) # (!\CPU_RISCV|regs|rf~1344_combout  & (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~697_q )))

	.dataa(\CPU_RISCV|regs|rf~1344_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~697_q ),
	.datad(\CPU_RISCV|regs|rf~953_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1345_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1345 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y31_N5
dffeas \CPU_RISCV|regs|rf~985 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~985 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y28_N25
dffeas \CPU_RISCV|regs|rf~857 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~857 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~729feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~729feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~729feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y29_N21
dffeas \CPU_RISCV|regs|rf~729 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~729 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N21
dffeas \CPU_RISCV|regs|rf~601 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~601 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1346 (
// Equation(s):
// \CPU_RISCV|regs|rf~1346_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~729_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~601_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~729_q ),
	.datac(\CPU_RISCV|regs|rf~601_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1346_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1346 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1347 (
// Equation(s):
// \CPU_RISCV|regs|rf~1347_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1346_combout  & (\CPU_RISCV|regs|rf~985_q )) # (!\CPU_RISCV|regs|rf~1346_combout  & ((\CPU_RISCV|regs|rf~857_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1346_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~985_q ),
	.datac(\CPU_RISCV|regs|rf~857_q ),
	.datad(\CPU_RISCV|regs|rf~1346_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1347_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1347 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~793feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~793feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~119_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~793feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~793feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~793feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \CPU_RISCV|regs|rf~793 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~793 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \CPU_RISCV|regs|rf~921 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~921 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~537feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~537feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~537feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~537feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~537feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N31
dffeas \CPU_RISCV|regs|rf~537 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~537feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~537 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~665feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~665feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~665feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N5
dffeas \CPU_RISCV|regs|rf~665 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~665 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1348 (
// Equation(s):
// \CPU_RISCV|regs|rf~1348_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~665_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~537_q ))))

	.dataa(\CPU_RISCV|regs|rf~537_q ),
	.datab(\CPU_RISCV|regs|rf~665_q ),
	.datac(\CPU_RISCV|RS2[3]~37_combout ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1348_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1348 .lut_mask = 16'hFC0A;
defparam \CPU_RISCV|regs|rf~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1349 (
// Equation(s):
// \CPU_RISCV|regs|rf~1349_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1348_combout  & ((\CPU_RISCV|regs|rf~921_q ))) # (!\CPU_RISCV|regs|rf~1348_combout  & (\CPU_RISCV|regs|rf~793_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1348_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~793_q ),
	.datac(\CPU_RISCV|regs|rf~921_q ),
	.datad(\CPU_RISCV|regs|rf~1348_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1349_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1349 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1350 (
// Equation(s):
// \CPU_RISCV|regs|rf~1350_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1347_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~1349_combout )))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1347_combout ),
	.datad(\CPU_RISCV|regs|rf~1349_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1350_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1350 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N5
dffeas \CPU_RISCV|regs|rf~1017 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1017 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y31_N1
dffeas \CPU_RISCV|regs|rf~761 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~761 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~889feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~889feeder_combout  = \CPU_RISCV|comb~119_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~119_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~889feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~889feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~889feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N25
dffeas \CPU_RISCV|regs|rf~889 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~889feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~889 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N1
dffeas \CPU_RISCV|regs|rf~633 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~633 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1351 (
// Equation(s):
// \CPU_RISCV|regs|rf~1351_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~889_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~633_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~889_q ),
	.datac(\CPU_RISCV|regs|rf~633_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1351_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1351 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1352 (
// Equation(s):
// \CPU_RISCV|regs|rf~1352_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1351_combout  & (\CPU_RISCV|regs|rf~1017_q )) # (!\CPU_RISCV|regs|rf~1351_combout  & ((\CPU_RISCV|regs|rf~761_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1351_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1017_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~761_q ),
	.datad(\CPU_RISCV|regs|rf~1351_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1352_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1352 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1353 (
// Equation(s):
// \CPU_RISCV|regs|rf~1353_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1350_combout  & ((\CPU_RISCV|regs|rf~1352_combout ))) # (!\CPU_RISCV|regs|rf~1350_combout  & (\CPU_RISCV|regs|rf~1345_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1350_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~1345_combout ),
	.datac(\CPU_RISCV|regs|rf~1350_combout ),
	.datad(\CPU_RISCV|regs|rf~1352_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1353_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1353 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[25]~16 (
// Equation(s):
// \CPU_RISCV|regs|rd2[25]~16_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1353_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1343_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout 
//  & (\CPU_RISCV|regs|rf~1343_combout )))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1343_combout ),
	.datad(\CPU_RISCV|regs|rf~1353_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[25]~16 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|Add1~50 (
// Equation(s):
// \CPU_RISCV|Add1~50_combout  = (\CPU_RISCV|regs|rd1[25]~18_combout  & ((\CPU_RISCV|regs|rd2[25]~16_combout  & (\CPU_RISCV|Add1~49  & VCC)) # (!\CPU_RISCV|regs|rd2[25]~16_combout  & (!\CPU_RISCV|Add1~49 )))) # (!\CPU_RISCV|regs|rd1[25]~18_combout  & 
// ((\CPU_RISCV|regs|rd2[25]~16_combout  & (!\CPU_RISCV|Add1~49 )) # (!\CPU_RISCV|regs|rd2[25]~16_combout  & ((\CPU_RISCV|Add1~49 ) # (GND)))))
// \CPU_RISCV|Add1~51  = CARRY((\CPU_RISCV|regs|rd1[25]~18_combout  & (!\CPU_RISCV|regs|rd2[25]~16_combout  & !\CPU_RISCV|Add1~49 )) # (!\CPU_RISCV|regs|rd1[25]~18_combout  & ((!\CPU_RISCV|Add1~49 ) # (!\CPU_RISCV|regs|rd2[25]~16_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[25]~18_combout ),
	.datab(\CPU_RISCV|regs|rd2[25]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~49 ),
	.combout(\CPU_RISCV|Add1~50_combout ),
	.cout(\CPU_RISCV|Add1~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1330 (
// Equation(s):
// \CPU_RISCV|regs|rf~1330_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~473_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~217_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~473_q ),
	.datac(\CPU_RISCV|regs|rf~217_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1330_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1330 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1331 (
// Equation(s):
// \CPU_RISCV|regs|rf~1331_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1330_combout  & ((\CPU_RISCV|regs|rf~505_q ))) # (!\CPU_RISCV|regs|rf~1330_combout  & (\CPU_RISCV|regs|rf~249_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1330_combout ))))

	.dataa(\CPU_RISCV|regs|rf~249_q ),
	.datab(\CPU_RISCV|regs|rf~505_q ),
	.datac(\CPU_RISCV|RS1[0]~11_combout ),
	.datad(\CPU_RISCV|regs|rf~1330_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1331_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1331 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1918 (
// Equation(s):
// \CPU_RISCV|regs|rf~1918_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1331_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1333_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1333_combout ),
	.datad(\CPU_RISCV|regs|rf~1331_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1918_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1918 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|regs|rf~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|Equal16~30 (
// Equation(s):
// \CPU_RISCV|Equal16~30_combout  = \CPU_RISCV|regs|rd2[25]~16_combout  $ (((\CPU_RISCV|regs|rf~1918_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1918_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[25]~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~30 .lut_mask = 16'hF30C;
defparam \CPU_RISCV|Equal16~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N18
cycloneive_lcell_comb \CPU_RISCV|Add3~50 (
// Equation(s):
// \CPU_RISCV|Add3~50_combout  = (\CPU_RISCV|pc [25] & ((\CPU_RISCV|imm[25]~100_combout  & (\CPU_RISCV|Add3~49  & VCC)) # (!\CPU_RISCV|imm[25]~100_combout  & (!\CPU_RISCV|Add3~49 )))) # (!\CPU_RISCV|pc [25] & ((\CPU_RISCV|imm[25]~100_combout  & 
// (!\CPU_RISCV|Add3~49 )) # (!\CPU_RISCV|imm[25]~100_combout  & ((\CPU_RISCV|Add3~49 ) # (GND)))))
// \CPU_RISCV|Add3~51  = CARRY((\CPU_RISCV|pc [25] & (!\CPU_RISCV|imm[25]~100_combout  & !\CPU_RISCV|Add3~49 )) # (!\CPU_RISCV|pc [25] & ((!\CPU_RISCV|Add3~49 ) # (!\CPU_RISCV|imm[25]~100_combout ))))

	.dataa(\CPU_RISCV|pc [25]),
	.datab(\CPU_RISCV|imm[25]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~49 ),
	.combout(\CPU_RISCV|Add3~50_combout ),
	.cout(\CPU_RISCV|Add3~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~28 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~28_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1916_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1918_combout ))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1918_combout ),
	.datad(\CPU_RISCV|regs|rf~1916_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~28 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~32 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~32_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|ShiftLeft0~31_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|ShiftLeft0~28_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~31_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~32 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~80 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~80_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|ShiftLeft0~38_combout ) # (\CPU_RISCV|ShiftLeft0~37_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~38_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~80 .lut_mask = 16'h3330;
defparam \CPU_RISCV|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|comb~114 (
// Equation(s):
// \CPU_RISCV|comb~114_combout  = (\CPU_RISCV|comb~100_combout  & (((\CPU_RISCV|ShiftLeft0~80_combout )) # (!\CPU_RISCV|comb~264_combout ))) # (!\CPU_RISCV|comb~100_combout  & (\CPU_RISCV|comb~264_combout  & (\CPU_RISCV|ShiftLeft0~32_combout )))

	.dataa(\CPU_RISCV|comb~100_combout ),
	.datab(\CPU_RISCV|comb~264_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~32_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~114 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|comb~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~81 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~81_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & (((!\CPU_RISCV|imm[1]~113_combout  & !\CPU_RISCV|imm[2]~112_combout )) # (!\CPU_RISCV|imm[3]~111_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|imm[3]~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~81 .lut_mask = 16'h0133;
defparam \CPU_RISCV|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~87 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~87_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~83_combout ))) # (!\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~86_combout ))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~86_combout ),
	.datac(\CPU_RISCV|imm[3]~111_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~87 .lut_mask = 16'h0E04;
defparam \CPU_RISCV|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~88 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~88_combout  = (\CPU_RISCV|ShiftLeft0~81_combout  & ((\CPU_RISCV|ShiftLeft0~87_combout ) # ((\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~59_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~59_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~81_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~88 .lut_mask = 16'hF080;
defparam \CPU_RISCV|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|comb~115 (
// Equation(s):
// \CPU_RISCV|comb~115_combout  = (\CPU_RISCV|comb~114_combout  & (((\CPU_RISCV|comb~264_combout ) # (\CPU_RISCV|ShiftLeft0~88_combout )))) # (!\CPU_RISCV|comb~114_combout  & (\CPU_RISCV|ShiftLeft0~79_combout  & (!\CPU_RISCV|comb~264_combout )))

	.dataa(\CPU_RISCV|comb~114_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~79_combout ),
	.datac(\CPU_RISCV|comb~264_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~115 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|comb~116 (
// Equation(s):
// \CPU_RISCV|comb~116_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~115_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~50_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~50_combout ),
	.datad(\CPU_RISCV|comb~115_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~116 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|comb~117 (
// Equation(s):
// \CPU_RISCV|comb~117_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~116_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~116_combout  & (\CPU_RISCV|imm[25]~100_combout )) # (!\CPU_RISCV|comb~116_combout  & 
// ((\CPU_RISCV|Equal16~30_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[25]~100_combout ),
	.datac(\CPU_RISCV|Equal16~30_combout ),
	.datad(\CPU_RISCV|comb~116_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~117 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|comb~118 (
// Equation(s):
// \CPU_RISCV|comb~118_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~50_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~117_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~50_combout ),
	.datad(\CPU_RISCV|comb~117_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~118 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|comb~119 (
// Equation(s):
// \CPU_RISCV|comb~119_combout  = (\CPU_RISCV|comb~118_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~50_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~50_combout ),
	.datad(\CPU_RISCV|comb~118_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~119 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y35_N23
dffeas \CPU_RISCV|regs|rf~281 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~119_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~281 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1332 (
// Equation(s):
// \CPU_RISCV|regs|rf~1332_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~57_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~25_q ))))

	.dataa(\CPU_RISCV|regs|rf~25_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~57_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1332_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1332 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1333 (
// Equation(s):
// \CPU_RISCV|regs|rf~1333_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1332_combout  & ((\CPU_RISCV|regs|rf~313_q ))) # (!\CPU_RISCV|regs|rf~1332_combout  & (\CPU_RISCV|regs|rf~281_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1332_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~281_q ),
	.datac(\CPU_RISCV|regs|rf~313_q ),
	.datad(\CPU_RISCV|regs|rf~1332_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1333_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1333 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[25]~18 (
// Equation(s):
// \CPU_RISCV|regs|rd1[25]~18_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1331_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1333_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1333_combout ),
	.datad(\CPU_RISCV|regs|rf~1331_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[25]~18 .lut_mask = 16'h3210;
defparam \CPU_RISCV|regs|rd1[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|Add2~50 (
// Equation(s):
// \CPU_RISCV|Add2~50_combout  = (\CPU_RISCV|imm[25]~100_combout  & ((\CPU_RISCV|regs|rd1[25]~18_combout  & (\CPU_RISCV|Add2~49  & VCC)) # (!\CPU_RISCV|regs|rd1[25]~18_combout  & (!\CPU_RISCV|Add2~49 )))) # (!\CPU_RISCV|imm[25]~100_combout  & 
// ((\CPU_RISCV|regs|rd1[25]~18_combout  & (!\CPU_RISCV|Add2~49 )) # (!\CPU_RISCV|regs|rd1[25]~18_combout  & ((\CPU_RISCV|Add2~49 ) # (GND)))))
// \CPU_RISCV|Add2~51  = CARRY((\CPU_RISCV|imm[25]~100_combout  & (!\CPU_RISCV|regs|rd1[25]~18_combout  & !\CPU_RISCV|Add2~49 )) # (!\CPU_RISCV|imm[25]~100_combout  & ((!\CPU_RISCV|Add2~49 ) # (!\CPU_RISCV|regs|rd1[25]~18_combout ))))

	.dataa(\CPU_RISCV|imm[25]~100_combout ),
	.datab(\CPU_RISCV|regs|rd1[25]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~49 ),
	.combout(\CPU_RISCV|Add2~50_combout ),
	.cout(\CPU_RISCV|Add2~51 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~50 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~96 (
// Equation(s):
// \CPU_RISCV|Add0~96_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~50_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~50_combout ))))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add2~50_combout ),
	.datad(\CPU_RISCV|Add3~50_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~96 .lut_mask = 16'hFBEA;
defparam \CPU_RISCV|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~97 (
// Equation(s):
// \CPU_RISCV|Add0~97_combout  = (\CPU_RISCV|Add0~96_combout  & ((\CPU_RISCV|Add0~64_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~64_combout ),
	.datad(\CPU_RISCV|Add0~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~97 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~98 (
// Equation(s):
// \CPU_RISCV|Add0~98_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~97_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~64_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~97_combout )))))

	.dataa(\CPU_RISCV|Add0~64_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~97_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~98 .lut_mask = 16'hEF20;
defparam \CPU_RISCV|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N19
dffeas \CPU_RISCV|pc[25] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[25] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~66 (
// Equation(s):
// \CPU_RISCV|Add0~66_combout  = (\CPU_RISCV|pc [26] & (\CPU_RISCV|Add0~65  $ (GND))) # (!\CPU_RISCV|pc [26] & (!\CPU_RISCV|Add0~65  & VCC))
// \CPU_RISCV|Add0~67  = CARRY((\CPU_RISCV|pc [26] & !\CPU_RISCV|Add0~65 ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~65 ),
	.combout(\CPU_RISCV|Add0~66_combout ),
	.cout(\CPU_RISCV|Add0~67 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~66 .lut_mask = 16'hC30C;
defparam \CPU_RISCV|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~378feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~378feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~378feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N29
dffeas \CPU_RISCV|regs|rf~378 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~378 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y29_N23
dffeas \CPU_RISCV|regs|rf~314 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~314 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1314 (
// Equation(s):
// \CPU_RISCV|regs|rf~1314_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~314_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~282_q )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~282_q ),
	.datad(\CPU_RISCV|regs|rf~314_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1314_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1314 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N5
dffeas \CPU_RISCV|regs|rf~346 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~346 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1315 (
// Equation(s):
// \CPU_RISCV|regs|rf~1315_combout  = (\CPU_RISCV|regs|rf~1314_combout  & ((\CPU_RISCV|regs|rf~378_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1314_combout  & (((\CPU_RISCV|regs|rf~346_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~378_q ),
	.datab(\CPU_RISCV|regs|rf~1314_combout ),
	.datac(\CPU_RISCV|regs|rf~346_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1315_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1315 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \CPU_RISCV|regs|rf~474 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~474 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N11
dffeas \CPU_RISCV|regs|rf~410 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~410 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1319 (
// Equation(s):
// \CPU_RISCV|regs|rf~1319_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~474_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~410_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~474_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~410_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1319_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1319 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N15
dffeas \CPU_RISCV|regs|rf~506 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~506 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N25
dffeas \CPU_RISCV|regs|rf~442 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~442 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1320 (
// Equation(s):
// \CPU_RISCV|regs|rf~1320_combout  = (\CPU_RISCV|regs|rf~1319_combout  & ((\CPU_RISCV|regs|rf~506_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1319_combout  & (((\CPU_RISCV|regs|rf~442_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1319_combout ),
	.datab(\CPU_RISCV|regs|rf~506_q ),
	.datac(\CPU_RISCV|regs|rf~442_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1320_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1320 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N31
dffeas \CPU_RISCV|regs|rf~26 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~26 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N5
dffeas \CPU_RISCV|regs|rf~58 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~58 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1318 (
// Equation(s):
// \CPU_RISCV|regs|rf~1318_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~58_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~26_q ))))

	.dataa(\CPU_RISCV|regs|rf~26_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~58_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1318_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1318 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~250feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~250feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~250feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N15
dffeas \CPU_RISCV|regs|rf~250 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~250 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N25
dffeas \CPU_RISCV|regs|rf~186 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~186 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y34_N29
dffeas \CPU_RISCV|regs|rf~218 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~218 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N3
dffeas \CPU_RISCV|regs|rf~154 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~154 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1316 (
// Equation(s):
// \CPU_RISCV|regs|rf~1316_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~218_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~154_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~218_q ),
	.datac(\CPU_RISCV|regs|rf~154_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1316_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1316 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1317 (
// Equation(s):
// \CPU_RISCV|regs|rf~1317_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1316_combout  & (\CPU_RISCV|regs|rf~250_q )) # (!\CPU_RISCV|regs|rf~1316_combout  & ((\CPU_RISCV|regs|rf~186_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1316_combout ))))

	.dataa(\CPU_RISCV|regs|rf~250_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~186_q ),
	.datad(\CPU_RISCV|regs|rf~1316_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1317_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1317 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2005 (
// Equation(s):
// \CPU_RISCV|regs|rf~2005_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~1317_combout ) # (\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1318_combout  & ((!\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1318_combout ),
	.datac(\CPU_RISCV|regs|rf~1317_combout ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2005_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2005 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~2005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1321 (
// Equation(s):
// \CPU_RISCV|regs|rf~1321_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~2005_combout  & ((\CPU_RISCV|regs|rf~1320_combout ))) # (!\CPU_RISCV|regs|rf~2005_combout  & (\CPU_RISCV|regs|rf~1315_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~2005_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1315_combout ),
	.datac(\CPU_RISCV|regs|rf~1320_combout ),
	.datad(\CPU_RISCV|regs|rf~2005_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1321_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1321 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N15
dffeas \CPU_RISCV|regs|rf~538 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~538 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~794feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~794feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~113_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~794feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N1
dffeas \CPU_RISCV|regs|rf~794 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~794 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1326 (
// Equation(s):
// \CPU_RISCV|regs|rf~1326_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~794_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~538_q )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~538_q ),
	.datad(\CPU_RISCV|regs|rf~794_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1326_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1326 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~698feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~698feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~698feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N13
dffeas \CPU_RISCV|regs|rf~698 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~698 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N7
dffeas \CPU_RISCV|regs|rf~570 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~570 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1324 (
// Equation(s):
// \CPU_RISCV|regs|rf~1324_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~698_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~570_q )))))

	.dataa(\CPU_RISCV|regs|rf~698_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~570_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1324_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1324 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \CPU_RISCV|regs|rf~954 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~954 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~826feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~826feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~826feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \CPU_RISCV|regs|rf~826 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~826 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1325 (
// Equation(s):
// \CPU_RISCV|regs|rf~1325_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1324_combout  & (\CPU_RISCV|regs|rf~954_q )) # (!\CPU_RISCV|regs|rf~1324_combout  & ((\CPU_RISCV|regs|rf~826_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (\CPU_RISCV|regs|rf~1324_combout ))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1324_combout ),
	.datac(\CPU_RISCV|regs|rf~954_q ),
	.datad(\CPU_RISCV|regs|rf~826_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1325_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1325 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2004 (
// Equation(s):
// \CPU_RISCV|regs|rf~2004_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1325_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1326_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1326_combout ),
	.datad(\CPU_RISCV|regs|rf~1325_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2004_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2004 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \CPU_RISCV|regs|rf~858 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~858 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N11
dffeas \CPU_RISCV|regs|rf~602 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~602 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1322 (
// Equation(s):
// \CPU_RISCV|regs|rf~1322_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~858_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~602_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~858_q ),
	.datac(\CPU_RISCV|regs|rf~602_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1322_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1322 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \CPU_RISCV|regs|rf~986 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~986 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \CPU_RISCV|regs|rf~730 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~730 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1323 (
// Equation(s):
// \CPU_RISCV|regs|rf~1323_combout  = (\CPU_RISCV|regs|rf~1322_combout  & ((\CPU_RISCV|regs|rf~986_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1322_combout  & (((\CPU_RISCV|regs|rf~730_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1322_combout ),
	.datab(\CPU_RISCV|regs|rf~986_q ),
	.datac(\CPU_RISCV|regs|rf~730_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1323_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1323 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N31
dffeas \CPU_RISCV|regs|rf~1018 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1018 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N9
dffeas \CPU_RISCV|regs|rf~890 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~890 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~890 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~762feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~762feeder_combout  = \CPU_RISCV|comb~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~113_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~762feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N29
dffeas \CPU_RISCV|regs|rf~762 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~762 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N7
dffeas \CPU_RISCV|regs|rf~634 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~634 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1327 (
// Equation(s):
// \CPU_RISCV|regs|rf~1327_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~762_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~634_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~762_q ),
	.datac(\CPU_RISCV|regs|rf~634_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1327_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1327 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1328 (
// Equation(s):
// \CPU_RISCV|regs|rf~1328_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1327_combout  & (\CPU_RISCV|regs|rf~1018_q )) # (!\CPU_RISCV|regs|rf~1327_combout  & ((\CPU_RISCV|regs|rf~890_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1327_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1018_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~890_q ),
	.datad(\CPU_RISCV|regs|rf~1327_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1328_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1328 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1329 (
// Equation(s):
// \CPU_RISCV|regs|rf~1329_combout  = (\CPU_RISCV|regs|rf~2004_combout  & (((\CPU_RISCV|regs|rf~1328_combout )) # (!\CPU_RISCV|RS2[2]~38_combout ))) # (!\CPU_RISCV|regs|rf~2004_combout  & (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1323_combout )))

	.dataa(\CPU_RISCV|regs|rf~2004_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1323_combout ),
	.datad(\CPU_RISCV|regs|rf~1328_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1329_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1329 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[26]~15 (
// Equation(s):
// \CPU_RISCV|regs|rd2[26]~15_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1329_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1321_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout 
//  & (\CPU_RISCV|regs|rf~1321_combout )))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1321_combout ),
	.datad(\CPU_RISCV|regs|rf~1329_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[26]~15 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|Add1~52 (
// Equation(s):
// \CPU_RISCV|Add1~52_combout  = ((\CPU_RISCV|regs|rd1[26]~17_combout  $ (\CPU_RISCV|regs|rd2[26]~15_combout  $ (!\CPU_RISCV|Add1~51 )))) # (GND)
// \CPU_RISCV|Add1~53  = CARRY((\CPU_RISCV|regs|rd1[26]~17_combout  & ((\CPU_RISCV|regs|rd2[26]~15_combout ) # (!\CPU_RISCV|Add1~51 ))) # (!\CPU_RISCV|regs|rd1[26]~17_combout  & (\CPU_RISCV|regs|rd2[26]~15_combout  & !\CPU_RISCV|Add1~51 )))

	.dataa(\CPU_RISCV|regs|rd1[26]~17_combout ),
	.datab(\CPU_RISCV|regs|rd2[26]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~51 ),
	.combout(\CPU_RISCV|Add1~52_combout ),
	.cout(\CPU_RISCV|Add1~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1310 (
// Equation(s):
// \CPU_RISCV|regs|rf~1310_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~474_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~218_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~474_q ),
	.datac(\CPU_RISCV|regs|rf~218_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1310_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1310 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1311 (
// Equation(s):
// \CPU_RISCV|regs|rf~1311_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1310_combout  & ((\CPU_RISCV|regs|rf~506_q ))) # (!\CPU_RISCV|regs|rf~1310_combout  & (\CPU_RISCV|regs|rf~250_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1310_combout ))))

	.dataa(\CPU_RISCV|regs|rf~250_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~506_q ),
	.datad(\CPU_RISCV|regs|rf~1310_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1311_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1311 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1919 (
// Equation(s):
// \CPU_RISCV|regs|rf~1919_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1311_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1313_combout ))

	.dataa(\CPU_RISCV|regs|rf~1313_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1311_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1919_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1919 .lut_mask = 16'hF0AA;
defparam \CPU_RISCV|regs|rf~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~31 (
// Equation(s):
// \CPU_RISCV|Equal16~31_combout  = \CPU_RISCV|regs|rd2[26]~15_combout  $ (((\CPU_RISCV|regs|rf~1919_combout  & !\CPU_RISCV|regs|Equal0~0_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~1919_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rd2[26]~15_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~31 .lut_mask = 16'hF30C;
defparam \CPU_RISCV|Equal16~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N20
cycloneive_lcell_comb \CPU_RISCV|Add3~52 (
// Equation(s):
// \CPU_RISCV|Add3~52_combout  = ((\CPU_RISCV|pc [26] $ (\CPU_RISCV|imm[30]~99_combout  $ (!\CPU_RISCV|Add3~51 )))) # (GND)
// \CPU_RISCV|Add3~53  = CARRY((\CPU_RISCV|pc [26] & ((\CPU_RISCV|imm[30]~99_combout ) # (!\CPU_RISCV|Add3~51 ))) # (!\CPU_RISCV|pc [26] & (\CPU_RISCV|imm[30]~99_combout  & !\CPU_RISCV|Add3~51 )))

	.dataa(\CPU_RISCV|pc [26]),
	.datab(\CPU_RISCV|imm[30]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~51 ),
	.combout(\CPU_RISCV|Add3~52_combout ),
	.cout(\CPU_RISCV|Add3~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~63 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~63_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|ShiftLeft0~24_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|ShiftLeft0~25_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~25_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~24_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~63 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~19 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~19_combout  = (\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1917_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1919_combout ))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~1919_combout ),
	.datad(\CPU_RISCV|regs|rf~1917_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~19 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~29 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~29_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|ShiftLeft0~28_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|ShiftLeft0~19_combout )))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~28_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~29 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|comb~108 (
// Equation(s):
// \CPU_RISCV|comb~108_combout  = (\CPU_RISCV|comb~100_combout  & (!\CPU_RISCV|comb~264_combout )) # (!\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|comb~264_combout  & (\CPU_RISCV|ShiftLeft0~29_combout )) # (!\CPU_RISCV|comb~264_combout  & 
// ((\CPU_RISCV|ShiftLeft0~67_combout )))))

	.dataa(\CPU_RISCV|comb~100_combout ),
	.datab(\CPU_RISCV|comb~264_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~29_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~108 .lut_mask = 16'h7362;
defparam \CPU_RISCV|comb~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~68 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~68_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & (((!\CPU_RISCV|ShiftLeft0~104_combout  & !\CPU_RISCV|imm[2]~112_combout )) # (!\CPU_RISCV|imm[3]~111_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~104_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|imm[3]~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~68 .lut_mask = 16'h010F;
defparam \CPU_RISCV|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~73 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~73_combout  = (!\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|ShiftLeft0~70_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~72_combout )))))

	.dataa(\CPU_RISCV|imm[2]~112_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~70_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~73 .lut_mask = 16'h3120;
defparam \CPU_RISCV|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~76 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~76_combout  = (\CPU_RISCV|ShiftLeft0~68_combout  & ((\CPU_RISCV|ShiftLeft0~73_combout ) # ((\CPU_RISCV|imm[3]~111_combout  & \CPU_RISCV|ShiftLeft0~75_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~75_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~76 .lut_mask = 16'hCC80;
defparam \CPU_RISCV|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|comb~109 (
// Equation(s):
// \CPU_RISCV|comb~109_combout  = (\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|comb~108_combout  & ((\CPU_RISCV|ShiftLeft0~76_combout ))) # (!\CPU_RISCV|comb~108_combout  & (\CPU_RISCV|ShiftLeft0~63_combout )))) # (!\CPU_RISCV|comb~100_combout  & 
// (((\CPU_RISCV|comb~108_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~63_combout ),
	.datab(\CPU_RISCV|comb~100_combout ),
	.datac(\CPU_RISCV|comb~108_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~109 .lut_mask = 16'hF838;
defparam \CPU_RISCV|comb~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|comb~110 (
// Equation(s):
// \CPU_RISCV|comb~110_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~109_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~52_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~52_combout ),
	.datad(\CPU_RISCV|comb~109_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~110 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|comb~111 (
// Equation(s):
// \CPU_RISCV|comb~111_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~110_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~110_combout  & (\CPU_RISCV|imm[30]~99_combout )) # (!\CPU_RISCV|comb~110_combout  & 
// ((\CPU_RISCV|Equal16~31_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[30]~99_combout ),
	.datac(\CPU_RISCV|Equal16~31_combout ),
	.datad(\CPU_RISCV|comb~110_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~111 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~112 (
// Equation(s):
// \CPU_RISCV|comb~112_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~52_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~111_combout )))))

	.dataa(\CPU_RISCV|Add2~52_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~112 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|comb~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|comb~113 (
// Equation(s):
// \CPU_RISCV|comb~113_combout  = (\CPU_RISCV|comb~112_combout ) # ((\CPU_RISCV|Add1~52_combout  & (!\CPU_RISCV|comb~268_combout  & !\CPU_RISCV|comb~270_combout )))

	.dataa(\CPU_RISCV|Add1~52_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~112_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~113 .lut_mask = 16'hFF02;
defparam \CPU_RISCV|comb~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N15
dffeas \CPU_RISCV|regs|rf~282 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~113_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~282 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1312 (
// Equation(s):
// \CPU_RISCV|regs|rf~1312_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~58_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~26_q )))))

	.dataa(\CPU_RISCV|regs|rf~58_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~26_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1312_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1312 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1313 (
// Equation(s):
// \CPU_RISCV|regs|rf~1313_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1312_combout  & ((\CPU_RISCV|regs|rf~314_q ))) # (!\CPU_RISCV|regs|rf~1312_combout  & (\CPU_RISCV|regs|rf~282_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1312_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~282_q ),
	.datac(\CPU_RISCV|regs|rf~314_q ),
	.datad(\CPU_RISCV|regs|rf~1312_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1313_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1313 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[26]~17 (
// Equation(s):
// \CPU_RISCV|regs|rd1[26]~17_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1311_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1313_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1313_combout ),
	.datab(\CPU_RISCV|regs|rf~1311_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[26]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[26]~17 .lut_mask = 16'h0C0A;
defparam \CPU_RISCV|regs|rd1[26]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|Add2~52 (
// Equation(s):
// \CPU_RISCV|Add2~52_combout  = ((\CPU_RISCV|imm[30]~99_combout  $ (\CPU_RISCV|regs|rd1[26]~17_combout  $ (!\CPU_RISCV|Add2~51 )))) # (GND)
// \CPU_RISCV|Add2~53  = CARRY((\CPU_RISCV|imm[30]~99_combout  & ((\CPU_RISCV|regs|rd1[26]~17_combout ) # (!\CPU_RISCV|Add2~51 ))) # (!\CPU_RISCV|imm[30]~99_combout  & (\CPU_RISCV|regs|rd1[26]~17_combout  & !\CPU_RISCV|Add2~51 )))

	.dataa(\CPU_RISCV|imm[30]~99_combout ),
	.datab(\CPU_RISCV|regs|rd1[26]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~51 ),
	.combout(\CPU_RISCV|Add2~52_combout ),
	.cout(\CPU_RISCV|Add2~53 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~52 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~93 (
// Equation(s):
// \CPU_RISCV|Add0~93_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~52_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~52_combout ))))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add2~52_combout ),
	.datad(\CPU_RISCV|Add3~52_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~93 .lut_mask = 16'hFBEA;
defparam \CPU_RISCV|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~94 (
// Equation(s):
// \CPU_RISCV|Add0~94_combout  = (\CPU_RISCV|Add0~93_combout  & ((\CPU_RISCV|Add0~66_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add0~66_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~94 .lut_mask = 16'hDD00;
defparam \CPU_RISCV|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~95 (
// Equation(s):
// \CPU_RISCV|Add0~95_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~94_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~66_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~94_combout ))))

	.dataa(\CPU_RISCV|Add0~94_combout ),
	.datab(\CPU_RISCV|Add0~66_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~95 .lut_mask = 16'hACAA;
defparam \CPU_RISCV|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y27_N5
dffeas \CPU_RISCV|pc[26] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[26] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~68 (
// Equation(s):
// \CPU_RISCV|Add0~68_combout  = (\CPU_RISCV|pc [27] & (!\CPU_RISCV|Add0~67 )) # (!\CPU_RISCV|pc [27] & ((\CPU_RISCV|Add0~67 ) # (GND)))
// \CPU_RISCV|Add0~69  = CARRY((!\CPU_RISCV|Add0~67 ) # (!\CPU_RISCV|pc [27]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~67 ),
	.combout(\CPU_RISCV|Add0~68_combout ),
	.cout(\CPU_RISCV|Add0~69 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~68 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|Add2~54 (
// Equation(s):
// \CPU_RISCV|Add2~54_combout  = (\CPU_RISCV|regs|rd1[27]~16_combout  & ((\CPU_RISCV|imm[14]~122_combout  & (\CPU_RISCV|Add2~53  & VCC)) # (!\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|Add2~53 )))) # (!\CPU_RISCV|regs|rd1[27]~16_combout  & 
// ((\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|Add2~53 )) # (!\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|Add2~53 ) # (GND)))))
// \CPU_RISCV|Add2~55  = CARRY((\CPU_RISCV|regs|rd1[27]~16_combout  & (!\CPU_RISCV|imm[14]~122_combout  & !\CPU_RISCV|Add2~53 )) # (!\CPU_RISCV|regs|rd1[27]~16_combout  & ((!\CPU_RISCV|Add2~53 ) # (!\CPU_RISCV|imm[14]~122_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[27]~16_combout ),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~53 ),
	.combout(\CPU_RISCV|Add2~54_combout ),
	.cout(\CPU_RISCV|Add2~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~90 (
// Equation(s):
// \CPU_RISCV|Add0~90_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~54_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~54_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~54_combout ),
	.datad(\CPU_RISCV|Add2~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~90 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~91 (
// Equation(s):
// \CPU_RISCV|Add0~91_combout  = (\CPU_RISCV|Add0~90_combout  & ((\CPU_RISCV|Add0~68_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|Add0~68_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add0~90_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~91 .lut_mask = 16'hAF00;
defparam \CPU_RISCV|Add0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~92 (
// Equation(s):
// \CPU_RISCV|Add0~92_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~91_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~68_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~91_combout ))))

	.dataa(\CPU_RISCV|Add0~68_combout ),
	.datab(\CPU_RISCV|pc[13]~7_combout ),
	.datac(\CPU_RISCV|Add0~91_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~92 .lut_mask = 16'hF0B8;
defparam \CPU_RISCV|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N31
dffeas \CPU_RISCV|pc[27] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [27]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[27] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add3~54 (
// Equation(s):
// \CPU_RISCV|Add3~54_combout  = (\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|pc [27] & (\CPU_RISCV|Add3~53  & VCC)) # (!\CPU_RISCV|pc [27] & (!\CPU_RISCV|Add3~53 )))) # (!\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|pc [27] & (!\CPU_RISCV|Add3~53 )) # 
// (!\CPU_RISCV|pc [27] & ((\CPU_RISCV|Add3~53 ) # (GND)))))
// \CPU_RISCV|Add3~55  = CARRY((\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|pc [27] & !\CPU_RISCV|Add3~53 )) # (!\CPU_RISCV|imm[14]~122_combout  & ((!\CPU_RISCV|Add3~53 ) # (!\CPU_RISCV|pc [27]))))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|pc [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~53 ),
	.combout(\CPU_RISCV|Add3~54_combout ),
	.cout(\CPU_RISCV|Add3~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~18 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~18_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|imm[1]~113_combout  & ((\CPU_RISCV|regs|rf~1918_combout ))) # (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|regs|rf~1920_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|regs|rf~1920_combout ),
	.datac(\CPU_RISCV|regs|rf~1918_combout ),
	.datad(\CPU_RISCV|imm[0]~114_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~18 .lut_mask = 16'h00E4;
defparam \CPU_RISCV|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~20 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~20_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|ShiftLeft0~18_combout ) # ((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|ShiftLeft0~19_combout ))))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~19_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~20 .lut_mask = 16'h0F08;
defparam \CPU_RISCV|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~52 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~52_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|ShiftLeft0~12_combout ) # (\CPU_RISCV|ShiftLeft0~11_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~12_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~52 .lut_mask = 16'h5544;
defparam \CPU_RISCV|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|comb~101 (
// Equation(s):
// \CPU_RISCV|comb~101_combout  = (\CPU_RISCV|comb~264_combout  & ((\CPU_RISCV|comb~100_combout  & ((\CPU_RISCV|ShiftLeft0~52_combout ))) # (!\CPU_RISCV|comb~100_combout  & (\CPU_RISCV|ShiftLeft0~20_combout )))) # (!\CPU_RISCV|comb~264_combout  & 
// (\CPU_RISCV|comb~100_combout ))

	.dataa(\CPU_RISCV|comb~264_combout ),
	.datab(\CPU_RISCV|comb~100_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~20_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~101 .lut_mask = 16'hEC64;
defparam \CPU_RISCV|comb~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|comb~103 (
// Equation(s):
// \CPU_RISCV|comb~103_combout  = (\CPU_RISCV|comb~264_combout  & (\CPU_RISCV|comb~101_combout )) # (!\CPU_RISCV|comb~264_combout  & ((\CPU_RISCV|comb~101_combout  & ((\CPU_RISCV|ShiftLeft0~62_combout ))) # (!\CPU_RISCV|comb~101_combout  & 
// (\CPU_RISCV|ShiftLeft0~51_combout ))))

	.dataa(\CPU_RISCV|comb~264_combout ),
	.datab(\CPU_RISCV|comb~101_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~51_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~103 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|comb~104 (
// Equation(s):
// \CPU_RISCV|comb~104_combout  = (\CPU_RISCV|comb~272_combout  & (((\CPU_RISCV|comb~67_combout ) # (\CPU_RISCV|comb~103_combout )))) # (!\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|Add3~54_combout  & (!\CPU_RISCV|comb~67_combout )))

	.dataa(\CPU_RISCV|Add3~54_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|comb~67_combout ),
	.datad(\CPU_RISCV|comb~103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~104 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|comb~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|comb~105 (
// Equation(s):
// \CPU_RISCV|comb~105_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~104_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~104_combout  & (\CPU_RISCV|imm[14]~122_combout )) # (!\CPU_RISCV|comb~104_combout  & 
// ((\CPU_RISCV|Equal16~32_combout )))))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|Equal16~32_combout ),
	.datad(\CPU_RISCV|comb~104_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~105 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|comb~106 (
// Equation(s):
// \CPU_RISCV|comb~106_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|Add2~54_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~105_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~105_combout ),
	.datad(\CPU_RISCV|Add2~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~106 .lut_mask = 16'hC840;
defparam \CPU_RISCV|comb~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|Add1~54 (
// Equation(s):
// \CPU_RISCV|Add1~54_combout  = (\CPU_RISCV|regs|rd1[27]~16_combout  & ((\CPU_RISCV|regs|rd2[27]~14_combout  & (\CPU_RISCV|Add1~53  & VCC)) # (!\CPU_RISCV|regs|rd2[27]~14_combout  & (!\CPU_RISCV|Add1~53 )))) # (!\CPU_RISCV|regs|rd1[27]~16_combout  & 
// ((\CPU_RISCV|regs|rd2[27]~14_combout  & (!\CPU_RISCV|Add1~53 )) # (!\CPU_RISCV|regs|rd2[27]~14_combout  & ((\CPU_RISCV|Add1~53 ) # (GND)))))
// \CPU_RISCV|Add1~55  = CARRY((\CPU_RISCV|regs|rd1[27]~16_combout  & (!\CPU_RISCV|regs|rd2[27]~14_combout  & !\CPU_RISCV|Add1~53 )) # (!\CPU_RISCV|regs|rd1[27]~16_combout  & ((!\CPU_RISCV|Add1~53 ) # (!\CPU_RISCV|regs|rd2[27]~14_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[27]~16_combout ),
	.datab(\CPU_RISCV|regs|rd2[27]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~53 ),
	.combout(\CPU_RISCV|Add1~54_combout ),
	.cout(\CPU_RISCV|Add1~55 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~54 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|comb~107 (
// Equation(s):
// \CPU_RISCV|comb~107_combout  = (\CPU_RISCV|comb~106_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~54_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~106_combout ),
	.datad(\CPU_RISCV|Add1~54_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~107 .lut_mask = 16'hF1F0;
defparam \CPU_RISCV|comb~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~27feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~27feeder_combout  = \CPU_RISCV|comb~107_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~107_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~27feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N27
dffeas \CPU_RISCV|regs|rf~27 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~27 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1288 (
// Equation(s):
// \CPU_RISCV|regs|rf~1288_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~59_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~27_q ))))

	.dataa(\CPU_RISCV|regs|rf~27_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~59_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1288_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1288 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1289 (
// Equation(s):
// \CPU_RISCV|regs|rf~1289_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1288_combout  & (\CPU_RISCV|regs|rf~315_q )) # (!\CPU_RISCV|regs|rf~1288_combout  & ((\CPU_RISCV|regs|rf~283_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (\CPU_RISCV|regs|rf~1288_combout ))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~1288_combout ),
	.datac(\CPU_RISCV|regs|rf~315_q ),
	.datad(\CPU_RISCV|regs|rf~283_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1289_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1289 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[27]~16 (
// Equation(s):
// \CPU_RISCV|regs|rd1[27]~16_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1287_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1289_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1289_combout ),
	.datab(\CPU_RISCV|regs|rf~1287_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[27]~16 .lut_mask = 16'h00CA;
defparam \CPU_RISCV|regs|rd1[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|Add2~56 (
// Equation(s):
// \CPU_RISCV|Add2~56_combout  = ((\CPU_RISCV|imm[30]~99_combout  $ (\CPU_RISCV|regs|rd1[28]~15_combout  $ (!\CPU_RISCV|Add2~55 )))) # (GND)
// \CPU_RISCV|Add2~57  = CARRY((\CPU_RISCV|imm[30]~99_combout  & ((\CPU_RISCV|regs|rd1[28]~15_combout ) # (!\CPU_RISCV|Add2~55 ))) # (!\CPU_RISCV|imm[30]~99_combout  & (\CPU_RISCV|regs|rd1[28]~15_combout  & !\CPU_RISCV|Add2~55 )))

	.dataa(\CPU_RISCV|imm[30]~99_combout ),
	.datab(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~55 ),
	.combout(\CPU_RISCV|Add2~56_combout ),
	.cout(\CPU_RISCV|Add2~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|comb~86 (
// Equation(s):
// \CPU_RISCV|comb~86_combout  = (\CPU_RISCV|comb~268_combout  & !\CPU_RISCV|comb~262_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~262_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~86 .lut_mask = 16'h00CC;
defparam \CPU_RISCV|comb~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~380feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~380feeder_combout  = \CPU_RISCV|comb~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~380feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N9
dffeas \CPU_RISCV|regs|rf~380 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~380 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y29_N21
dffeas \CPU_RISCV|regs|rf~348 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~348 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y30_N21
dffeas \CPU_RISCV|regs|rf~316 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~316 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1270 (
// Equation(s):
// \CPU_RISCV|regs|rf~1270_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~316_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~284_q )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~284_q ),
	.datad(\CPU_RISCV|regs|rf~316_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1270_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1270 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1271 (
// Equation(s):
// \CPU_RISCV|regs|rf~1271_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1270_combout  & (\CPU_RISCV|regs|rf~380_q )) # (!\CPU_RISCV|regs|rf~1270_combout  & ((\CPU_RISCV|regs|rf~348_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1270_combout ))))

	.dataa(\CPU_RISCV|regs|rf~380_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~348_q ),
	.datad(\CPU_RISCV|regs|rf~1270_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1271_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1271 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N7
dffeas \CPU_RISCV|regs|rf~508 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~508 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \CPU_RISCV|regs|rf~476 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~476 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N19
dffeas \CPU_RISCV|regs|rf~412 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~412 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1275 (
// Equation(s):
// \CPU_RISCV|regs|rf~1275_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~476_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~412_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~476_q ),
	.datac(\CPU_RISCV|regs|rf~412_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1275_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1275 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N9
dffeas \CPU_RISCV|regs|rf~444 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~444 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1276 (
// Equation(s):
// \CPU_RISCV|regs|rf~1276_combout  = (\CPU_RISCV|regs|rf~1275_combout  & ((\CPU_RISCV|regs|rf~508_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1275_combout  & (((\CPU_RISCV|regs|rf~444_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~508_q ),
	.datab(\CPU_RISCV|regs|rf~1275_combout ),
	.datac(\CPU_RISCV|regs|rf~444_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1276_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1276 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y33_N25
dffeas \CPU_RISCV|regs|rf~60 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~60 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y33_N3
dffeas \CPU_RISCV|regs|rf~28 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~28 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1274 (
// Equation(s):
// \CPU_RISCV|regs|rf~1274_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~60_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|regs|rf~28_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~60_q ),
	.datac(\CPU_RISCV|regs|rf~28_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1274_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1274 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y34_N13
dffeas \CPU_RISCV|regs|rf~220 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~220 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N27
dffeas \CPU_RISCV|regs|rf~156 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~156 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1272 (
// Equation(s):
// \CPU_RISCV|regs|rf~1272_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~220_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~156_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~220_q ),
	.datac(\CPU_RISCV|regs|rf~156_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1272_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1272 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N17
dffeas \CPU_RISCV|regs|rf~252 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~252 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N13
dffeas \CPU_RISCV|regs|rf~188 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~188 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1273 (
// Equation(s):
// \CPU_RISCV|regs|rf~1273_combout  = (\CPU_RISCV|regs|rf~1272_combout  & ((\CPU_RISCV|regs|rf~252_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1272_combout  & (((\CPU_RISCV|regs|rf~188_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1272_combout ),
	.datab(\CPU_RISCV|regs|rf~252_q ),
	.datac(\CPU_RISCV|regs|rf~188_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1273_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1273 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2007 (
// Equation(s):
// \CPU_RISCV|regs|rf~2007_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1273_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1274_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1274_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1273_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2007_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2007 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~2007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1277 (
// Equation(s):
// \CPU_RISCV|regs|rf~1277_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~2007_combout  & ((\CPU_RISCV|regs|rf~1276_combout ))) # (!\CPU_RISCV|regs|rf~2007_combout  & (\CPU_RISCV|regs|rf~1271_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~2007_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1271_combout ),
	.datac(\CPU_RISCV|regs|rf~1276_combout ),
	.datad(\CPU_RISCV|regs|rf~2007_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1277_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1277 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N5
dffeas \CPU_RISCV|regs|rf~1020 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1020 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N17
dffeas \CPU_RISCV|regs|rf~892 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~892 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N27
dffeas \CPU_RISCV|regs|rf~764 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~764 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N11
dffeas \CPU_RISCV|regs|rf~636 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~636 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1283 (
// Equation(s):
// \CPU_RISCV|regs|rf~1283_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~764_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~636_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~764_q ),
	.datac(\CPU_RISCV|regs|rf~636_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1283_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1283 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1284 (
// Equation(s):
// \CPU_RISCV|regs|rf~1284_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1283_combout  & (\CPU_RISCV|regs|rf~1020_q )) # (!\CPU_RISCV|regs|rf~1283_combout  & ((\CPU_RISCV|regs|rf~892_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1283_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1020_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~892_q ),
	.datad(\CPU_RISCV|regs|rf~1283_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1284_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1284 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~796feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~796feeder_combout  = \CPU_RISCV|comb~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~796feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~796feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~796feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y32_N23
dffeas \CPU_RISCV|regs|rf~796 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~796 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y32_N5
dffeas \CPU_RISCV|regs|rf~540 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~540 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1282 (
// Equation(s):
// \CPU_RISCV|regs|rf~1282_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~796_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~540_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~796_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~540_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1282_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1282 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N13
dffeas \CPU_RISCV|regs|rf~828 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~828 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~956feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~956feeder_combout  = \CPU_RISCV|comb~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~956feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~956feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~956feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y32_N25
dffeas \CPU_RISCV|regs|rf~956 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~956 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~700feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~700feeder_combout  = \CPU_RISCV|comb~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~700feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N5
dffeas \CPU_RISCV|regs|rf~700 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~700 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N31
dffeas \CPU_RISCV|regs|rf~572 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~572 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1280 (
// Equation(s):
// \CPU_RISCV|regs|rf~1280_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~700_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~572_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~700_q ),
	.datac(\CPU_RISCV|regs|rf~572_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1280_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1280 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1281 (
// Equation(s):
// \CPU_RISCV|regs|rf~1281_combout  = (\CPU_RISCV|regs|rf~1280_combout  & (((\CPU_RISCV|regs|rf~956_q ) # (!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|regs|rf~1280_combout  & (\CPU_RISCV|regs|rf~828_q  & ((\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~828_q ),
	.datab(\CPU_RISCV|regs|rf~956_q ),
	.datac(\CPU_RISCV|regs|rf~1280_combout ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1281_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1281 .lut_mask = 16'hCAF0;
defparam \CPU_RISCV|regs|rf~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~2006 (
// Equation(s):
// \CPU_RISCV|regs|rf~2006_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1281_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1282_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1282_combout ),
	.datad(\CPU_RISCV|regs|rf~1281_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~2006_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~2006 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~2006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y28_N3
dffeas \CPU_RISCV|regs|rf~988 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~988 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y28_N1
dffeas \CPU_RISCV|regs|rf~732 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~732 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~860feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~860feeder_combout  = \CPU_RISCV|comb~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~99_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~860feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N13
dffeas \CPU_RISCV|regs|rf~860 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~860 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \CPU_RISCV|regs|rf~604 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~604 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1278 (
// Equation(s):
// \CPU_RISCV|regs|rf~1278_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~860_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~604_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~860_q ),
	.datac(\CPU_RISCV|regs|rf~604_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1278_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1278 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1279 (
// Equation(s):
// \CPU_RISCV|regs|rf~1279_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1278_combout  & (\CPU_RISCV|regs|rf~988_q )) # (!\CPU_RISCV|regs|rf~1278_combout  & ((\CPU_RISCV|regs|rf~732_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1278_combout ))))

	.dataa(\CPU_RISCV|regs|rf~988_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~732_q ),
	.datad(\CPU_RISCV|regs|rf~1278_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1279_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1279 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1285 (
// Equation(s):
// \CPU_RISCV|regs|rf~1285_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~2006_combout  & (\CPU_RISCV|regs|rf~1284_combout )) # (!\CPU_RISCV|regs|rf~2006_combout  & ((\CPU_RISCV|regs|rf~1279_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~2006_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1284_combout ),
	.datac(\CPU_RISCV|regs|rf~2006_combout ),
	.datad(\CPU_RISCV|regs|rf~1279_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1285_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1285 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[28]~13 (
// Equation(s):
// \CPU_RISCV|regs|rd2[28]~13_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1277_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1285_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout 
//  & ((\CPU_RISCV|regs|rf~1285_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1277_combout ),
	.datad(\CPU_RISCV|regs|rf~1285_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[28]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[28]~13 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[28]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~34 (
// Equation(s):
// \CPU_RISCV|Equal16~34_combout  = \CPU_RISCV|regs|rd2[28]~13_combout  $ (\CPU_RISCV|regs|rd1[28]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[28]~13_combout ),
	.datad(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~34 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~41 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~41_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1918_combout ))) # (!\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1919_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1919_combout ),
	.datab(\CPU_RISCV|imm[0]~114_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rf~1918_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~41 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|comb~87 (
// Equation(s):
// \CPU_RISCV|comb~87_combout  = (\imem|RAM~12_combout  & ((\CPU_RISCV|imm[3]~119_combout ) # ((\CPU_RISCV|imm[1]~123_combout  & !\CPU_RISCV|imm[2]~94_combout ))))

	.dataa(\CPU_RISCV|imm[3]~119_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|imm[1]~123_combout ),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~87 .lut_mask = 16'h88C8;
defparam \CPU_RISCV|comb~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~103 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~103_combout  = (\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [6]) # ((!\CPU_RISCV|imm[3]~119_combout  & !\CPU_RISCV|imm[2]~94_combout )))

	.dataa(\CPU_RISCV|imm[3]~119_combout ),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~103 .lut_mask = 16'hFCFD;
defparam \CPU_RISCV|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~30 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~30_combout  = (\CPU_RISCV|imm[0]~114_combout  & (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|regs|rf~1920_combout )))) # (!\CPU_RISCV|imm[0]~114_combout  & (((\CPU_RISCV|regs|rd1[28]~15_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1920_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~30 .lut_mask = 16'h5C0C;
defparam \CPU_RISCV|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|comb~94 (
// Equation(s):
// \CPU_RISCV|comb~94_combout  = (\CPU_RISCV|ShiftLeft0~103_combout  & (!\CPU_RISCV|comb~87_combout  & ((\CPU_RISCV|ShiftLeft0~30_combout )))) # (!\CPU_RISCV|ShiftLeft0~103_combout  & ((\CPU_RISCV|comb~87_combout ) # ((\CPU_RISCV|ShiftLeft0~43_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~103_combout ),
	.datab(\CPU_RISCV|comb~87_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~43_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~94 .lut_mask = 16'h7654;
defparam \CPU_RISCV|comb~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|comb~95 (
// Equation(s):
// \CPU_RISCV|comb~95_combout  = (\CPU_RISCV|comb~87_combout  & ((\CPU_RISCV|comb~94_combout  & ((\CPU_RISCV|ShiftLeft0~48_combout ))) # (!\CPU_RISCV|comb~94_combout  & (\CPU_RISCV|ShiftLeft0~41_combout )))) # (!\CPU_RISCV|comb~87_combout  & 
// (((\CPU_RISCV|comb~94_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~41_combout ),
	.datab(\CPU_RISCV|comb~87_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~48_combout ),
	.datad(\CPU_RISCV|comb~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~95 .lut_mask = 16'hF388;
defparam \CPU_RISCV|comb~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~70 (
// Equation(s):
// \CPU_RISCV|Add0~70_combout  = (\CPU_RISCV|pc [28] & (\CPU_RISCV|Add0~69  $ (GND))) # (!\CPU_RISCV|pc [28] & (!\CPU_RISCV|Add0~69  & VCC))
// \CPU_RISCV|Add0~71  = CARRY((\CPU_RISCV|pc [28] & !\CPU_RISCV|Add0~69 ))

	.dataa(\CPU_RISCV|pc [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~69 ),
	.combout(\CPU_RISCV|Add0~70_combout ),
	.cout(\CPU_RISCV|Add0~71 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~70 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~87 (
// Equation(s):
// \CPU_RISCV|Add0~87_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~56_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~56_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~56_combout ),
	.datad(\CPU_RISCV|Add2~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~87 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~88 (
// Equation(s):
// \CPU_RISCV|Add0~88_combout  = (\CPU_RISCV|Add0~87_combout  & ((\CPU_RISCV|Add0~70_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~70_combout ),
	.datad(\CPU_RISCV|Add0~87_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~88 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~89 (
// Equation(s):
// \CPU_RISCV|Add0~89_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~88_combout ))) # (!\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~70_combout )))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (((\CPU_RISCV|Add0~88_combout ))))

	.dataa(\CPU_RISCV|Add0~70_combout ),
	.datab(\CPU_RISCV|pc[13]~7_combout ),
	.datac(\CPU_RISCV|Add0~88_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~89 .lut_mask = 16'hF0B8;
defparam \CPU_RISCV|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N25
dffeas \CPU_RISCV|pc[28] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [28]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[28] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N24
cycloneive_lcell_comb \CPU_RISCV|Add3~56 (
// Equation(s):
// \CPU_RISCV|Add3~56_combout  = ((\CPU_RISCV|pc [28] $ (\CPU_RISCV|imm[30]~99_combout  $ (!\CPU_RISCV|Add3~55 )))) # (GND)
// \CPU_RISCV|Add3~57  = CARRY((\CPU_RISCV|pc [28] & ((\CPU_RISCV|imm[30]~99_combout ) # (!\CPU_RISCV|Add3~55 ))) # (!\CPU_RISCV|pc [28] & (\CPU_RISCV|imm[30]~99_combout  & !\CPU_RISCV|Add3~55 )))

	.dataa(\CPU_RISCV|pc [28]),
	.datab(\CPU_RISCV|imm[30]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~55 ),
	.combout(\CPU_RISCV|Add3~56_combout ),
	.cout(\CPU_RISCV|Add3~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|comb~96 (
// Equation(s):
// \CPU_RISCV|comb~96_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~95_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|Add3~56_combout ))))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|comb~95_combout ),
	.datad(\CPU_RISCV|Add3~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~96 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|comb~97 (
// Equation(s):
// \CPU_RISCV|comb~97_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~96_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~96_combout  & (\CPU_RISCV|imm[30]~99_combout )) # (!\CPU_RISCV|comb~96_combout  & 
// ((\CPU_RISCV|Equal16~34_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[30]~99_combout ),
	.datac(\CPU_RISCV|Equal16~34_combout ),
	.datad(\CPU_RISCV|comb~96_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~97 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|Add1~56 (
// Equation(s):
// \CPU_RISCV|Add1~56_combout  = ((\CPU_RISCV|regs|rd1[28]~15_combout  $ (\CPU_RISCV|regs|rd2[28]~13_combout  $ (!\CPU_RISCV|Add1~55 )))) # (GND)
// \CPU_RISCV|Add1~57  = CARRY((\CPU_RISCV|regs|rd1[28]~15_combout  & ((\CPU_RISCV|regs|rd2[28]~13_combout ) # (!\CPU_RISCV|Add1~55 ))) # (!\CPU_RISCV|regs|rd1[28]~15_combout  & (\CPU_RISCV|regs|rd2[28]~13_combout  & !\CPU_RISCV|Add1~55 )))

	.dataa(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.datab(\CPU_RISCV|regs|rd2[28]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~55 ),
	.combout(\CPU_RISCV|Add1~56_combout ),
	.cout(\CPU_RISCV|Add1~57 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~56 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|comb~98 (
// Equation(s):
// \CPU_RISCV|comb~98_combout  = (\CPU_RISCV|comb~269_combout  & ((\CPU_RISCV|Add1~56_combout ) # ((\CPU_RISCV|comb~86_combout  & \CPU_RISCV|comb~97_combout )))) # (!\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|comb~86_combout  & (\CPU_RISCV|comb~97_combout 
// )))

	.dataa(\CPU_RISCV|comb~269_combout ),
	.datab(\CPU_RISCV|comb~86_combout ),
	.datac(\CPU_RISCV|comb~97_combout ),
	.datad(\CPU_RISCV|Add1~56_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~98 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|comb~99 (
// Equation(s):
// \CPU_RISCV|comb~99_combout  = (\CPU_RISCV|comb~98_combout ) # ((\CPU_RISCV|comb~262_combout  & (\CPU_RISCV|Add2~56_combout  & \CPU_RISCV|comb~268_combout )))

	.dataa(\CPU_RISCV|comb~262_combout ),
	.datab(\CPU_RISCV|Add2~56_combout ),
	.datac(\CPU_RISCV|comb~268_combout ),
	.datad(\CPU_RISCV|comb~98_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~99 .lut_mask = 16'hFF80;
defparam \CPU_RISCV|comb~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N7
dffeas \CPU_RISCV|regs|rf~284 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~284 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1268 (
// Equation(s):
// \CPU_RISCV|regs|rf~1268_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~60_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~28_q ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~28_q ),
	.datac(\CPU_RISCV|regs|rf~60_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1268_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1268 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1269 (
// Equation(s):
// \CPU_RISCV|regs|rf~1269_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1268_combout  & ((\CPU_RISCV|regs|rf~316_q ))) # (!\CPU_RISCV|regs|rf~1268_combout  & (\CPU_RISCV|regs|rf~284_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1268_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~284_q ),
	.datac(\CPU_RISCV|regs|rf~316_q ),
	.datad(\CPU_RISCV|regs|rf~1268_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1269_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1269 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1266 (
// Equation(s):
// \CPU_RISCV|regs|rf~1266_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~476_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~220_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~476_q ),
	.datac(\CPU_RISCV|regs|rf~220_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1266 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1267 (
// Equation(s):
// \CPU_RISCV|regs|rf~1267_combout  = (\CPU_RISCV|regs|rf~1266_combout  & (((\CPU_RISCV|regs|rf~508_q ) # (!\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|regs|rf~1266_combout  & (\CPU_RISCV|regs|rf~252_q  & ((\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1266_combout ),
	.datab(\CPU_RISCV|regs|rf~252_q ),
	.datac(\CPU_RISCV|regs|rf~508_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1267_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1267 .lut_mask = 16'hE4AA;
defparam \CPU_RISCV|regs|rf~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[28]~15 (
// Equation(s):
// \CPU_RISCV|regs|rd1[28]~15_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1267_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1269_combout ))))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(\CPU_RISCV|regs|rf~1269_combout ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~1267_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[28]~15 .lut_mask = 16'h5404;
defparam \CPU_RISCV|regs|rd1[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|Add2~58 (
// Equation(s):
// \CPU_RISCV|Add2~58_combout  = (\CPU_RISCV|regs|rd1[29]~14_combout  & ((\CPU_RISCV|imm[14]~122_combout  & (\CPU_RISCV|Add2~57  & VCC)) # (!\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|Add2~57 )))) # (!\CPU_RISCV|regs|rd1[29]~14_combout  & 
// ((\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|Add2~57 )) # (!\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|Add2~57 ) # (GND)))))
// \CPU_RISCV|Add2~59  = CARRY((\CPU_RISCV|regs|rd1[29]~14_combout  & (!\CPU_RISCV|imm[14]~122_combout  & !\CPU_RISCV|Add2~57 )) # (!\CPU_RISCV|regs|rd1[29]~14_combout  & ((!\CPU_RISCV|Add2~57 ) # (!\CPU_RISCV|imm[14]~122_combout ))))

	.dataa(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~57 ),
	.combout(\CPU_RISCV|Add2~58_combout ),
	.cout(\CPU_RISCV|Add2~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|Add1~58 (
// Equation(s):
// \CPU_RISCV|Add1~58_combout  = (\CPU_RISCV|regs|rd2[29]~12_combout  & ((\CPU_RISCV|regs|rd1[29]~14_combout  & (\CPU_RISCV|Add1~57  & VCC)) # (!\CPU_RISCV|regs|rd1[29]~14_combout  & (!\CPU_RISCV|Add1~57 )))) # (!\CPU_RISCV|regs|rd2[29]~12_combout  & 
// ((\CPU_RISCV|regs|rd1[29]~14_combout  & (!\CPU_RISCV|Add1~57 )) # (!\CPU_RISCV|regs|rd1[29]~14_combout  & ((\CPU_RISCV|Add1~57 ) # (GND)))))
// \CPU_RISCV|Add1~59  = CARRY((\CPU_RISCV|regs|rd2[29]~12_combout  & (!\CPU_RISCV|regs|rd1[29]~14_combout  & !\CPU_RISCV|Add1~57 )) # (!\CPU_RISCV|regs|rd2[29]~12_combout  & ((!\CPU_RISCV|Add1~57 ) # (!\CPU_RISCV|regs|rd1[29]~14_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[29]~12_combout ),
	.datab(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~57 ),
	.combout(\CPU_RISCV|Add1~58_combout ),
	.cout(\CPU_RISCV|Add1~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~35 (
// Equation(s):
// \CPU_RISCV|Equal16~35_combout  = \CPU_RISCV|regs|rd1[29]~14_combout  $ (\CPU_RISCV|regs|rd2[29]~12_combout )

	.dataa(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.datab(\CPU_RISCV|regs|rd2[29]~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~35 .lut_mask = 16'h6666;
defparam \CPU_RISCV|Equal16~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~72 (
// Equation(s):
// \CPU_RISCV|Add0~72_combout  = (\CPU_RISCV|pc [29] & (!\CPU_RISCV|Add0~71 )) # (!\CPU_RISCV|pc [29] & ((\CPU_RISCV|Add0~71 ) # (GND)))
// \CPU_RISCV|Add0~73  = CARRY((!\CPU_RISCV|Add0~71 ) # (!\CPU_RISCV|pc [29]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~71 ),
	.combout(\CPU_RISCV|Add0~72_combout ),
	.cout(\CPU_RISCV|Add0~73 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~72 .lut_mask = 16'h3C3F;
defparam \CPU_RISCV|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~84 (
// Equation(s):
// \CPU_RISCV|Add0~84_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~58_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~58_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add3~58_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~58_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~84 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~85 (
// Equation(s):
// \CPU_RISCV|Add0~85_combout  = (\CPU_RISCV|Add0~84_combout  & ((\CPU_RISCV|Add0~72_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~72_combout ),
	.datad(\CPU_RISCV|Add0~84_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~85 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~86 (
// Equation(s):
// \CPU_RISCV|Add0~86_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~85_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~72_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~85_combout )))))

	.dataa(\CPU_RISCV|Add0~72_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~86 .lut_mask = 16'hEF20;
defparam \CPU_RISCV|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N9
dffeas \CPU_RISCV|pc[29] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [29]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[29] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add3~58 (
// Equation(s):
// \CPU_RISCV|Add3~58_combout  = (\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|pc [29] & (\CPU_RISCV|Add3~57  & VCC)) # (!\CPU_RISCV|pc [29] & (!\CPU_RISCV|Add3~57 )))) # (!\CPU_RISCV|imm[14]~122_combout  & ((\CPU_RISCV|pc [29] & (!\CPU_RISCV|Add3~57 )) # 
// (!\CPU_RISCV|pc [29] & ((\CPU_RISCV|Add3~57 ) # (GND)))))
// \CPU_RISCV|Add3~59  = CARRY((\CPU_RISCV|imm[14]~122_combout  & (!\CPU_RISCV|pc [29] & !\CPU_RISCV|Add3~57 )) # (!\CPU_RISCV|imm[14]~122_combout  & ((!\CPU_RISCV|Add3~57 ) # (!\CPU_RISCV|pc [29]))))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|pc [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~57 ),
	.combout(\CPU_RISCV|Add3~58_combout ),
	.cout(\CPU_RISCV|Add3~59 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~58 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~33 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~33_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|imm[0]~114_combout  & (\CPU_RISCV|regs|rf~1919_combout )) # (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|regs|rf~1920_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1919_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1920_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~33 .lut_mask = 16'h2320;
defparam \CPU_RISCV|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~15 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~15_combout  = (\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1267_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1269_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1267_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1269_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~15 .lut_mask = 16'hB080;
defparam \CPU_RISCV|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~16 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~16_combout  = (!\CPU_RISCV|imm[0]~114_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1243_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1245_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1245_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|regs|rf~1243_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~16 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~17 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~17_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|ShiftLeft0~15_combout ) # (\CPU_RISCV|ShiftLeft0~16_combout )))

	.dataa(\CPU_RISCV|regs|Equal0~0_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|ShiftLeft0~15_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~17 .lut_mask = 16'h5550;
defparam \CPU_RISCV|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~88 (
// Equation(s):
// \CPU_RISCV|comb~88_combout  = (\CPU_RISCV|ShiftLeft0~103_combout  & ((\CPU_RISCV|comb~87_combout  & (\CPU_RISCV|ShiftLeft0~33_combout )) # (!\CPU_RISCV|comb~87_combout  & ((\CPU_RISCV|ShiftLeft0~17_combout ))))) # (!\CPU_RISCV|ShiftLeft0~103_combout  & 
// (((\CPU_RISCV|comb~87_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~103_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~33_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~17_combout ),
	.datad(\CPU_RISCV|comb~87_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~88 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|comb~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|comb~89 (
// Equation(s):
// \CPU_RISCV|comb~89_combout  = (\CPU_RISCV|ShiftLeft0~103_combout  & (((\CPU_RISCV|comb~88_combout )))) # (!\CPU_RISCV|ShiftLeft0~103_combout  & ((\CPU_RISCV|comb~88_combout  & ((\CPU_RISCV|ShiftLeft0~40_combout ))) # (!\CPU_RISCV|comb~88_combout  & 
// (\CPU_RISCV|ShiftLeft0~32_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~32_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~103_combout ),
	.datac(\CPU_RISCV|comb~88_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~89 .lut_mask = 16'hF2C2;
defparam \CPU_RISCV|comb~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|comb~90 (
// Equation(s):
// \CPU_RISCV|comb~90_combout  = (\CPU_RISCV|comb~272_combout  & (((\CPU_RISCV|comb~67_combout ) # (\CPU_RISCV|comb~89_combout )))) # (!\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|Add3~58_combout  & (!\CPU_RISCV|comb~67_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|Add3~58_combout ),
	.datac(\CPU_RISCV|comb~67_combout ),
	.datad(\CPU_RISCV|comb~89_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~90 .lut_mask = 16'hAEA4;
defparam \CPU_RISCV|comb~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N12
cycloneive_lcell_comb \CPU_RISCV|comb~91 (
// Equation(s):
// \CPU_RISCV|comb~91_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~90_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~90_combout  & (\CPU_RISCV|imm[14]~122_combout )) # (!\CPU_RISCV|comb~90_combout  & 
// ((\CPU_RISCV|Equal16~35_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(\CPU_RISCV|Equal16~35_combout ),
	.datad(\CPU_RISCV|comb~90_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~91 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|comb~92 (
// Equation(s):
// \CPU_RISCV|comb~92_combout  = (\CPU_RISCV|comb~269_combout  & ((\CPU_RISCV|Add1~58_combout ) # ((\CPU_RISCV|comb~86_combout  & \CPU_RISCV|comb~91_combout )))) # (!\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|comb~86_combout  & ((\CPU_RISCV|comb~91_combout 
// ))))

	.dataa(\CPU_RISCV|comb~269_combout ),
	.datab(\CPU_RISCV|comb~86_combout ),
	.datac(\CPU_RISCV|Add1~58_combout ),
	.datad(\CPU_RISCV|comb~91_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~92 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|comb~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|comb~93 (
// Equation(s):
// \CPU_RISCV|comb~93_combout  = (\CPU_RISCV|comb~92_combout ) # ((\CPU_RISCV|comb~262_combout  & (\CPU_RISCV|Add2~58_combout  & \CPU_RISCV|comb~268_combout )))

	.dataa(\CPU_RISCV|comb~262_combout ),
	.datab(\CPU_RISCV|Add2~58_combout ),
	.datac(\CPU_RISCV|comb~268_combout ),
	.datad(\CPU_RISCV|comb~92_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~93 .lut_mask = 16'hFF80;
defparam \CPU_RISCV|comb~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N17
dffeas \CPU_RISCV|regs|rf~61 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~61 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y29_N27
dffeas \CPU_RISCV|regs|rf~125 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~125 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \CPU_RISCV|regs|rf~93 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~93 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1250 (
// Equation(s):
// \CPU_RISCV|regs|rf~1250_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~93_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~29_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~29_q ),
	.datac(\CPU_RISCV|regs|rf~93_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1250 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1251 (
// Equation(s):
// \CPU_RISCV|regs|rf~1251_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1250_combout  & ((\CPU_RISCV|regs|rf~125_q ))) # (!\CPU_RISCV|regs|rf~1250_combout  & (\CPU_RISCV|regs|rf~61_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1250_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~61_q ),
	.datac(\CPU_RISCV|regs|rf~125_q ),
	.datad(\CPU_RISCV|regs|rf~1250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1251 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y29_N17
dffeas \CPU_RISCV|regs|rf~349 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~349 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1248 (
// Equation(s):
// \CPU_RISCV|regs|rf~1248_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~349_q ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~285_q ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~285_q ),
	.datac(\CPU_RISCV|regs|rf~349_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1248 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y29_N19
dffeas \CPU_RISCV|regs|rf~381 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~381 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1249 (
// Equation(s):
// \CPU_RISCV|regs|rf~1249_combout  = (\CPU_RISCV|regs|rf~1248_combout  & (((\CPU_RISCV|regs|rf~381_q )) # (!\CPU_RISCV|RS2[0]~36_combout ))) # (!\CPU_RISCV|regs|rf~1248_combout  & (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~317_q ))))

	.dataa(\CPU_RISCV|regs|rf~1248_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~381_q ),
	.datad(\CPU_RISCV|regs|rf~317_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1249 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1252 (
// Equation(s):
// \CPU_RISCV|regs|rf~1252_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1249_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1251_combout )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1251_combout ),
	.datad(\CPU_RISCV|regs|rf~1249_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1252 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~445feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~445feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~445feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N13
dffeas \CPU_RISCV|regs|rf~445 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~445 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y31_N27
dffeas \CPU_RISCV|regs|rf~413 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~413 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1253 (
// Equation(s):
// \CPU_RISCV|regs|rf~1253_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~445_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~413_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~445_q ),
	.datac(\CPU_RISCV|regs|rf~413_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1253 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1254 (
// Equation(s):
// \CPU_RISCV|regs|rf~1254_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1253_combout  & (\CPU_RISCV|regs|rf~509_q )) # (!\CPU_RISCV|regs|rf~1253_combout  & ((\CPU_RISCV|regs|rf~477_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1253_combout ))))

	.dataa(\CPU_RISCV|regs|rf~509_q ),
	.datab(\CPU_RISCV|regs|rf~477_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1253_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1254 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~157feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~157feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~157feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~157feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~157feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y30_N15
dffeas \CPU_RISCV|regs|rf~157 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~157feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~157 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y30_N5
dffeas \CPU_RISCV|regs|rf~189 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~189 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1246 (
// Equation(s):
// \CPU_RISCV|regs|rf~1246_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~189_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~157_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~157_q ),
	.datac(\CPU_RISCV|regs|rf~189_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1246 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1247 (
// Equation(s):
// \CPU_RISCV|regs|rf~1247_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1246_combout  & ((\CPU_RISCV|regs|rf~253_q ))) # (!\CPU_RISCV|regs|rf~1246_combout  & (\CPU_RISCV|regs|rf~221_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1246_combout ))))

	.dataa(\CPU_RISCV|regs|rf~221_q ),
	.datab(\CPU_RISCV|regs|rf~253_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1246_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1247 .lut_mask = 16'hCFA0;
defparam \CPU_RISCV|regs|rf~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1255 (
// Equation(s):
// \CPU_RISCV|regs|rf~1255_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1252_combout  & (\CPU_RISCV|regs|rf~1254_combout )) # (!\CPU_RISCV|regs|rf~1252_combout  & ((\CPU_RISCV|regs|rf~1247_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1252_combout ))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1252_combout ),
	.datac(\CPU_RISCV|regs|rf~1254_combout ),
	.datad(\CPU_RISCV|regs|rf~1247_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1255 .lut_mask = 16'hE6C4;
defparam \CPU_RISCV|regs|rf~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~701feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~701feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~701feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y32_N9
dffeas \CPU_RISCV|regs|rf~701 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~701 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \CPU_RISCV|regs|rf~957 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~957 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N7
dffeas \CPU_RISCV|regs|rf~829 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~829 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y32_N19
dffeas \CPU_RISCV|regs|rf~573 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~573 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1256 (
// Equation(s):
// \CPU_RISCV|regs|rf~1256_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~829_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~573_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~829_q ),
	.datac(\CPU_RISCV|regs|rf~573_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1256 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1257 (
// Equation(s):
// \CPU_RISCV|regs|rf~1257_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1256_combout  & ((\CPU_RISCV|regs|rf~957_q ))) # (!\CPU_RISCV|regs|rf~1256_combout  & (\CPU_RISCV|regs|rf~701_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1256_combout ))))

	.dataa(\CPU_RISCV|regs|rf~701_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~957_q ),
	.datad(\CPU_RISCV|regs|rf~1256_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1257 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y30_N23
dffeas \CPU_RISCV|regs|rf~1021 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1021 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y28_N21
dffeas \CPU_RISCV|regs|rf~765 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~765 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~893feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~893feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~893feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y30_N5
dffeas \CPU_RISCV|regs|rf~893 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~893 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N23
dffeas \CPU_RISCV|regs|rf~637 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~637 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1263 (
// Equation(s):
// \CPU_RISCV|regs|rf~1263_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~893_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~637_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~893_q ),
	.datac(\CPU_RISCV|regs|rf~637_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1263 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1264 (
// Equation(s):
// \CPU_RISCV|regs|rf~1264_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1263_combout  & (\CPU_RISCV|regs|rf~1021_q )) # (!\CPU_RISCV|regs|rf~1263_combout  & ((\CPU_RISCV|regs|rf~765_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1263_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1021_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~765_q ),
	.datad(\CPU_RISCV|regs|rf~1263_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1264_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1264 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~861feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~861feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~861feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N1
dffeas \CPU_RISCV|regs|rf~861 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~861 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~861 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N31
dffeas \CPU_RISCV|regs|rf~989 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~989 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~733feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~733feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~733feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~733feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~733feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N3
dffeas \CPU_RISCV|regs|rf~733 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~733feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~733 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N21
dffeas \CPU_RISCV|regs|rf~605 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~605 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1258 (
// Equation(s):
// \CPU_RISCV|regs|rf~1258_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~733_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~605_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~733_q ),
	.datac(\CPU_RISCV|regs|rf~605_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1258 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1259 (
// Equation(s):
// \CPU_RISCV|regs|rf~1259_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1258_combout  & ((\CPU_RISCV|regs|rf~989_q ))) # (!\CPU_RISCV|regs|rf~1258_combout  & (\CPU_RISCV|regs|rf~861_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1258_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~861_q ),
	.datac(\CPU_RISCV|regs|rf~989_q ),
	.datad(\CPU_RISCV|regs|rf~1258_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1259 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~797feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~797feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~93_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~797feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~797feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~797feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N9
dffeas \CPU_RISCV|regs|rf~797 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~797 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~797 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N27
dffeas \CPU_RISCV|regs|rf~925 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~925 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~669feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~669feeder_combout  = \CPU_RISCV|comb~93_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~93_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~669feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N17
dffeas \CPU_RISCV|regs|rf~669 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~669 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N7
dffeas \CPU_RISCV|regs|rf~541 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~541 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1260 (
// Equation(s):
// \CPU_RISCV|regs|rf~1260_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~669_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~541_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~669_q ),
	.datac(\CPU_RISCV|regs|rf~541_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1260 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1261 (
// Equation(s):
// \CPU_RISCV|regs|rf~1261_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1260_combout  & ((\CPU_RISCV|regs|rf~925_q ))) # (!\CPU_RISCV|regs|rf~1260_combout  & (\CPU_RISCV|regs|rf~797_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1260_combout ))))

	.dataa(\CPU_RISCV|regs|rf~797_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~925_q ),
	.datad(\CPU_RISCV|regs|rf~1260_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1261 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1262 (
// Equation(s):
// \CPU_RISCV|regs|rf~1262_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1259_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1261_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1259_combout ),
	.datad(\CPU_RISCV|regs|rf~1261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1262_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1262 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1265 (
// Equation(s):
// \CPU_RISCV|regs|rf~1265_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1262_combout  & ((\CPU_RISCV|regs|rf~1264_combout ))) # (!\CPU_RISCV|regs|rf~1262_combout  & (\CPU_RISCV|regs|rf~1257_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1262_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1257_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1264_combout ),
	.datad(\CPU_RISCV|regs|rf~1262_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1265_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1265 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[29]~12 (
// Equation(s):
// \CPU_RISCV|regs|rd2[29]~12_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1255_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1265_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & 
// (((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1265_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|regs|rf~1255_combout ),
	.datac(\CPU_RISCV|RS2[4]~35_combout ),
	.datad(\CPU_RISCV|regs|rf~1265_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[29]~12 .lut_mask = 16'hF888;
defparam \CPU_RISCV|regs|rd2[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|Add1~60 (
// Equation(s):
// \CPU_RISCV|Add1~60_combout  = ((\CPU_RISCV|regs|rd1[30]~13_combout  $ (\CPU_RISCV|regs|rd2[30]~11_combout  $ (!\CPU_RISCV|Add1~59 )))) # (GND)
// \CPU_RISCV|Add1~61  = CARRY((\CPU_RISCV|regs|rd1[30]~13_combout  & ((\CPU_RISCV|regs|rd2[30]~11_combout ) # (!\CPU_RISCV|Add1~59 ))) # (!\CPU_RISCV|regs|rd1[30]~13_combout  & (\CPU_RISCV|regs|rd2[30]~11_combout  & !\CPU_RISCV|Add1~59 )))

	.dataa(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.datab(\CPU_RISCV|regs|rd2[30]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~59 ),
	.combout(\CPU_RISCV|Add1~60_combout ),
	.cout(\CPU_RISCV|Add1~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~36 (
// Equation(s):
// \CPU_RISCV|Equal16~36_combout  = \CPU_RISCV|regs|rd2[30]~11_combout  $ (\CPU_RISCV|regs|rd1[30]~13_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd2[30]~11_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~36 .lut_mask = 16'h33CC;
defparam \CPU_RISCV|Equal16~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneive_lcell_comb \CPU_RISCV|Add0~74 (
// Equation(s):
// \CPU_RISCV|Add0~74_combout  = (\CPU_RISCV|pc [30] & (\CPU_RISCV|Add0~73  $ (GND))) # (!\CPU_RISCV|pc [30] & (!\CPU_RISCV|Add0~73  & VCC))
// \CPU_RISCV|Add0~75  = CARRY((\CPU_RISCV|pc [30] & !\CPU_RISCV|Add0~73 ))

	.dataa(\CPU_RISCV|pc [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~73 ),
	.combout(\CPU_RISCV|Add0~74_combout ),
	.cout(\CPU_RISCV|Add0~75 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~74 .lut_mask = 16'hA50A;
defparam \CPU_RISCV|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|Add2~60 (
// Equation(s):
// \CPU_RISCV|Add2~60_combout  = ((\CPU_RISCV|imm[30]~99_combout  $ (\CPU_RISCV|regs|rd1[30]~13_combout  $ (!\CPU_RISCV|Add2~59 )))) # (GND)
// \CPU_RISCV|Add2~61  = CARRY((\CPU_RISCV|imm[30]~99_combout  & ((\CPU_RISCV|regs|rd1[30]~13_combout ) # (!\CPU_RISCV|Add2~59 ))) # (!\CPU_RISCV|imm[30]~99_combout  & (\CPU_RISCV|regs|rd1[30]~13_combout  & !\CPU_RISCV|Add2~59 )))

	.dataa(\CPU_RISCV|imm[30]~99_combout ),
	.datab(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~59 ),
	.combout(\CPU_RISCV|Add2~60_combout ),
	.cout(\CPU_RISCV|Add2~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~81 (
// Equation(s):
// \CPU_RISCV|Add0~81_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~60_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~60_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add3~60_combout ),
	.datad(\CPU_RISCV|Add2~60_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~81 .lut_mask = 16'hFEBA;
defparam \CPU_RISCV|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~82 (
// Equation(s):
// \CPU_RISCV|Add0~82_combout  = (\CPU_RISCV|Add0~81_combout  & ((\CPU_RISCV|Add0~74_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|Add0~74_combout ),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add0~81_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~82 .lut_mask = 16'hCF00;
defparam \CPU_RISCV|Add0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneive_lcell_comb \CPU_RISCV|Add0~83 (
// Equation(s):
// \CPU_RISCV|Add0~83_combout  = (\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~82_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|Add0~74_combout ))))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~82_combout ))

	.dataa(\CPU_RISCV|Add0~82_combout ),
	.datab(\CPU_RISCV|Add0~74_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~83 .lut_mask = 16'hAACA;
defparam \CPU_RISCV|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N11
dffeas \CPU_RISCV|pc[30] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [30]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[30] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add3~60 (
// Equation(s):
// \CPU_RISCV|Add3~60_combout  = ((\CPU_RISCV|pc [30] $ (\CPU_RISCV|imm[30]~99_combout  $ (!\CPU_RISCV|Add3~59 )))) # (GND)
// \CPU_RISCV|Add3~61  = CARRY((\CPU_RISCV|pc [30] & ((\CPU_RISCV|imm[30]~99_combout ) # (!\CPU_RISCV|Add3~59 ))) # (!\CPU_RISCV|pc [30] & (\CPU_RISCV|imm[30]~99_combout  & !\CPU_RISCV|Add3~59 )))

	.dataa(\CPU_RISCV|pc [30]),
	.datab(\CPU_RISCV|imm[30]~99_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add3~59 ),
	.combout(\CPU_RISCV|Add3~60_combout ),
	.cout(\CPU_RISCV|Add3~61 ));
// synopsys translate_off
defparam \CPU_RISCV|Add3~60 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~69 (
// Equation(s):
// \CPU_RISCV|comb~69_combout  = (\imem|RAM~12_combout  & ((\CPU_RISCV|imm[2]~94_combout ) # ((!\CPU_RISCV|imm[1]~123_combout  & \CPU_RISCV|imm[0]~114_combout )))) # (!\imem|RAM~12_combout  & (((\CPU_RISCV|imm[0]~114_combout ))))

	.dataa(\CPU_RISCV|imm[1]~123_combout ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|imm[0]~114_combout ),
	.datad(\CPU_RISCV|imm[2]~94_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~69 .lut_mask = 16'hFC70;
defparam \CPU_RISCV|comb~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|comb~263 (
// Equation(s):
// \CPU_RISCV|comb~263_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|imm[1]~123_combout ) # (\CPU_RISCV|imm[2]~94_combout ))))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(\CPU_RISCV|imm[1]~123_combout ),
	.datac(\CPU_RISCV|imm[2]~94_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~263_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~263 .lut_mask = 16'h0054;
defparam \CPU_RISCV|comb~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|comb~79 (
// Equation(s):
// \CPU_RISCV|comb~79_combout  = (\CPU_RISCV|comb~69_combout  & (((!\CPU_RISCV|comb~263_combout )))) # (!\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~263_combout  & ((\CPU_RISCV|ShiftLeft0~30_combout ))) # (!\CPU_RISCV|comb~263_combout  & 
// (\CPU_RISCV|regs|rd1[30]~13_combout ))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~30_combout ),
	.datad(\CPU_RISCV|comb~263_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~79 .lut_mask = 16'h50EE;
defparam \CPU_RISCV|comb~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneive_lcell_comb \CPU_RISCV|comb~80 (
// Equation(s):
// \CPU_RISCV|comb~80_combout  = (\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|comb~79_combout  & ((\CPU_RISCV|regs|rd1[29]~14_combout ))) # (!\CPU_RISCV|comb~79_combout  & (\CPU_RISCV|ShiftLeft0~29_combout )))) # (!\CPU_RISCV|comb~69_combout  & 
// (((\CPU_RISCV|comb~79_combout ))))

	.dataa(\CPU_RISCV|comb~69_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~29_combout ),
	.datac(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.datad(\CPU_RISCV|comb~79_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~80 .lut_mask = 16'hF588;
defparam \CPU_RISCV|comb~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|comb~81 (
// Equation(s):
// \CPU_RISCV|comb~81_combout  = (\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|ShiftLeft0~27_combout ))) # (!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|comb~80_combout ))

	.dataa(\CPU_RISCV|comb~80_combout ),
	.datab(\CPU_RISCV|imm[3]~111_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~81 .lut_mask = 16'hEE22;
defparam \CPU_RISCV|comb~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|comb~82 (
// Equation(s):
// \CPU_RISCV|comb~82_combout  = (\CPU_RISCV|result~12_combout  & ((\CPU_RISCV|comb~81_combout ))) # (!\CPU_RISCV|result~12_combout  & (\CPU_RISCV|Add3~60_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|Add3~60_combout ),
	.datad(\CPU_RISCV|comb~81_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~82 .lut_mask = 16'hFC30;
defparam \CPU_RISCV|comb~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneive_lcell_comb \CPU_RISCV|comb~83 (
// Equation(s):
// \CPU_RISCV|comb~83_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~60_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & (\CPU_RISCV|comb~82_combout )))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|comb~82_combout ),
	.datad(\CPU_RISCV|Add2~60_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~83 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|comb~84 (
// Equation(s):
// \CPU_RISCV|comb~84_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~83_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~83_combout  & (\CPU_RISCV|imm[30]~99_combout )) # (!\CPU_RISCV|comb~83_combout  & 
// ((\CPU_RISCV|Equal16~36_combout )))))

	.dataa(\CPU_RISCV|imm[30]~99_combout ),
	.datab(\CPU_RISCV|comb~68_combout ),
	.datac(\CPU_RISCV|Equal16~36_combout ),
	.datad(\CPU_RISCV|comb~83_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~84 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneive_lcell_comb \CPU_RISCV|comb~85 (
// Equation(s):
// \CPU_RISCV|comb~85_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~84_combout ) # ((\CPU_RISCV|comb~269_combout  & \CPU_RISCV|Add1~60_combout )))) # (!\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|Add1~60_combout 
// )))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\CPU_RISCV|comb~269_combout ),
	.datac(\CPU_RISCV|Add1~60_combout ),
	.datad(\CPU_RISCV|comb~84_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~85 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~254feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~254feeder_combout  = \CPU_RISCV|comb~85_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~85_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~254feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y28_N17
dffeas \CPU_RISCV|regs|rf~254 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~254 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1222 (
// Equation(s):
// \CPU_RISCV|regs|rf~1222_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~478_q ) # ((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|regs|rf~222_q  & !\CPU_RISCV|RS1[0]~11_combout ))))

	.dataa(\CPU_RISCV|regs|rf~478_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~222_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1222 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1223 (
// Equation(s):
// \CPU_RISCV|regs|rf~1223_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1222_combout  & ((\CPU_RISCV|regs|rf~510_q ))) # (!\CPU_RISCV|regs|rf~1222_combout  & (\CPU_RISCV|regs|rf~254_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1222_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~254_q ),
	.datac(\CPU_RISCV|regs|rf~510_q ),
	.datad(\CPU_RISCV|regs|rf~1222_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1223 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1224 (
// Equation(s):
// \CPU_RISCV|regs|rf~1224_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~62_q ))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (\CPU_RISCV|regs|rf~30_q ))))

	.dataa(\CPU_RISCV|regs|rf~30_q ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~62_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1224_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1224 .lut_mask = 16'hFC22;
defparam \CPU_RISCV|regs|rf~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1225 (
// Equation(s):
// \CPU_RISCV|regs|rf~1225_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1224_combout  & (\CPU_RISCV|regs|rf~318_q )) # (!\CPU_RISCV|regs|rf~1224_combout  & ((\CPU_RISCV|regs|rf~286_q ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1224_combout ))))

	.dataa(\CPU_RISCV|regs|rf~318_q ),
	.datab(\CPU_RISCV|regs|rf~286_q ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1224_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1225_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1225 .lut_mask = 16'hAFC0;
defparam \CPU_RISCV|regs|rf~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[30]~13 (
// Equation(s):
// \CPU_RISCV|regs|rd1[30]~13_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1223_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1225_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1223_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rf~1225_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[30]~13 .lut_mask = 16'h0B08;
defparam \CPU_RISCV|regs|rd1[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|Add2~62 (
// Equation(s):
// \CPU_RISCV|Add2~62_combout  = \CPU_RISCV|imm[14]~122_combout  $ (\CPU_RISCV|Add2~61  $ (\CPU_RISCV|regs|rd1[31]~12_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[14]~122_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.cin(\CPU_RISCV|Add2~61 ),
	.combout(\CPU_RISCV|Add2~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add2~62 .lut_mask = 16'hC33C;
defparam \CPU_RISCV|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|comb~70 (
// Equation(s):
// \CPU_RISCV|comb~70_combout  = (\CPU_RISCV|comb~263_combout  & (((!\CPU_RISCV|comb~69_combout )))) # (!\CPU_RISCV|comb~263_combout  & ((\CPU_RISCV|comb~69_combout  & ((\CPU_RISCV|regs|rd1[30]~13_combout ))) # (!\CPU_RISCV|comb~69_combout  & 
// (\CPU_RISCV|regs|rd1[31]~12_combout ))))

	.dataa(\CPU_RISCV|comb~263_combout ),
	.datab(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.datac(\CPU_RISCV|comb~69_combout ),
	.datad(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~70 .lut_mask = 16'h5E0E;
defparam \CPU_RISCV|comb~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|comb~71 (
// Equation(s):
// \CPU_RISCV|comb~71_combout  = (\CPU_RISCV|comb~70_combout  & ((\CPU_RISCV|ShiftLeft0~17_combout ) # ((!\CPU_RISCV|comb~263_combout )))) # (!\CPU_RISCV|comb~70_combout  & (((\CPU_RISCV|comb~263_combout  & \CPU_RISCV|ShiftLeft0~20_combout ))))

	.dataa(\CPU_RISCV|comb~70_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~17_combout ),
	.datac(\CPU_RISCV|comb~263_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~71 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|comb~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|comb~72 (
// Equation(s):
// \CPU_RISCV|comb~72_combout  = (\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|ShiftLeft0~14_combout ))) # (!\CPU_RISCV|imm[3]~111_combout  & (\CPU_RISCV|comb~71_combout ))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|comb~71_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~72 .lut_mask = 16'hEE44;
defparam \CPU_RISCV|comb~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~76 (
// Equation(s):
// \CPU_RISCV|Add0~76_combout  = \CPU_RISCV|Add0~75  $ (\CPU_RISCV|pc [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [31]),
	.cin(\CPU_RISCV|Add0~75 ),
	.combout(\CPU_RISCV|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~76 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~79 (
// Equation(s):
// \CPU_RISCV|Add0~79_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|pc[13]~7_combout  & !\CPU_RISCV|jump_add~1_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|jump_add~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~79 .lut_mask = 16'hCCFC;
defparam \CPU_RISCV|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N28
cycloneive_lcell_comb \CPU_RISCV|Add0~78 (
// Equation(s):
// \CPU_RISCV|Add0~78_combout  = (\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~62_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~62_combout ))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|Add3~62_combout ),
	.datac(\CPU_RISCV|Add2~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~78 .lut_mask = 16'hE4E4;
defparam \CPU_RISCV|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~80 (
// Equation(s):
// \CPU_RISCV|Add0~80_combout  = (\CPU_RISCV|Add0~79_combout  & (\CPU_RISCV|Add0~76_combout )) # (!\CPU_RISCV|Add0~79_combout  & ((\CPU_RISCV|Add0~78_combout )))

	.dataa(\CPU_RISCV|Add0~76_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~79_combout ),
	.datad(\CPU_RISCV|Add0~78_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~80 .lut_mask = 16'hAFA0;
defparam \CPU_RISCV|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y27_N25
dffeas \CPU_RISCV|pc[31] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [31]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[31] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N30
cycloneive_lcell_comb \CPU_RISCV|Add3~62 (
// Equation(s):
// \CPU_RISCV|Add3~62_combout  = \CPU_RISCV|imm[14]~122_combout  $ (\CPU_RISCV|Add3~61  $ (\CPU_RISCV|pc [31]))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|pc [31]),
	.cin(\CPU_RISCV|Add3~61 ),
	.combout(\CPU_RISCV|Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add3~62 .lut_mask = 16'hA55A;
defparam \CPU_RISCV|Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|comb~73 (
// Equation(s):
// \CPU_RISCV|comb~73_combout  = (\CPU_RISCV|result~12_combout  & (\CPU_RISCV|comb~72_combout )) # (!\CPU_RISCV|result~12_combout  & ((\CPU_RISCV|Add3~62_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|result~12_combout ),
	.datac(\CPU_RISCV|comb~72_combout ),
	.datad(\CPU_RISCV|Add3~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~73 .lut_mask = 16'hF3C0;
defparam \CPU_RISCV|comb~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|comb~76 (
// Equation(s):
// \CPU_RISCV|comb~76_combout  = (\CPU_RISCV|comb~75_combout  & ((\CPU_RISCV|comb~74_combout ) # ((\CPU_RISCV|Add2~62_combout )))) # (!\CPU_RISCV|comb~75_combout  & (!\CPU_RISCV|comb~74_combout  & ((\CPU_RISCV|comb~73_combout ))))

	.dataa(\CPU_RISCV|comb~75_combout ),
	.datab(\CPU_RISCV|comb~74_combout ),
	.datac(\CPU_RISCV|Add2~62_combout ),
	.datad(\CPU_RISCV|comb~73_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~76 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|comb~77 (
// Equation(s):
// \CPU_RISCV|comb~77_combout  = (\CPU_RISCV|comb~68_combout  & (((\CPU_RISCV|comb~76_combout )))) # (!\CPU_RISCV|comb~68_combout  & ((\CPU_RISCV|comb~76_combout  & (\CPU_RISCV|imm[14]~122_combout )) # (!\CPU_RISCV|comb~76_combout  & 
// ((\CPU_RISCV|Equal16~37_combout )))))

	.dataa(\CPU_RISCV|imm[14]~122_combout ),
	.datab(\CPU_RISCV|Equal16~37_combout ),
	.datac(\CPU_RISCV|comb~68_combout ),
	.datad(\CPU_RISCV|comb~76_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~77 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \CPU_RISCV|Add1~62 (
// Equation(s):
// \CPU_RISCV|Add1~62_combout  = \CPU_RISCV|regs|rd1[31]~12_combout  $ (\CPU_RISCV|Add1~61  $ (\CPU_RISCV|regs|rd2[31]~10_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[31]~10_combout ),
	.cin(\CPU_RISCV|Add1~61 ),
	.combout(\CPU_RISCV|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add1~62 .lut_mask = 16'hC33C;
defparam \CPU_RISCV|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneive_lcell_comb \CPU_RISCV|comb~78 (
// Equation(s):
// \CPU_RISCV|comb~78_combout  = (\CPU_RISCV|comb~269_combout  & ((\CPU_RISCV|Add1~62_combout ) # ((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~77_combout )))) # (!\CPU_RISCV|comb~269_combout  & (\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~77_combout 
// )))

	.dataa(\CPU_RISCV|comb~269_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~77_combout ),
	.datad(\CPU_RISCV|Add1~62_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~78 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|comb~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~479feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~479feeder_combout  = \CPU_RISCV|comb~78_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~479feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~479feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~479feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N23
dffeas \CPU_RISCV|regs|rf~479 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~479feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~479 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1218 (
// Equation(s):
// \CPU_RISCV|regs|rf~1218_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~479_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~223_q )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~479_q ),
	.datac(\CPU_RISCV|regs|rf~223_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1218 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1219 (
// Equation(s):
// \CPU_RISCV|regs|rf~1219_combout  = (\CPU_RISCV|regs|rf~1218_combout  & (((\CPU_RISCV|regs|rf~511_q )) # (!\CPU_RISCV|RS1[0]~11_combout ))) # (!\CPU_RISCV|regs|rf~1218_combout  & (\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~255_q )))

	.dataa(\CPU_RISCV|regs|rf~1218_combout ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~255_q ),
	.datad(\CPU_RISCV|regs|rf~511_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1219 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|regs|rf~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1220 (
// Equation(s):
// \CPU_RISCV|regs|rf~1220_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~63_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~31_q )))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~63_q ),
	.datac(\CPU_RISCV|regs|rf~31_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1220 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1221 (
// Equation(s):
// \CPU_RISCV|regs|rf~1221_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1220_combout  & ((\CPU_RISCV|regs|rf~319_q ))) # (!\CPU_RISCV|regs|rf~1220_combout  & (\CPU_RISCV|regs|rf~287_q )))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1220_combout ))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~287_q ),
	.datac(\CPU_RISCV|regs|rf~319_q ),
	.datad(\CPU_RISCV|regs|rf~1220_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1221 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[31]~12 (
// Equation(s):
// \CPU_RISCV|regs|rd1[31]~12_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1219_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1221_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1219_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1221_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[31]~12 .lut_mask = 16'h00B8;
defparam \CPU_RISCV|regs|rd1[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|LessThan0~1 (
// Equation(s):
// \CPU_RISCV|LessThan0~1_cout  = CARRY((!\CPU_RISCV|regs|rd1[0]~37_combout  & \CPU_RISCV|regs|rd2[0]~9_combout ))

	.dataa(\CPU_RISCV|regs|rd1[0]~37_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~1_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~1 .lut_mask = 16'h0044;
defparam \CPU_RISCV|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|LessThan0~3 (
// Equation(s):
// \CPU_RISCV|LessThan0~3_cout  = CARRY((\CPU_RISCV|regs|rd2[1]~40_combout  & (\CPU_RISCV|regs|rd1[1]~43_combout  & !\CPU_RISCV|LessThan0~1_cout )) # (!\CPU_RISCV|regs|rd2[1]~40_combout  & ((\CPU_RISCV|regs|rd1[1]~43_combout ) # (!\CPU_RISCV|LessThan0~1_cout 
// ))))

	.dataa(\CPU_RISCV|regs|rd2[1]~40_combout ),
	.datab(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~1_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~3_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~3 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|LessThan0~5 (
// Equation(s):
// \CPU_RISCV|LessThan0~5_cout  = CARRY((\CPU_RISCV|regs|rd1[2]~36_combout  & (\CPU_RISCV|regs|rd2[2]~39_combout  & !\CPU_RISCV|LessThan0~3_cout )) # (!\CPU_RISCV|regs|rd1[2]~36_combout  & ((\CPU_RISCV|regs|rd2[2]~39_combout ) # (!\CPU_RISCV|LessThan0~3_cout 
// ))))

	.dataa(\CPU_RISCV|regs|rd1[2]~36_combout ),
	.datab(\CPU_RISCV|regs|rd2[2]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~3_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~5_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~5 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|LessThan0~7 (
// Equation(s):
// \CPU_RISCV|LessThan0~7_cout  = CARRY((\CPU_RISCV|regs|rd2[3]~38_combout  & (\CPU_RISCV|regs|rd1[3]~35_combout  & !\CPU_RISCV|LessThan0~5_cout )) # (!\CPU_RISCV|regs|rd2[3]~38_combout  & ((\CPU_RISCV|regs|rd1[3]~35_combout ) # (!\CPU_RISCV|LessThan0~5_cout 
// ))))

	.dataa(\CPU_RISCV|regs|rd2[3]~38_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~5_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~7_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~7 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|LessThan0~9 (
// Equation(s):
// \CPU_RISCV|LessThan0~9_cout  = CARRY((\CPU_RISCV|regs|rd2[4]~37_combout  & ((!\CPU_RISCV|LessThan0~7_cout ) # (!\CPU_RISCV|regs|rd1[4]~42_combout ))) # (!\CPU_RISCV|regs|rd2[4]~37_combout  & (!\CPU_RISCV|regs|rd1[4]~42_combout  & 
// !\CPU_RISCV|LessThan0~7_cout )))

	.dataa(\CPU_RISCV|regs|rd2[4]~37_combout ),
	.datab(\CPU_RISCV|regs|rd1[4]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~7_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~9_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~9 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|LessThan0~11 (
// Equation(s):
// \CPU_RISCV|LessThan0~11_cout  = CARRY((\CPU_RISCV|regs|rd1[5]~34_combout  & ((!\CPU_RISCV|LessThan0~9_cout ) # (!\CPU_RISCV|regs|rd2[5]~36_combout ))) # (!\CPU_RISCV|regs|rd1[5]~34_combout  & (!\CPU_RISCV|regs|rd2[5]~36_combout  & 
// !\CPU_RISCV|LessThan0~9_cout )))

	.dataa(\CPU_RISCV|regs|rd1[5]~34_combout ),
	.datab(\CPU_RISCV|regs|rd2[5]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~9_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~11_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~11 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|LessThan0~13 (
// Equation(s):
// \CPU_RISCV|LessThan0~13_cout  = CARRY((\CPU_RISCV|regs|rd1[6]~41_combout  & (\CPU_RISCV|regs|rd2[6]~35_combout  & !\CPU_RISCV|LessThan0~11_cout )) # (!\CPU_RISCV|regs|rd1[6]~41_combout  & ((\CPU_RISCV|regs|rd2[6]~35_combout ) # 
// (!\CPU_RISCV|LessThan0~11_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[6]~41_combout ),
	.datab(\CPU_RISCV|regs|rd2[6]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~11_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~13_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~13 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|LessThan0~15 (
// Equation(s):
// \CPU_RISCV|LessThan0~15_cout  = CARRY((\CPU_RISCV|regs|rd1[7]~33_combout  & ((!\CPU_RISCV|LessThan0~13_cout ) # (!\CPU_RISCV|regs|rd2[7]~34_combout ))) # (!\CPU_RISCV|regs|rd1[7]~33_combout  & (!\CPU_RISCV|regs|rd2[7]~34_combout  & 
// !\CPU_RISCV|LessThan0~13_cout )))

	.dataa(\CPU_RISCV|regs|rd1[7]~33_combout ),
	.datab(\CPU_RISCV|regs|rd2[7]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~13_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~15_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~15 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|LessThan0~17 (
// Equation(s):
// \CPU_RISCV|LessThan0~17_cout  = CARRY((\CPU_RISCV|regs|rd1[8]~32_combout  & (\CPU_RISCV|regs|rd2[8]~33_combout  & !\CPU_RISCV|LessThan0~15_cout )) # (!\CPU_RISCV|regs|rd1[8]~32_combout  & ((\CPU_RISCV|regs|rd2[8]~33_combout ) # 
// (!\CPU_RISCV|LessThan0~15_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[8]~32_combout ),
	.datab(\CPU_RISCV|regs|rd2[8]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~15_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~17_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~17 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|LessThan0~19 (
// Equation(s):
// \CPU_RISCV|LessThan0~19_cout  = CARRY((\CPU_RISCV|regs|rd2[9]~32_combout  & (\CPU_RISCV|regs|rd1[9]~31_combout  & !\CPU_RISCV|LessThan0~17_cout )) # (!\CPU_RISCV|regs|rd2[9]~32_combout  & ((\CPU_RISCV|regs|rd1[9]~31_combout ) # 
// (!\CPU_RISCV|LessThan0~17_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[9]~32_combout ),
	.datab(\CPU_RISCV|regs|rd1[9]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~17_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~19_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~19 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|LessThan0~21 (
// Equation(s):
// \CPU_RISCV|LessThan0~21_cout  = CARRY((\CPU_RISCV|regs|rd2[10]~31_combout  & ((!\CPU_RISCV|LessThan0~19_cout ) # (!\CPU_RISCV|regs|rd1[10]~40_combout ))) # (!\CPU_RISCV|regs|rd2[10]~31_combout  & (!\CPU_RISCV|regs|rd1[10]~40_combout  & 
// !\CPU_RISCV|LessThan0~19_cout )))

	.dataa(\CPU_RISCV|regs|rd2[10]~31_combout ),
	.datab(\CPU_RISCV|regs|rd1[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~19_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~21_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~21 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|LessThan0~23 (
// Equation(s):
// \CPU_RISCV|LessThan0~23_cout  = CARRY((\CPU_RISCV|regs|rd1[11]~30_combout  & ((!\CPU_RISCV|LessThan0~21_cout ) # (!\CPU_RISCV|regs|rd2[11]~30_combout ))) # (!\CPU_RISCV|regs|rd1[11]~30_combout  & (!\CPU_RISCV|regs|rd2[11]~30_combout  & 
// !\CPU_RISCV|LessThan0~21_cout )))

	.dataa(\CPU_RISCV|regs|rd1[11]~30_combout ),
	.datab(\CPU_RISCV|regs|rd2[11]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~21_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~23_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~23 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|LessThan0~25 (
// Equation(s):
// \CPU_RISCV|LessThan0~25_cout  = CARRY((\CPU_RISCV|regs|rd2[12]~29_combout  & ((!\CPU_RISCV|LessThan0~23_cout ) # (!\CPU_RISCV|regs|rd1[12]~29_combout ))) # (!\CPU_RISCV|regs|rd2[12]~29_combout  & (!\CPU_RISCV|regs|rd1[12]~29_combout  & 
// !\CPU_RISCV|LessThan0~23_cout )))

	.dataa(\CPU_RISCV|regs|rd2[12]~29_combout ),
	.datab(\CPU_RISCV|regs|rd1[12]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~23_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~25_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~25 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|LessThan0~27 (
// Equation(s):
// \CPU_RISCV|LessThan0~27_cout  = CARRY((\CPU_RISCV|regs|rd1[13]~39_combout  & ((!\CPU_RISCV|LessThan0~25_cout ) # (!\CPU_RISCV|regs|rd2[13]~28_combout ))) # (!\CPU_RISCV|regs|rd1[13]~39_combout  & (!\CPU_RISCV|regs|rd2[13]~28_combout  & 
// !\CPU_RISCV|LessThan0~25_cout )))

	.dataa(\CPU_RISCV|regs|rd1[13]~39_combout ),
	.datab(\CPU_RISCV|regs|rd2[13]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~25_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~27_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~27 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|LessThan0~29 (
// Equation(s):
// \CPU_RISCV|LessThan0~29_cout  = CARRY((\CPU_RISCV|regs|rd1[14]~28_combout  & (\CPU_RISCV|regs|rd2[14]~27_combout  & !\CPU_RISCV|LessThan0~27_cout )) # (!\CPU_RISCV|regs|rd1[14]~28_combout  & ((\CPU_RISCV|regs|rd2[14]~27_combout ) # 
// (!\CPU_RISCV|LessThan0~27_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[14]~28_combout ),
	.datab(\CPU_RISCV|regs|rd2[14]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~27_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~29_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~29 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|LessThan0~31 (
// Equation(s):
// \CPU_RISCV|LessThan0~31_cout  = CARRY((\CPU_RISCV|regs|rd1[15]~38_combout  & ((!\CPU_RISCV|LessThan0~29_cout ) # (!\CPU_RISCV|regs|rd2[15]~26_combout ))) # (!\CPU_RISCV|regs|rd1[15]~38_combout  & (!\CPU_RISCV|regs|rd2[15]~26_combout  & 
// !\CPU_RISCV|LessThan0~29_cout )))

	.dataa(\CPU_RISCV|regs|rd1[15]~38_combout ),
	.datab(\CPU_RISCV|regs|rd2[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~29_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~31_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~31 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|LessThan0~33 (
// Equation(s):
// \CPU_RISCV|LessThan0~33_cout  = CARRY((\CPU_RISCV|regs|rd1[16]~27_combout  & (\CPU_RISCV|regs|rd2[16]~25_combout  & !\CPU_RISCV|LessThan0~31_cout )) # (!\CPU_RISCV|regs|rd1[16]~27_combout  & ((\CPU_RISCV|regs|rd2[16]~25_combout ) # 
// (!\CPU_RISCV|LessThan0~31_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[16]~27_combout ),
	.datab(\CPU_RISCV|regs|rd2[16]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~31_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~33_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~33 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|LessThan0~35 (
// Equation(s):
// \CPU_RISCV|LessThan0~35_cout  = CARRY((\CPU_RISCV|regs|rd2[17]~24_combout  & (\CPU_RISCV|regs|rd1[17]~26_combout  & !\CPU_RISCV|LessThan0~33_cout )) # (!\CPU_RISCV|regs|rd2[17]~24_combout  & ((\CPU_RISCV|regs|rd1[17]~26_combout ) # 
// (!\CPU_RISCV|LessThan0~33_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[17]~24_combout ),
	.datab(\CPU_RISCV|regs|rd1[17]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~33_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~35_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~35 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|LessThan0~37 (
// Equation(s):
// \CPU_RISCV|LessThan0~37_cout  = CARRY((\CPU_RISCV|regs|rd2[18]~23_combout  & ((!\CPU_RISCV|LessThan0~35_cout ) # (!\CPU_RISCV|regs|rd1[18]~25_combout ))) # (!\CPU_RISCV|regs|rd2[18]~23_combout  & (!\CPU_RISCV|regs|rd1[18]~25_combout  & 
// !\CPU_RISCV|LessThan0~35_cout )))

	.dataa(\CPU_RISCV|regs|rd2[18]~23_combout ),
	.datab(\CPU_RISCV|regs|rd1[18]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~35_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~37_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~37 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \CPU_RISCV|LessThan0~39 (
// Equation(s):
// \CPU_RISCV|LessThan0~39_cout  = CARRY((\CPU_RISCV|regs|rd2[19]~22_combout  & (\CPU_RISCV|regs|rd1[19]~24_combout  & !\CPU_RISCV|LessThan0~37_cout )) # (!\CPU_RISCV|regs|rd2[19]~22_combout  & ((\CPU_RISCV|regs|rd1[19]~24_combout ) # 
// (!\CPU_RISCV|LessThan0~37_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[19]~22_combout ),
	.datab(\CPU_RISCV|regs|rd1[19]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~37_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~39_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~39 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|LessThan0~41 (
// Equation(s):
// \CPU_RISCV|LessThan0~41_cout  = CARRY((\CPU_RISCV|regs|rd2[20]~21_combout  & ((!\CPU_RISCV|LessThan0~39_cout ) # (!\CPU_RISCV|regs|rd1[20]~23_combout ))) # (!\CPU_RISCV|regs|rd2[20]~21_combout  & (!\CPU_RISCV|regs|rd1[20]~23_combout  & 
// !\CPU_RISCV|LessThan0~39_cout )))

	.dataa(\CPU_RISCV|regs|rd2[20]~21_combout ),
	.datab(\CPU_RISCV|regs|rd1[20]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~39_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~41_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~41 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \CPU_RISCV|LessThan0~43 (
// Equation(s):
// \CPU_RISCV|LessThan0~43_cout  = CARRY((\CPU_RISCV|regs|rd2[21]~20_combout  & (\CPU_RISCV|regs|rd1[21]~22_combout  & !\CPU_RISCV|LessThan0~41_cout )) # (!\CPU_RISCV|regs|rd2[21]~20_combout  & ((\CPU_RISCV|regs|rd1[21]~22_combout ) # 
// (!\CPU_RISCV|LessThan0~41_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[21]~20_combout ),
	.datab(\CPU_RISCV|regs|rd1[21]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~41_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~43_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~43 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|LessThan0~45 (
// Equation(s):
// \CPU_RISCV|LessThan0~45_cout  = CARRY((\CPU_RISCV|regs|rd1[22]~21_combout  & (\CPU_RISCV|regs|rd2[22]~19_combout  & !\CPU_RISCV|LessThan0~43_cout )) # (!\CPU_RISCV|regs|rd1[22]~21_combout  & ((\CPU_RISCV|regs|rd2[22]~19_combout ) # 
// (!\CPU_RISCV|LessThan0~43_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[22]~21_combout ),
	.datab(\CPU_RISCV|regs|rd2[22]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~43_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~45_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~45 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|LessThan0~47 (
// Equation(s):
// \CPU_RISCV|LessThan0~47_cout  = CARRY((\CPU_RISCV|regs|rd2[23]~18_combout  & (\CPU_RISCV|regs|rd1[23]~20_combout  & !\CPU_RISCV|LessThan0~45_cout )) # (!\CPU_RISCV|regs|rd2[23]~18_combout  & ((\CPU_RISCV|regs|rd1[23]~20_combout ) # 
// (!\CPU_RISCV|LessThan0~45_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[23]~18_combout ),
	.datab(\CPU_RISCV|regs|rd1[23]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~45_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~47_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~47 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|LessThan0~49 (
// Equation(s):
// \CPU_RISCV|LessThan0~49_cout  = CARRY((\CPU_RISCV|regs|rd2[24]~17_combout  & ((!\CPU_RISCV|LessThan0~47_cout ) # (!\CPU_RISCV|regs|rd1[24]~19_combout ))) # (!\CPU_RISCV|regs|rd2[24]~17_combout  & (!\CPU_RISCV|regs|rd1[24]~19_combout  & 
// !\CPU_RISCV|LessThan0~47_cout )))

	.dataa(\CPU_RISCV|regs|rd2[24]~17_combout ),
	.datab(\CPU_RISCV|regs|rd1[24]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~47_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~49_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~49 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|LessThan0~51 (
// Equation(s):
// \CPU_RISCV|LessThan0~51_cout  = CARRY((\CPU_RISCV|regs|rd1[25]~18_combout  & ((!\CPU_RISCV|LessThan0~49_cout ) # (!\CPU_RISCV|regs|rd2[25]~16_combout ))) # (!\CPU_RISCV|regs|rd1[25]~18_combout  & (!\CPU_RISCV|regs|rd2[25]~16_combout  & 
// !\CPU_RISCV|LessThan0~49_cout )))

	.dataa(\CPU_RISCV|regs|rd1[25]~18_combout ),
	.datab(\CPU_RISCV|regs|rd2[25]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~49_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~51_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~51 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|LessThan0~53 (
// Equation(s):
// \CPU_RISCV|LessThan0~53_cout  = CARRY((\CPU_RISCV|regs|rd2[26]~15_combout  & ((!\CPU_RISCV|LessThan0~51_cout ) # (!\CPU_RISCV|regs|rd1[26]~17_combout ))) # (!\CPU_RISCV|regs|rd2[26]~15_combout  & (!\CPU_RISCV|regs|rd1[26]~17_combout  & 
// !\CPU_RISCV|LessThan0~51_cout )))

	.dataa(\CPU_RISCV|regs|rd2[26]~15_combout ),
	.datab(\CPU_RISCV|regs|rd1[26]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~51_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~53_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~53 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|LessThan0~55 (
// Equation(s):
// \CPU_RISCV|LessThan0~55_cout  = CARRY((\CPU_RISCV|regs|rd2[27]~14_combout  & (\CPU_RISCV|regs|rd1[27]~16_combout  & !\CPU_RISCV|LessThan0~53_cout )) # (!\CPU_RISCV|regs|rd2[27]~14_combout  & ((\CPU_RISCV|regs|rd1[27]~16_combout ) # 
// (!\CPU_RISCV|LessThan0~53_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[27]~14_combout ),
	.datab(\CPU_RISCV|regs|rd1[27]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~53_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~55_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~55 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|LessThan0~57 (
// Equation(s):
// \CPU_RISCV|LessThan0~57_cout  = CARRY((\CPU_RISCV|regs|rd2[28]~13_combout  & ((!\CPU_RISCV|LessThan0~55_cout ) # (!\CPU_RISCV|regs|rd1[28]~15_combout ))) # (!\CPU_RISCV|regs|rd2[28]~13_combout  & (!\CPU_RISCV|regs|rd1[28]~15_combout  & 
// !\CPU_RISCV|LessThan0~55_cout )))

	.dataa(\CPU_RISCV|regs|rd2[28]~13_combout ),
	.datab(\CPU_RISCV|regs|rd1[28]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~55_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~57_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~57 .lut_mask = 16'h002B;
defparam \CPU_RISCV|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|LessThan0~59 (
// Equation(s):
// \CPU_RISCV|LessThan0~59_cout  = CARRY((\CPU_RISCV|regs|rd2[29]~12_combout  & (\CPU_RISCV|regs|rd1[29]~14_combout  & !\CPU_RISCV|LessThan0~57_cout )) # (!\CPU_RISCV|regs|rd2[29]~12_combout  & ((\CPU_RISCV|regs|rd1[29]~14_combout ) # 
// (!\CPU_RISCV|LessThan0~57_cout ))))

	.dataa(\CPU_RISCV|regs|rd2[29]~12_combout ),
	.datab(\CPU_RISCV|regs|rd1[29]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~57_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~59_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~59 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|LessThan0~61 (
// Equation(s):
// \CPU_RISCV|LessThan0~61_cout  = CARRY((\CPU_RISCV|regs|rd1[30]~13_combout  & (\CPU_RISCV|regs|rd2[30]~11_combout  & !\CPU_RISCV|LessThan0~59_cout )) # (!\CPU_RISCV|regs|rd1[30]~13_combout  & ((\CPU_RISCV|regs|rd2[30]~11_combout ) # 
// (!\CPU_RISCV|LessThan0~59_cout ))))

	.dataa(\CPU_RISCV|regs|rd1[30]~13_combout ),
	.datab(\CPU_RISCV|regs|rd2[30]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|LessThan0~59_cout ),
	.combout(),
	.cout(\CPU_RISCV|LessThan0~61_cout ));
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~61 .lut_mask = 16'h004D;
defparam \CPU_RISCV|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|LessThan0~62 (
// Equation(s):
// \CPU_RISCV|LessThan0~62_combout  = (\CPU_RISCV|regs|rd1[31]~12_combout  & ((\CPU_RISCV|LessThan0~61_cout ) # (!\CPU_RISCV|regs|rd2[31]~10_combout ))) # (!\CPU_RISCV|regs|rd1[31]~12_combout  & (\CPU_RISCV|LessThan0~61_cout  & 
// !\CPU_RISCV|regs|rd2[31]~10_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rd1[31]~12_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[31]~10_combout ),
	.cin(\CPU_RISCV|LessThan0~61_cout ),
	.combout(\CPU_RISCV|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \CPU_RISCV|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N14
cycloneive_lcell_comb \CPU_RISCV|pc[13]~7 (
// Equation(s):
// \CPU_RISCV|pc[13]~7_combout  = (\CPU_RISCV|pc[13]~6_combout  & (((\CPU_RISCV|LessThan0~62_combout ) # (!\CPU_RISCV|funct3[2]~1_combout )) # (!\CPU_RISCV|jump_add~0_combout )))

	.dataa(\CPU_RISCV|pc[13]~6_combout ),
	.datab(\CPU_RISCV|jump_add~0_combout ),
	.datac(\CPU_RISCV|LessThan0~62_combout ),
	.datad(\CPU_RISCV|funct3[2]~1_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[13]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[13]~7 .lut_mask = 16'hA2AA;
defparam \CPU_RISCV|pc[13]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|Add0~147 (
// Equation(s):
// \CPU_RISCV|Add0~147_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~16_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~16_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~16_combout ),
	.datad(\CPU_RISCV|Add2~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~147 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~148 (
// Equation(s):
// \CPU_RISCV|Add0~148_combout  = (\CPU_RISCV|Add0~147_combout  & ((\CPU_RISCV|Add0~30_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add0~30_combout ),
	.datad(\CPU_RISCV|Add0~147_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~148 .lut_mask = 16'hF300;
defparam \CPU_RISCV|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~149 (
// Equation(s):
// \CPU_RISCV|Add0~149_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~148_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~30_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~148_combout )))))

	.dataa(\CPU_RISCV|jump_add~1_combout ),
	.datab(\CPU_RISCV|Add0~30_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~148_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~149 .lut_mask = 16'hEF40;
defparam \CPU_RISCV|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y27_N1
dffeas \CPU_RISCV|pc[8] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[8] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~219 (
// Equation(s):
// \CPU_RISCV|comb~219_combout  = (!\CPU_RISCV|imm[4]~121_combout  & \CPU_RISCV|ShiftLeft0~99_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~121_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~219_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~219 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|comb~220 (
// Equation(s):
// \CPU_RISCV|comb~220_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~219_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~16_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~16_combout ),
	.datad(\CPU_RISCV|comb~219_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~220_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~220 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~221 (
// Equation(s):
// \CPU_RISCV|comb~221_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~220_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~220_combout  & (\CPU_RISCV|imm[10]~124_combout )) # (!\CPU_RISCV|comb~220_combout  & 
// ((\CPU_RISCV|Equal16~9_combout )))))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|Equal16~9_combout ),
	.datac(\CPU_RISCV|comb~271_combout ),
	.datad(\CPU_RISCV|comb~220_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~221_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~221 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \CPU_RISCV|comb~222 (
// Equation(s):
// \CPU_RISCV|comb~222_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|Add2~16_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~221_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~221_combout ),
	.datad(\CPU_RISCV|Add2~16_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~222_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~222 .lut_mask = 16'hC840;
defparam \CPU_RISCV|comb~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|comb~223 (
// Equation(s):
// \CPU_RISCV|comb~223_combout  = (\CPU_RISCV|comb~222_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~16_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~16_combout ),
	.datad(\CPU_RISCV|comb~222_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~223_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~223 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \CPU_RISCV|regs|rf~40 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~223_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~40 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1714 (
// Equation(s):
// \CPU_RISCV|regs|rf~1714_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~264_q )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~8_q )))))

	.dataa(\CPU_RISCV|regs|rf~264_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~8_q ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1714_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1714 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1715 (
// Equation(s):
// \CPU_RISCV|regs|rf~1715_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1714_combout  & ((\CPU_RISCV|regs|rf~296_q ))) # (!\CPU_RISCV|regs|rf~1714_combout  & (\CPU_RISCV|regs|rf~40_q )))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1714_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~40_q ),
	.datac(\CPU_RISCV|regs|rf~296_q ),
	.datad(\CPU_RISCV|regs|rf~1714_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1715_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1715 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[8]~32 (
// Equation(s):
// \CPU_RISCV|regs|rd1[8]~32_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1713_combout ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1715_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1715_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|Equal0~0_combout ),
	.datad(\CPU_RISCV|regs|rf~1713_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[8]~32 .lut_mask = 16'h0E02;
defparam \CPU_RISCV|regs|rd1[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Add1~18 (
// Equation(s):
// \CPU_RISCV|Add1~18_combout  = (\CPU_RISCV|regs|rd2[9]~32_combout  & ((\CPU_RISCV|regs|rd1[9]~31_combout  & (\CPU_RISCV|Add1~17  & VCC)) # (!\CPU_RISCV|regs|rd1[9]~31_combout  & (!\CPU_RISCV|Add1~17 )))) # (!\CPU_RISCV|regs|rd2[9]~32_combout  & 
// ((\CPU_RISCV|regs|rd1[9]~31_combout  & (!\CPU_RISCV|Add1~17 )) # (!\CPU_RISCV|regs|rd1[9]~31_combout  & ((\CPU_RISCV|Add1~17 ) # (GND)))))
// \CPU_RISCV|Add1~19  = CARRY((\CPU_RISCV|regs|rd2[9]~32_combout  & (!\CPU_RISCV|regs|rd1[9]~31_combout  & !\CPU_RISCV|Add1~17 )) # (!\CPU_RISCV|regs|rd2[9]~32_combout  & ((!\CPU_RISCV|Add1~17 ) # (!\CPU_RISCV|regs|rd1[9]~31_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[9]~32_combout ),
	.datab(\CPU_RISCV|regs|rd1[9]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~17 ),
	.combout(\CPU_RISCV|Add1~18_combout ),
	.cout(\CPU_RISCV|Add1~19 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~18 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Equal16~10 (
// Equation(s):
// \CPU_RISCV|Equal16~10_combout  = \CPU_RISCV|regs|rd1[9]~31_combout  $ (\CPU_RISCV|regs|rd2[9]~32_combout )

	.dataa(\CPU_RISCV|regs|rd1[9]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rd2[9]~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~10 .lut_mask = 16'h55AA;
defparam \CPU_RISCV|Equal16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|comb~214 (
// Equation(s):
// \CPU_RISCV|comb~214_combout  = (!\CPU_RISCV|imm[4]~121_combout  & \CPU_RISCV|ShiftLeft0~88_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|imm[4]~121_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|ShiftLeft0~88_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~214_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~214 .lut_mask = 16'h3300;
defparam \CPU_RISCV|comb~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|comb~215 (
// Equation(s):
// \CPU_RISCV|comb~215_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~214_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|Add3~18_combout ))))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|comb~214_combout ),
	.datad(\CPU_RISCV|Add3~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~215_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~215 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|comb~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|comb~216 (
// Equation(s):
// \CPU_RISCV|comb~216_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~215_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~215_combout  & ((\CPU_RISCV|imm[9]~98_combout ))) # (!\CPU_RISCV|comb~215_combout  & 
// (\CPU_RISCV|Equal16~10_combout ))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|Equal16~10_combout ),
	.datac(\CPU_RISCV|imm[9]~98_combout ),
	.datad(\CPU_RISCV|comb~215_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~216_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~216 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|comb~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|comb~217 (
// Equation(s):
// \CPU_RISCV|comb~217_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~18_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~216_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~18_combout ),
	.datad(\CPU_RISCV|comb~216_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~217_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~217 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|comb~218 (
// Equation(s):
// \CPU_RISCV|comb~218_combout  = (\CPU_RISCV|comb~217_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~18_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~18_combout ),
	.datad(\CPU_RISCV|comb~217_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~218_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~218 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~41feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~41feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~41feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \CPU_RISCV|regs|rf~41 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~41 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \CPU_RISCV|regs|rf~105 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~105 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \CPU_RISCV|regs|rf~73 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~73 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1696 (
// Equation(s):
// \CPU_RISCV|regs|rf~1696_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~73_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~9_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~9_q ),
	.datac(\CPU_RISCV|regs|rf~73_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1696_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1696 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1697 (
// Equation(s):
// \CPU_RISCV|regs|rf~1697_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1696_combout  & ((\CPU_RISCV|regs|rf~105_q ))) # (!\CPU_RISCV|regs|rf~1696_combout  & (\CPU_RISCV|regs|rf~41_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1696_combout ))))

	.dataa(\CPU_RISCV|regs|rf~41_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~105_q ),
	.datad(\CPU_RISCV|regs|rf~1696_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1697_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1697 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N5
dffeas \CPU_RISCV|regs|rf~361 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~361 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \CPU_RISCV|regs|rf~329 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~329 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1694 (
// Equation(s):
// \CPU_RISCV|regs|rf~1694_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~329_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~265_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~265_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~329_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1694_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1694 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1695 (
// Equation(s):
// \CPU_RISCV|regs|rf~1695_combout  = (\CPU_RISCV|regs|rf~1694_combout  & ((\CPU_RISCV|regs|rf~361_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1694_combout  & (((\CPU_RISCV|regs|rf~297_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~361_q ),
	.datab(\CPU_RISCV|regs|rf~297_q ),
	.datac(\CPU_RISCV|regs|rf~1694_combout ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1695_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1695 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1698 (
// Equation(s):
// \CPU_RISCV|regs|rf~1698_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1695_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1697_combout )))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1697_combout ),
	.datad(\CPU_RISCV|regs|rf~1695_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1698_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1698 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~425feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~425feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~425feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \CPU_RISCV|regs|rf~425 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~425 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \CPU_RISCV|regs|rf~393 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~393 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1699 (
// Equation(s):
// \CPU_RISCV|regs|rf~1699_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~425_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~393_q )))))

	.dataa(\CPU_RISCV|regs|rf~425_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~393_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1699_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1699 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1700 (
// Equation(s):
// \CPU_RISCV|regs|rf~1700_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1699_combout  & (\CPU_RISCV|regs|rf~489_q )) # (!\CPU_RISCV|regs|rf~1699_combout  & ((\CPU_RISCV|regs|rf~457_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1699_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~489_q ),
	.datac(\CPU_RISCV|regs|rf~457_q ),
	.datad(\CPU_RISCV|regs|rf~1699_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1700_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1700 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~169feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~169feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~218_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~169feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \CPU_RISCV|regs|rf~169 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~169 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \CPU_RISCV|regs|rf~137 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~137 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1692 (
// Equation(s):
// \CPU_RISCV|regs|rf~1692_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~169_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~137_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~169_q ),
	.datac(\CPU_RISCV|regs|rf~137_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1692_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1692 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1693 (
// Equation(s):
// \CPU_RISCV|regs|rf~1693_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1692_combout  & ((\CPU_RISCV|regs|rf~233_q ))) # (!\CPU_RISCV|regs|rf~1692_combout  & (\CPU_RISCV|regs|rf~201_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1692_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~201_q ),
	.datac(\CPU_RISCV|regs|rf~233_q ),
	.datad(\CPU_RISCV|regs|rf~1692_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1693_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1693 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1701 (
// Equation(s):
// \CPU_RISCV|regs|rf~1701_combout  = (\CPU_RISCV|regs|rf~1698_combout  & (((\CPU_RISCV|regs|rf~1700_combout )) # (!\CPU_RISCV|RS2[2]~38_combout ))) # (!\CPU_RISCV|regs|rf~1698_combout  & (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1693_combout 
// ))))

	.dataa(\CPU_RISCV|regs|rf~1698_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1700_combout ),
	.datad(\CPU_RISCV|regs|rf~1693_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1701_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1701 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~937feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~937feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~218_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~937feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \CPU_RISCV|regs|rf~937 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~937 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N23
dffeas \CPU_RISCV|regs|rf~681 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~681 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~809feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~809feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~809feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~809feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~809feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N11
dffeas \CPU_RISCV|regs|rf~809 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~809 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \CPU_RISCV|regs|rf~553 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~553 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1702 (
// Equation(s):
// \CPU_RISCV|regs|rf~1702_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~809_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~553_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~809_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~553_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1702_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1702 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1703 (
// Equation(s):
// \CPU_RISCV|regs|rf~1703_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1702_combout  & (\CPU_RISCV|regs|rf~937_q )) # (!\CPU_RISCV|regs|rf~1702_combout  & ((\CPU_RISCV|regs|rf~681_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1702_combout ))))

	.dataa(\CPU_RISCV|regs|rf~937_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~681_q ),
	.datad(\CPU_RISCV|regs|rf~1702_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1703_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1703 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N9
dffeas \CPU_RISCV|regs|rf~1001 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1001 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N15
dffeas \CPU_RISCV|regs|rf~745 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~745 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~873feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~873feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~873feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \CPU_RISCV|regs|rf~873 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~873 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \CPU_RISCV|regs|rf~617 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~617 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1709 (
// Equation(s):
// \CPU_RISCV|regs|rf~1709_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~873_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~617_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~873_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~617_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1709_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1709 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1710 (
// Equation(s):
// \CPU_RISCV|regs|rf~1710_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1709_combout  & (\CPU_RISCV|regs|rf~1001_q )) # (!\CPU_RISCV|regs|rf~1709_combout  & ((\CPU_RISCV|regs|rf~745_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1709_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1001_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~745_q ),
	.datad(\CPU_RISCV|regs|rf~1709_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1710_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1710 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~777feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~777feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~218_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~777feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~777feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~777feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N25
dffeas \CPU_RISCV|regs|rf~777 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~777 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \CPU_RISCV|regs|rf~905 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~905 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~649feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~649feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~649feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~649feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~649feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \CPU_RISCV|regs|rf~649 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~649 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~649 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \CPU_RISCV|regs|rf~521 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~521 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1706 (
// Equation(s):
// \CPU_RISCV|regs|rf~1706_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~649_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~521_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~649_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~521_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1706_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1706 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1707 (
// Equation(s):
// \CPU_RISCV|regs|rf~1707_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1706_combout  & ((\CPU_RISCV|regs|rf~905_q ))) # (!\CPU_RISCV|regs|rf~1706_combout  & (\CPU_RISCV|regs|rf~777_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1706_combout ))))

	.dataa(\CPU_RISCV|regs|rf~777_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~905_q ),
	.datad(\CPU_RISCV|regs|rf~1706_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1707_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1707 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~841feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~841feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~218_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~841feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N27
dffeas \CPU_RISCV|regs|rf~841 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~841 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \CPU_RISCV|regs|rf~969 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~969 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~713feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~713feeder_combout  = \CPU_RISCV|comb~218_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~218_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~713feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \CPU_RISCV|regs|rf~713 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~713 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \CPU_RISCV|regs|rf~585 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~218_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~585 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1704 (
// Equation(s):
// \CPU_RISCV|regs|rf~1704_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~713_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~585_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~713_q ),
	.datac(\CPU_RISCV|regs|rf~585_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1704_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1704 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1705 (
// Equation(s):
// \CPU_RISCV|regs|rf~1705_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1704_combout  & ((\CPU_RISCV|regs|rf~969_q ))) # (!\CPU_RISCV|regs|rf~1704_combout  & (\CPU_RISCV|regs|rf~841_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1704_combout ))))

	.dataa(\CPU_RISCV|regs|rf~841_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~969_q ),
	.datad(\CPU_RISCV|regs|rf~1704_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1705_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1705 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1708 (
// Equation(s):
// \CPU_RISCV|regs|rf~1708_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout ) # ((\CPU_RISCV|regs|rf~1705_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1707_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1707_combout ),
	.datad(\CPU_RISCV|regs|rf~1705_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1708_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1708 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1711 (
// Equation(s):
// \CPU_RISCV|regs|rf~1711_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1708_combout  & ((\CPU_RISCV|regs|rf~1710_combout ))) # (!\CPU_RISCV|regs|rf~1708_combout  & (\CPU_RISCV|regs|rf~1703_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1708_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1703_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1710_combout ),
	.datad(\CPU_RISCV|regs|rf~1708_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1711_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1711 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[9]~32 (
// Equation(s):
// \CPU_RISCV|regs|rd2[9]~32_combout  = (\CPU_RISCV|regs|rd2[0]~41_combout  & ((\CPU_RISCV|regs|rf~1701_combout ) # ((\CPU_RISCV|RS2[4]~35_combout  & \CPU_RISCV|regs|rf~1711_combout )))) # (!\CPU_RISCV|regs|rd2[0]~41_combout  & (\CPU_RISCV|RS2[4]~35_combout  
// & ((\CPU_RISCV|regs|rf~1711_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datab(\CPU_RISCV|RS2[4]~35_combout ),
	.datac(\CPU_RISCV|regs|rf~1701_combout ),
	.datad(\CPU_RISCV|regs|rf~1711_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[9]~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[9]~32 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[9]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|ShiftLeft0~102 (
// Equation(s):
// \CPU_RISCV|ShiftLeft0~102_combout  = (\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|ShiftLeft0~74_combout ) # ((\CPU_RISCV|comb~267_combout  & \CPU_RISCV|regs|rf~1878_combout ))))

	.dataa(\CPU_RISCV|ShiftLeft0~74_combout ),
	.datab(\CPU_RISCV|comb~267_combout ),
	.datac(\CPU_RISCV|regs|rf~1878_combout ),
	.datad(\CPU_RISCV|imm[3]~111_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|ShiftLeft0~102 .lut_mask = 16'hEA00;
defparam \CPU_RISCV|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~209 (
// Equation(s):
// \CPU_RISCV|comb~209_combout  = (!\CPU_RISCV|imm[4]~121_combout  & (\CPU_RISCV|ShiftLeft0~68_combout  & ((\CPU_RISCV|ShiftLeft0~102_combout ) # (\CPU_RISCV|ShiftLeft0~73_combout ))))

	.dataa(\CPU_RISCV|imm[4]~121_combout ),
	.datab(\CPU_RISCV|ShiftLeft0~68_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~102_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~209_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~209 .lut_mask = 16'h4440;
defparam \CPU_RISCV|comb~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|comb~210 (
// Equation(s):
// \CPU_RISCV|comb~210_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~209_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~20_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~20_combout ),
	.datad(\CPU_RISCV|comb~209_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~210_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~210 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|comb~211 (
// Equation(s):
// \CPU_RISCV|comb~211_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~210_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~210_combout  & (\CPU_RISCV|imm[10]~124_combout )) # (!\CPU_RISCV|comb~210_combout  & 
// ((\CPU_RISCV|Equal16~11_combout )))))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|Equal16~11_combout ),
	.datad(\CPU_RISCV|comb~210_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~211_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~211 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~212 (
// Equation(s):
// \CPU_RISCV|comb~212_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~20_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~211_combout )))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~20_combout ),
	.datad(\CPU_RISCV|comb~211_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~212_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~212 .lut_mask = 16'hC480;
defparam \CPU_RISCV|comb~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|comb~213 (
// Equation(s):
// \CPU_RISCV|comb~213_combout  = (\CPU_RISCV|comb~212_combout ) # ((!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add1~20_combout  & !\CPU_RISCV|comb~268_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|Add1~20_combout ),
	.datac(\CPU_RISCV|comb~268_combout ),
	.datad(\CPU_RISCV|comb~212_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~213_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~213 .lut_mask = 16'hFF04;
defparam \CPU_RISCV|comb~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~490feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~490feeder_combout  = \CPU_RISCV|comb~213_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~213_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~490feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \CPU_RISCV|regs|rf~490 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~490 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1670 (
// Equation(s):
// \CPU_RISCV|regs|rf~1670_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~490_q )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~298_q )))

	.dataa(\CPU_RISCV|regs|rf~490_q ),
	.datab(\CPU_RISCV|regs|rf~298_q ),
	.datac(gnd),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1670_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1670 .lut_mask = 16'hAACC;
defparam \CPU_RISCV|regs|rf~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1666 (
// Equation(s):
// \CPU_RISCV|regs|rf~1666_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~458_q ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~266_q ))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~266_q ),
	.datac(\CPU_RISCV|regs|rf~458_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1666_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1666 .lut_mask = 16'hF0CC;
defparam \CPU_RISCV|regs|rf~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1668 (
// Equation(s):
// \CPU_RISCV|regs|rf~1668_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~202_q )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~10_q )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~202_q ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(\CPU_RISCV|regs|rf~10_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1668_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1668 .lut_mask = 16'hCFC0;
defparam \CPU_RISCV|regs|rf~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1667 (
// Equation(s):
// \CPU_RISCV|regs|rf~1667_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~234_q ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~42_q ))

	.dataa(\CPU_RISCV|regs|rf~42_q ),
	.datab(\CPU_RISCV|regs|rf~234_q ),
	.datac(gnd),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1667_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1667 .lut_mask = 16'hCCAA;
defparam \CPU_RISCV|regs|rf~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1669 (
// Equation(s):
// \CPU_RISCV|regs|rf~1669_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout ) # ((\CPU_RISCV|regs|rf~1667_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (!\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~1668_combout )))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1668_combout ),
	.datad(\CPU_RISCV|regs|rf~1667_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1669_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1669 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1671 (
// Equation(s):
// \CPU_RISCV|regs|rf~1671_combout  = (\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|regs|rf~1669_combout  & (\CPU_RISCV|regs|rf~1670_combout )) # (!\CPU_RISCV|regs|rf~1669_combout  & ((\CPU_RISCV|regs|rf~1666_combout ))))) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// (((\CPU_RISCV|regs|rf~1669_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1670_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1666_combout ),
	.datad(\CPU_RISCV|regs|rf~1669_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1671_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1671 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[10]~40 (
// Equation(s):
// \CPU_RISCV|regs|rd1[10]~40_combout  = (\CPU_RISCV|regs|rf~1671_combout  & ((\CPU_RISCV|RS1[0]~11_combout ) # ((\CPU_RISCV|RS1[2]~13_combout ) # (\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1671_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[10]~40 .lut_mask = 16'hFE00;
defparam \CPU_RISCV|regs|rd1[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|Equal16~11 (
// Equation(s):
// \CPU_RISCV|Equal16~11_combout  = \CPU_RISCV|regs|rd1[10]~40_combout  $ (\CPU_RISCV|regs|rd2[10]~31_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[10]~40_combout ),
	.datad(\CPU_RISCV|regs|rd2[10]~31_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~11 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|Equal16~13 (
// Equation(s):
// \CPU_RISCV|Equal16~13_combout  = (!\CPU_RISCV|Equal16~11_combout  & (!\CPU_RISCV|Equal16~9_combout  & (!\CPU_RISCV|Equal16~12_combout  & !\CPU_RISCV|Equal16~10_combout )))

	.dataa(\CPU_RISCV|Equal16~11_combout ),
	.datab(\CPU_RISCV|Equal16~9_combout ),
	.datac(\CPU_RISCV|Equal16~12_combout ),
	.datad(\CPU_RISCV|Equal16~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~13 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \CPU_RISCV|Equal16~6 (
// Equation(s):
// \CPU_RISCV|Equal16~6_combout  = \CPU_RISCV|regs|rd1[2]~36_combout  $ (\CPU_RISCV|regs|rd2[2]~39_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd1[2]~36_combout ),
	.datad(\CPU_RISCV|regs|rd2[2]~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~6 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|Equal16~7 (
// Equation(s):
// \CPU_RISCV|Equal16~7_combout  = \CPU_RISCV|regs|rd2[3]~38_combout  $ (\CPU_RISCV|regs|rd1[3]~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[3]~38_combout ),
	.datad(\CPU_RISCV|regs|rd1[3]~35_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~7 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~0 (
// Equation(s):
// \CPU_RISCV|Equal16~0_combout  = (\CPU_RISCV|regs|rd2[1]~40_combout  & (\CPU_RISCV|regs|rd1[1]~43_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  $ (!\CPU_RISCV|regs|rd2[0]~9_combout )))) # (!\CPU_RISCV|regs|rd2[1]~40_combout  & 
// (!\CPU_RISCV|regs|rd1[1]~43_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  $ (!\CPU_RISCV|regs|rd2[0]~9_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[1]~40_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~37_combout ),
	.datac(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.datad(\CPU_RISCV|regs|rd2[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~0 .lut_mask = 16'h8421;
defparam \CPU_RISCV|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~1 (
// Equation(s):
// \CPU_RISCV|Equal16~1_combout  = \CPU_RISCV|regs|rd2[4]~37_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1811_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1811_combout ),
	.datad(\CPU_RISCV|regs|rd2[4]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~1 .lut_mask = 16'hCF30;
defparam \CPU_RISCV|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~3 (
// Equation(s):
// \CPU_RISCV|Equal16~3_combout  = \CPU_RISCV|regs|rd2[6]~35_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1763_combout )))

	.dataa(\CPU_RISCV|regs|rd2[6]~35_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|regs|rf~1763_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~3 .lut_mask = 16'h99AA;
defparam \CPU_RISCV|Equal16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \CPU_RISCV|Equal16~2 (
// Equation(s):
// \CPU_RISCV|Equal16~2_combout  = \CPU_RISCV|regs|rd2[5]~36_combout  $ (((!\CPU_RISCV|regs|Equal0~0_combout  & \CPU_RISCV|regs|rf~1905_combout )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rd2[5]~36_combout ),
	.datad(\CPU_RISCV|regs|rf~1905_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~2 .lut_mask = 16'hC3F0;
defparam \CPU_RISCV|Equal16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|Equal16~5 (
// Equation(s):
// \CPU_RISCV|Equal16~5_combout  = (!\CPU_RISCV|Equal16~1_combout  & (!\CPU_RISCV|Equal16~3_combout  & (!\CPU_RISCV|Equal16~2_combout  & !\CPU_RISCV|Equal16~4_combout )))

	.dataa(\CPU_RISCV|Equal16~1_combout ),
	.datab(\CPU_RISCV|Equal16~3_combout ),
	.datac(\CPU_RISCV|Equal16~2_combout ),
	.datad(\CPU_RISCV|Equal16~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~5 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|Equal16~8 (
// Equation(s):
// \CPU_RISCV|Equal16~8_combout  = (!\CPU_RISCV|Equal16~6_combout  & (!\CPU_RISCV|Equal16~7_combout  & (\CPU_RISCV|Equal16~0_combout  & \CPU_RISCV|Equal16~5_combout )))

	.dataa(\CPU_RISCV|Equal16~6_combout ),
	.datab(\CPU_RISCV|Equal16~7_combout ),
	.datac(\CPU_RISCV|Equal16~0_combout ),
	.datad(\CPU_RISCV|Equal16~5_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~8 .lut_mask = 16'h1000;
defparam \CPU_RISCV|Equal16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~18 (
// Equation(s):
// \CPU_RISCV|Equal16~18_combout  = (!\CPU_RISCV|Equal16~16_combout  & (!\CPU_RISCV|Equal16~14_combout  & (!\CPU_RISCV|Equal16~15_combout  & !\CPU_RISCV|Equal16~17_combout )))

	.dataa(\CPU_RISCV|Equal16~16_combout ),
	.datab(\CPU_RISCV|Equal16~14_combout ),
	.datac(\CPU_RISCV|Equal16~15_combout ),
	.datad(\CPU_RISCV|Equal16~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~18 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|Equal16~28 (
// Equation(s):
// \CPU_RISCV|Equal16~28_combout  = (!\CPU_RISCV|Equal16~27_combout  & (!\CPU_RISCV|Equal16~26_combout  & (!\CPU_RISCV|Equal16~24_combout  & !\CPU_RISCV|Equal16~25_combout )))

	.dataa(\CPU_RISCV|Equal16~27_combout ),
	.datab(\CPU_RISCV|Equal16~26_combout ),
	.datac(\CPU_RISCV|Equal16~24_combout ),
	.datad(\CPU_RISCV|Equal16~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~28 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|Equal16~23 (
// Equation(s):
// \CPU_RISCV|Equal16~23_combout  = (!\CPU_RISCV|Equal16~21_combout  & (!\CPU_RISCV|Equal16~22_combout  & (!\CPU_RISCV|Equal16~19_combout  & !\CPU_RISCV|Equal16~20_combout )))

	.dataa(\CPU_RISCV|Equal16~21_combout ),
	.datab(\CPU_RISCV|Equal16~22_combout ),
	.datac(\CPU_RISCV|Equal16~19_combout ),
	.datad(\CPU_RISCV|Equal16~20_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~23 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|Equal16~38 (
// Equation(s):
// \CPU_RISCV|Equal16~38_combout  = (!\CPU_RISCV|Equal16~36_combout  & (!\CPU_RISCV|Equal16~34_combout  & (!\CPU_RISCV|Equal16~35_combout  & !\CPU_RISCV|Equal16~37_combout )))

	.dataa(\CPU_RISCV|Equal16~36_combout ),
	.datab(\CPU_RISCV|Equal16~34_combout ),
	.datac(\CPU_RISCV|Equal16~35_combout ),
	.datad(\CPU_RISCV|Equal16~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~38 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|Equal16~33 (
// Equation(s):
// \CPU_RISCV|Equal16~33_combout  = (!\CPU_RISCV|Equal16~29_combout  & (!\CPU_RISCV|Equal16~30_combout  & (!\CPU_RISCV|Equal16~31_combout  & !\CPU_RISCV|Equal16~32_combout )))

	.dataa(\CPU_RISCV|Equal16~29_combout ),
	.datab(\CPU_RISCV|Equal16~30_combout ),
	.datac(\CPU_RISCV|Equal16~31_combout ),
	.datad(\CPU_RISCV|Equal16~32_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~33 .lut_mask = 16'h0001;
defparam \CPU_RISCV|Equal16~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \CPU_RISCV|Equal16~39 (
// Equation(s):
// \CPU_RISCV|Equal16~39_combout  = (\CPU_RISCV|Equal16~28_combout  & (\CPU_RISCV|Equal16~23_combout  & (\CPU_RISCV|Equal16~38_combout  & \CPU_RISCV|Equal16~33_combout )))

	.dataa(\CPU_RISCV|Equal16~28_combout ),
	.datab(\CPU_RISCV|Equal16~23_combout ),
	.datac(\CPU_RISCV|Equal16~38_combout ),
	.datad(\CPU_RISCV|Equal16~33_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~39 .lut_mask = 16'h8000;
defparam \CPU_RISCV|Equal16~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|Equal16~40 (
// Equation(s):
// \CPU_RISCV|Equal16~40_combout  = (\CPU_RISCV|Equal16~13_combout  & (\CPU_RISCV|Equal16~8_combout  & (\CPU_RISCV|Equal16~18_combout  & \CPU_RISCV|Equal16~39_combout )))

	.dataa(\CPU_RISCV|Equal16~13_combout ),
	.datab(\CPU_RISCV|Equal16~8_combout ),
	.datac(\CPU_RISCV|Equal16~18_combout ),
	.datad(\CPU_RISCV|Equal16~39_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~40 .lut_mask = 16'h8000;
defparam \CPU_RISCV|Equal16~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \CPU_RISCV|jump_add~1 (
// Equation(s):
// \CPU_RISCV|jump_add~1_combout  = (!\CPU_RISCV|funct3[2]~1_combout  & (\CPU_RISCV|jump_add~0_combout  & (\CPU_RISCV|funct3[0]~0_combout  $ (\CPU_RISCV|Equal16~40_combout ))))

	.dataa(\CPU_RISCV|funct3[0]~0_combout ),
	.datab(\CPU_RISCV|funct3[2]~1_combout ),
	.datac(\CPU_RISCV|jump_add~0_combout ),
	.datad(\CPU_RISCV|Equal16~40_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|jump_add~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|jump_add~1 .lut_mask = 16'h1020;
defparam \CPU_RISCV|jump_add~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|pc[0]~8 (
// Equation(s):
// \CPU_RISCV|pc[0]~8_combout  = (\CPU_RISCV|pc[13]~6_combout  & (((\CPU_RISCV|LessThan0~62_combout ) # (!\CPU_RISCV|funct3[2]~1_combout )) # (!\CPU_RISCV|jump_add~0_combout )))

	.dataa(\CPU_RISCV|jump_add~0_combout ),
	.datab(\CPU_RISCV|funct3[2]~1_combout ),
	.datac(\CPU_RISCV|LessThan0~62_combout ),
	.datad(\CPU_RISCV|pc[13]~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[0]~8 .lut_mask = 16'hF700;
defparam \CPU_RISCV|pc[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|pc[0]~9 (
// Equation(s):
// \CPU_RISCV|pc[0]~9_combout  = (\SW[1]~input_o ) # ((!\CPU_RISCV|pc[13]~10_combout  & ((\CPU_RISCV|jump_add~1_combout ) # (!\CPU_RISCV|pc[0]~8_combout ))))

	.dataa(\SW[1]~input_o ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[0]~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[0]~9 .lut_mask = 16'hBABB;
defparam \CPU_RISCV|pc[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N3
dffeas \CPU_RISCV|pc[0] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|next_pc[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(\CPU_RISCV|pc[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[0] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|comb~62 (
// Equation(s):
// \CPU_RISCV|comb~62_combout  = (\CPU_RISCV|pc [4] & (\CPU_RISCV|pc [3] & ((\CPU_RISCV|Add2~0_combout )))) # (!\CPU_RISCV|pc [4] & (!\CPU_RISCV|pc [3] & (\CPU_RISCV|Add3~0_combout )))

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|Add3~0_combout ),
	.datad(\CPU_RISCV|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~62 .lut_mask = 16'h9810;
defparam \CPU_RISCV|comb~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|comb~61 (
// Equation(s):
// \CPU_RISCV|comb~61_combout  = (\imem|RAM~19_combout  & (\CPU_RISCV|regs|rf~1921_combout  & (!\CPU_RISCV|ShiftLeft0~8_combout  & \CPU_RISCV|ShiftLeft0~103_combout )))

	.dataa(\imem|RAM~19_combout ),
	.datab(\CPU_RISCV|regs|rf~1921_combout ),
	.datac(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~61 .lut_mask = 16'h0800;
defparam \CPU_RISCV|comb~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|comb~63 (
// Equation(s):
// \CPU_RISCV|comb~63_combout  = (!\CPU_RISCV|pc [5] & ((\CPU_RISCV|comb~61_combout ) # ((\CPU_RISCV|pc [2] & \CPU_RISCV|comb~62_combout ))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|comb~62_combout ),
	.datad(\CPU_RISCV|comb~61_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~63 .lut_mask = 16'h3320;
defparam \CPU_RISCV|comb~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|is_add~2 (
// Equation(s):
// \CPU_RISCV|is_add~2_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [2] & (!\CPU_RISCV|pc [3] & !\CPU_RISCV|pc [5])) # (!\CPU_RISCV|pc [2] & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5]))))

	.dataa(\CPU_RISCV|pc [2]),
	.datab(\CPU_RISCV|pc [3]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|is_add~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_add~2 .lut_mask = 16'h4020;
defparam \CPU_RISCV|is_add~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|Add1~0 (
// Equation(s):
// \CPU_RISCV|Add1~0_combout  = (\CPU_RISCV|regs|rd2[0]~9_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  $ (VCC))) # (!\CPU_RISCV|regs|rd2[0]~9_combout  & (\CPU_RISCV|regs|rd1[0]~37_combout  & VCC))
// \CPU_RISCV|Add1~1  = CARRY((\CPU_RISCV|regs|rd2[0]~9_combout  & \CPU_RISCV|regs|rd1[0]~37_combout ))

	.dataa(\CPU_RISCV|regs|rd2[0]~9_combout ),
	.datab(\CPU_RISCV|regs|rd1[0]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add1~0_combout ),
	.cout(\CPU_RISCV|Add1~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~0 .lut_mask = 16'h6688;
defparam \CPU_RISCV|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \CPU_RISCV|comb~64 (
// Equation(s):
// \CPU_RISCV|comb~64_combout  = (\CPU_RISCV|is_addi~0_combout  & (\CPU_RISCV|is_add~2_combout  & (\CPU_RISCV|Add1~0_combout ))) # (!\CPU_RISCV|is_addi~0_combout  & ((\CPU_RISCV|Add2~0_combout ) # ((\CPU_RISCV|is_add~2_combout  & \CPU_RISCV|Add1~0_combout 
// ))))

	.dataa(\CPU_RISCV|is_addi~0_combout ),
	.datab(\CPU_RISCV|is_add~2_combout ),
	.datac(\CPU_RISCV|Add1~0_combout ),
	.datad(\CPU_RISCV|Add2~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~64 .lut_mask = 16'hD5C0;
defparam \CPU_RISCV|comb~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|comb~65 (
// Equation(s):
// \CPU_RISCV|comb~65_combout  = (\CPU_RISCV|comb~63_combout ) # ((\CPU_RISCV|comb~64_combout ) # ((\CPU_RISCV|imm[0]~114_combout  & \CPU_RISCV|Equal6~1_combout )))

	.dataa(\CPU_RISCV|imm[0]~114_combout ),
	.datab(\CPU_RISCV|Equal6~1_combout ),
	.datac(\CPU_RISCV|comb~63_combout ),
	.datad(\CPU_RISCV|comb~64_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~65 .lut_mask = 16'hFFF8;
defparam \CPU_RISCV|comb~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \CPU_RISCV|comb~261 (
// Equation(s):
// \CPU_RISCV|comb~261_combout  = (!\CPU_RISCV|pc [7] & (!\CPU_RISCV|pc [6] & \CPU_RISCV|comb~65_combout ))

	.dataa(\CPU_RISCV|pc [7]),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|comb~65_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~261_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~261 .lut_mask = 16'h0500;
defparam \CPU_RISCV|comb~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~480feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~480feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~480feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y32_N3
dffeas \CPU_RISCV|regs|rf~480 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~480 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~224feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~224feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~261_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~224feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N21
dffeas \CPU_RISCV|regs|rf~224 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~224 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y35_N17
dffeas \CPU_RISCV|regs|rf~192 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~192 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~448feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~448feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~261_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~448feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y31_N17
dffeas \CPU_RISCV|regs|rf~448 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~448 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1900 (
// Equation(s):
// \CPU_RISCV|regs|rf~1900_combout  = (\imem|RAM~21_combout  & (((\imem|RAM~22_combout )))) # (!\imem|RAM~21_combout  & ((\imem|RAM~22_combout  & ((\CPU_RISCV|regs|rf~448_q ))) # (!\imem|RAM~22_combout  & (\CPU_RISCV|regs|rf~192_q ))))

	.dataa(\imem|RAM~21_combout ),
	.datab(\CPU_RISCV|regs|rf~192_q ),
	.datac(\imem|RAM~22_combout ),
	.datad(\CPU_RISCV|regs|rf~448_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1900_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1900 .lut_mask = 16'hF4A4;
defparam \CPU_RISCV|regs|rf~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1943 (
// Equation(s):
// \CPU_RISCV|regs|rf~1943_combout  = (\CPU_RISCV|pc [6] & (((\CPU_RISCV|regs|rf~192_q )))) # (!\CPU_RISCV|pc [6] & ((\CPU_RISCV|pc [7] & ((\CPU_RISCV|regs|rf~192_q ))) # (!\CPU_RISCV|pc [7] & (\CPU_RISCV|regs|rf~1900_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|regs|rf~1900_combout ),
	.datad(\CPU_RISCV|regs|rf~192_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1943_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1943 .lut_mask = 16'hFE10;
defparam \CPU_RISCV|regs|rf~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1901 (
// Equation(s):
// \CPU_RISCV|regs|rf~1901_combout  = (\CPU_RISCV|RS1~14_combout  & ((\CPU_RISCV|I_type~6_combout  & ((\CPU_RISCV|regs|rf~1943_combout ))) # (!\CPU_RISCV|I_type~6_combout  & (\CPU_RISCV|regs|rf~192_q )))) # (!\CPU_RISCV|RS1~14_combout  & 
// (((\CPU_RISCV|regs|rf~1943_combout ))))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\CPU_RISCV|regs|rf~192_q ),
	.datac(\CPU_RISCV|I_type~6_combout ),
	.datad(\CPU_RISCV|regs|rf~1943_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1901_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1901 .lut_mask = 16'hFD08;
defparam \CPU_RISCV|regs|rf~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1902 (
// Equation(s):
// \CPU_RISCV|regs|rf~1902_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1901_combout  & (\CPU_RISCV|regs|rf~480_q )) # (!\CPU_RISCV|regs|rf~1901_combout  & ((\CPU_RISCV|regs|rf~224_q ))))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1901_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~480_q ),
	.datac(\CPU_RISCV|regs|rf~224_q ),
	.datad(\CPU_RISCV|regs|rf~1901_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1902_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1902 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[0]~37 (
// Equation(s):
// \CPU_RISCV|regs|rd1[0]~37_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1902_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1904_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1902_combout ),
	.datad(\CPU_RISCV|regs|rf~1904_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[0]~37 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|Add1~2 (
// Equation(s):
// \CPU_RISCV|Add1~2_combout  = (\CPU_RISCV|regs|rd2[1]~40_combout  & ((\CPU_RISCV|regs|rd1[1]~43_combout  & (\CPU_RISCV|Add1~1  & VCC)) # (!\CPU_RISCV|regs|rd1[1]~43_combout  & (!\CPU_RISCV|Add1~1 )))) # (!\CPU_RISCV|regs|rd2[1]~40_combout  & 
// ((\CPU_RISCV|regs|rd1[1]~43_combout  & (!\CPU_RISCV|Add1~1 )) # (!\CPU_RISCV|regs|rd1[1]~43_combout  & ((\CPU_RISCV|Add1~1 ) # (GND)))))
// \CPU_RISCV|Add1~3  = CARRY((\CPU_RISCV|regs|rd2[1]~40_combout  & (!\CPU_RISCV|regs|rd1[1]~43_combout  & !\CPU_RISCV|Add1~1 )) # (!\CPU_RISCV|regs|rd2[1]~40_combout  & ((!\CPU_RISCV|Add1~1 ) # (!\CPU_RISCV|regs|rd1[1]~43_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[1]~40_combout ),
	.datab(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~1 ),
	.combout(\CPU_RISCV|Add1~2_combout ),
	.cout(\CPU_RISCV|Add1~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~2 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|comb~266 (
// Equation(s):
// \CPU_RISCV|comb~266_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|pc [6]) # ((\CPU_RISCV|pc [7]) # (!\CPU_RISCV|imm[2]~94_combout ))))

	.dataa(\CPU_RISCV|pc [6]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|imm[2]~94_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~266_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~266 .lut_mask = 16'h00EF;
defparam \CPU_RISCV|comb~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \CPU_RISCV|comb~256 (
// Equation(s):
// \CPU_RISCV|comb~256_combout  = (!\CPU_RISCV|imm[1]~113_combout  & (\CPU_RISCV|comb~266_combout  & (\CPU_RISCV|comb~264_combout  & \CPU_RISCV|ShiftLeft0~59_combout )))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|comb~266_combout ),
	.datac(\CPU_RISCV|comb~264_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~59_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~256_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~256 .lut_mask = 16'h4000;
defparam \CPU_RISCV|comb~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|comb~257 (
// Equation(s):
// \CPU_RISCV|comb~257_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|comb~256_combout )) # (!\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|Add3~2_combout 
// )))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|comb~256_combout ),
	.datad(\CPU_RISCV|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~257_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~257 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|comb~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|Equal16~41 (
// Equation(s):
// \CPU_RISCV|Equal16~41_combout  = \CPU_RISCV|regs|rd2[1]~40_combout  $ (\CPU_RISCV|regs|rd1[1]~43_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[1]~40_combout ),
	.datad(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Equal16~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Equal16~41 .lut_mask = 16'h0FF0;
defparam \CPU_RISCV|Equal16~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \CPU_RISCV|comb~258 (
// Equation(s):
// \CPU_RISCV|comb~258_combout  = (\CPU_RISCV|comb~257_combout  & ((\CPU_RISCV|imm[1]~113_combout ) # ((\CPU_RISCV|comb~271_combout )))) # (!\CPU_RISCV|comb~257_combout  & (((\CPU_RISCV|Equal16~41_combout  & !\CPU_RISCV|comb~271_combout ))))

	.dataa(\CPU_RISCV|imm[1]~113_combout ),
	.datab(\CPU_RISCV|comb~257_combout ),
	.datac(\CPU_RISCV|Equal16~41_combout ),
	.datad(\CPU_RISCV|comb~271_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~258_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~258 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|comb~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|comb~259 (
// Equation(s):
// \CPU_RISCV|comb~259_combout  = (\CPU_RISCV|comb~270_combout  & (((\CPU_RISCV|Add2~2_combout )) # (!\CPU_RISCV|comb~268_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~258_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add2~2_combout ),
	.datad(\CPU_RISCV|comb~258_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~259_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~259 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|comb~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|comb~260 (
// Equation(s):
// \CPU_RISCV|comb~260_combout  = (\CPU_RISCV|comb~268_combout  & (((\CPU_RISCV|comb~259_combout )))) # (!\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~259_combout  & (!\dmem|RAM~1_q )) # (!\CPU_RISCV|comb~259_combout  & ((\CPU_RISCV|Add1~2_combout )))))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\dmem|RAM~1_q ),
	.datac(\CPU_RISCV|Add1~2_combout ),
	.datad(\CPU_RISCV|comb~259_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~260_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~260 .lut_mask = 16'hBB50;
defparam \CPU_RISCV|comb~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~289feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~289feeder_combout  = \CPU_RISCV|comb~260_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~260_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~289feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \CPU_RISCV|regs|rf~289 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~289 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1877 (
// Equation(s):
// \CPU_RISCV|regs|rf~1877_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~481_q ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~289_q ))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~289_q ),
	.datad(\CPU_RISCV|regs|rf~481_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1877_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1877 .lut_mask = 16'hFA50;
defparam \CPU_RISCV|regs|rf~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1872 (
// Equation(s):
// \CPU_RISCV|regs|rf~1872_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~225_q ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~33_q ))

	.dataa(\CPU_RISCV|regs|rf~33_q ),
	.datab(\CPU_RISCV|regs|rf~225_q ),
	.datac(\CPU_RISCV|RS1[2]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1872_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1872 .lut_mask = 16'hCACA;
defparam \CPU_RISCV|regs|rf~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1873 (
// Equation(s):
// \CPU_RISCV|regs|rf~1873_combout  = (\imem|RAM~12_combout  & ((\imem|RAM~23_combout  & (\CPU_RISCV|regs|rf~449_q )) # (!\imem|RAM~23_combout  & ((\CPU_RISCV|regs|rf~257_q ))))) # (!\imem|RAM~12_combout  & (((\CPU_RISCV|regs|rf~257_q ))))

	.dataa(\imem|RAM~12_combout ),
	.datab(\CPU_RISCV|regs|rf~449_q ),
	.datac(\CPU_RISCV|regs|rf~257_q ),
	.datad(\imem|RAM~23_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1873_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1873 .lut_mask = 16'hD8F0;
defparam \CPU_RISCV|regs|rf~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1874 (
// Equation(s):
// \CPU_RISCV|regs|rf~1874_combout  = (\CPU_RISCV|RS1~14_combout  & ((\CPU_RISCV|I_type~6_combout  & ((\CPU_RISCV|regs|rf~1873_combout ))) # (!\CPU_RISCV|I_type~6_combout  & (\CPU_RISCV|regs|rf~257_q )))) # (!\CPU_RISCV|RS1~14_combout  & 
// (((\CPU_RISCV|regs|rf~1873_combout ))))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\CPU_RISCV|regs|rf~257_q ),
	.datac(\CPU_RISCV|regs|rf~1873_combout ),
	.datad(\CPU_RISCV|I_type~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1874_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1874 .lut_mask = 16'hF0D8;
defparam \CPU_RISCV|regs|rf~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1875 (
// Equation(s):
// \CPU_RISCV|regs|rf~1875_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~193_q ))) # (!\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1_q ))

	.dataa(\CPU_RISCV|regs|rf~1_q ),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rf~193_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1875_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1875 .lut_mask = 16'hF0AA;
defparam \CPU_RISCV|regs|rf~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1876 (
// Equation(s):
// \CPU_RISCV|regs|rf~1876_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|RS1[3]~12_combout )) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~1874_combout )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~1875_combout )))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1874_combout ),
	.datad(\CPU_RISCV|regs|rf~1875_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1876_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1876 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1878 (
// Equation(s):
// \CPU_RISCV|regs|rf~1878_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~1876_combout  & (\CPU_RISCV|regs|rf~1877_combout )) # (!\CPU_RISCV|regs|rf~1876_combout  & ((\CPU_RISCV|regs|rf~1872_combout ))))) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// (((\CPU_RISCV|regs|rf~1876_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|regs|rf~1877_combout ),
	.datac(\CPU_RISCV|regs|rf~1872_combout ),
	.datad(\CPU_RISCV|regs|rf~1876_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1878_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1878 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[1]~43 (
// Equation(s):
// \CPU_RISCV|regs|rd1[1]~43_combout  = (\CPU_RISCV|regs|rf~1878_combout  & ((\CPU_RISCV|RS1[0]~11_combout ) # ((\CPU_RISCV|RS1[3]~12_combout ) # (\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1878_combout ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[1]~43 .lut_mask = 16'hF0E0;
defparam \CPU_RISCV|regs|rd1[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|Add2~4 (
// Equation(s):
// \CPU_RISCV|Add2~4_combout  = ((\CPU_RISCV|regs|rd1[2]~36_combout  $ (\CPU_RISCV|imm[2]~112_combout  $ (!\CPU_RISCV|Add2~3 )))) # (GND)
// \CPU_RISCV|Add2~5  = CARRY((\CPU_RISCV|regs|rd1[2]~36_combout  & ((\CPU_RISCV|imm[2]~112_combout ) # (!\CPU_RISCV|Add2~3 ))) # (!\CPU_RISCV|regs|rd1[2]~36_combout  & (\CPU_RISCV|imm[2]~112_combout  & !\CPU_RISCV|Add2~3 )))

	.dataa(\CPU_RISCV|regs|rd1[2]~36_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~3 ),
	.combout(\CPU_RISCV|Add2~4_combout ),
	.cout(\CPU_RISCV|Add2~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \CPU_RISCV|Add1~4 (
// Equation(s):
// \CPU_RISCV|Add1~4_combout  = ((\CPU_RISCV|regs|rd2[2]~39_combout  $ (\CPU_RISCV|regs|rd1[2]~36_combout  $ (!\CPU_RISCV|Add1~3 )))) # (GND)
// \CPU_RISCV|Add1~5  = CARRY((\CPU_RISCV|regs|rd2[2]~39_combout  & ((\CPU_RISCV|regs|rd1[2]~36_combout ) # (!\CPU_RISCV|Add1~3 ))) # (!\CPU_RISCV|regs|rd2[2]~39_combout  & (\CPU_RISCV|regs|rd1[2]~36_combout  & !\CPU_RISCV|Add1~3 )))

	.dataa(\CPU_RISCV|regs|rd2[2]~39_combout ),
	.datab(\CPU_RISCV|regs|rd1[2]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~3 ),
	.combout(\CPU_RISCV|Add1~4_combout ),
	.cout(\CPU_RISCV|Add1~5 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~4 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|comb~251 (
// Equation(s):
// \CPU_RISCV|comb~251_combout  = (!\CPU_RISCV|ShiftLeft0~104_combout  & (\CPU_RISCV|comb~266_combout  & (\CPU_RISCV|comb~264_combout  & \CPU_RISCV|ShiftLeft0~75_combout )))

	.dataa(\CPU_RISCV|ShiftLeft0~104_combout ),
	.datab(\CPU_RISCV|comb~266_combout ),
	.datac(\CPU_RISCV|comb~264_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~251_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~251 .lut_mask = 16'h4000;
defparam \CPU_RISCV|comb~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \CPU_RISCV|comb~252 (
// Equation(s):
// \CPU_RISCV|comb~252_combout  = (\CPU_RISCV|comb~272_combout  & (((\CPU_RISCV|comb~251_combout ) # (\CPU_RISCV|comb~67_combout )))) # (!\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|Add3~4_combout  & ((!\CPU_RISCV|comb~67_combout ))))

	.dataa(\CPU_RISCV|Add3~4_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|comb~251_combout ),
	.datad(\CPU_RISCV|comb~67_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~252_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~252 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|comb~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \CPU_RISCV|comb~253 (
// Equation(s):
// \CPU_RISCV|comb~253_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~252_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~252_combout  & (\CPU_RISCV|imm[2]~112_combout )) # (!\CPU_RISCV|comb~252_combout  & 
// ((\CPU_RISCV|Equal16~6_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|Equal16~6_combout ),
	.datad(\CPU_RISCV|comb~252_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~253_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~253 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \CPU_RISCV|comb~254 (
// Equation(s):
// \CPU_RISCV|comb~254_combout  = (\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~253_combout ))) # (!\CPU_RISCV|comb~268_combout  & 
// (\CPU_RISCV|Add1~4_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~4_combout ),
	.datad(\CPU_RISCV|comb~253_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~254_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~254 .lut_mask = 16'h7632;
defparam \CPU_RISCV|comb~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|comb~255 (
// Equation(s):
// \CPU_RISCV|comb~255_combout  = (\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~254_combout  & (!\dmem|RAM~2_q )) # (!\CPU_RISCV|comb~254_combout  & ((\CPU_RISCV|Add2~4_combout ))))) # (!\CPU_RISCV|comb~270_combout  & (((\CPU_RISCV|comb~254_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\dmem|RAM~2_q ),
	.datac(\CPU_RISCV|Add2~4_combout ),
	.datad(\CPU_RISCV|comb~254_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~255_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~255 .lut_mask = 16'h77A0;
defparam \CPU_RISCV|comb~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~706feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~706feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~255_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~706feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \CPU_RISCV|regs|rf~706 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~706 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N23
dffeas \CPU_RISCV|regs|rf~962 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~962 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~834feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~834feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~834feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \CPU_RISCV|regs|rf~834 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~834 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \CPU_RISCV|regs|rf~578 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~578 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1864 (
// Equation(s):
// \CPU_RISCV|regs|rf~1864_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~834_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~578_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~834_q ),
	.datac(\CPU_RISCV|regs|rf~578_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1864_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1864 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1865 (
// Equation(s):
// \CPU_RISCV|regs|rf~1865_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1864_combout  & ((\CPU_RISCV|regs|rf~962_q ))) # (!\CPU_RISCV|regs|rf~1864_combout  & (\CPU_RISCV|regs|rf~706_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1864_combout ))))

	.dataa(\CPU_RISCV|regs|rf~706_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~962_q ),
	.datad(\CPU_RISCV|regs|rf~1864_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1865_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1865 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~770feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~770feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~770feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \CPU_RISCV|regs|rf~770 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~770 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \CPU_RISCV|regs|rf~514 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~514 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1868 (
// Equation(s):
// \CPU_RISCV|regs|rf~1868_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~770_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~514_q )))))

	.dataa(\CPU_RISCV|regs|rf~770_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~514_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1868_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1868 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~802feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~802feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~802feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \CPU_RISCV|regs|rf~802 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~802 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \CPU_RISCV|regs|rf~930 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~930 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~674feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~674feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~674feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N1
dffeas \CPU_RISCV|regs|rf~674 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~674 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N3
dffeas \CPU_RISCV|regs|rf~546 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~546 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1866 (
// Equation(s):
// \CPU_RISCV|regs|rf~1866_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~674_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~546_q )))))

	.dataa(\CPU_RISCV|regs|rf~674_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~546_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1866_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1866 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1867 (
// Equation(s):
// \CPU_RISCV|regs|rf~1867_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1866_combout  & ((\CPU_RISCV|regs|rf~930_q ))) # (!\CPU_RISCV|regs|rf~1866_combout  & (\CPU_RISCV|regs|rf~802_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1866_combout ))))

	.dataa(\CPU_RISCV|regs|rf~802_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~930_q ),
	.datad(\CPU_RISCV|regs|rf~1866_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1867_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1867 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1980 (
// Equation(s):
// \CPU_RISCV|regs|rf~1980_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout ) # ((\CPU_RISCV|regs|rf~1867_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~1868_combout )))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1868_combout ),
	.datad(\CPU_RISCV|regs|rf~1867_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1980_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1980 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N7
dffeas \CPU_RISCV|regs|rf~994 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~255_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~994 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \CPU_RISCV|regs|rf~866 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~866 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~866 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~738feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~738feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~738feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N9
dffeas \CPU_RISCV|regs|rf~738 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~738 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N1
dffeas \CPU_RISCV|regs|rf~610 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~610 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1869 (
// Equation(s):
// \CPU_RISCV|regs|rf~1869_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~738_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~610_q )))))

	.dataa(\CPU_RISCV|regs|rf~738_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~610_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1869_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1869 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1870 (
// Equation(s):
// \CPU_RISCV|regs|rf~1870_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1869_combout  & (\CPU_RISCV|regs|rf~994_q )) # (!\CPU_RISCV|regs|rf~1869_combout  & ((\CPU_RISCV|regs|rf~866_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1869_combout ))))

	.dataa(\CPU_RISCV|regs|rf~994_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~866_q ),
	.datad(\CPU_RISCV|regs|rf~1869_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1870_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1870 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1871 (
// Equation(s):
// \CPU_RISCV|regs|rf~1871_combout  = (\CPU_RISCV|regs|rf~1980_combout  & (((\CPU_RISCV|regs|rf~1870_combout ) # (!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1980_combout  & (\CPU_RISCV|regs|rf~1865_combout  & (\CPU_RISCV|RS2[2]~38_combout )))

	.dataa(\CPU_RISCV|regs|rf~1865_combout ),
	.datab(\CPU_RISCV|regs|rf~1980_combout ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|regs|rf~1870_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1871_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1871 .lut_mask = 16'hEC2C;
defparam \CPU_RISCV|regs|rf~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \CPU_RISCV|regs|rf~418 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~418 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N11
dffeas \CPU_RISCV|regs|rf~386 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~386 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~386 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1861 (
// Equation(s):
// \CPU_RISCV|regs|rf~1861_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~450_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~386_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~450_q ),
	.datac(\CPU_RISCV|regs|rf~386_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1861_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1861 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1862 (
// Equation(s):
// \CPU_RISCV|regs|rf~1862_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1861_combout  & (\CPU_RISCV|regs|rf~482_q )) # (!\CPU_RISCV|regs|rf~1861_combout  & ((\CPU_RISCV|regs|rf~418_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1861_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~482_q ),
	.datac(\CPU_RISCV|regs|rf~418_q ),
	.datad(\CPU_RISCV|regs|rf~1861_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1862_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1862 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1860 (
// Equation(s):
// \CPU_RISCV|regs|rf~1860_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~34_q ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~2_q ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~2_q ),
	.datac(\CPU_RISCV|regs|rf~34_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1860_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1860 .lut_mask = 16'hFA44;
defparam \CPU_RISCV|regs|rf~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \CPU_RISCV|regs|rf~162 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~162 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \CPU_RISCV|regs|rf~130 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~130 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1858 (
// Equation(s):
// \CPU_RISCV|regs|rf~1858_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~194_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~130_q )))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~194_q ),
	.datac(\CPU_RISCV|regs|rf~130_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1858_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1858 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1859 (
// Equation(s):
// \CPU_RISCV|regs|rf~1859_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1858_combout  & (\CPU_RISCV|regs|rf~226_q )) # (!\CPU_RISCV|regs|rf~1858_combout  & ((\CPU_RISCV|regs|rf~162_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1858_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~226_q ),
	.datac(\CPU_RISCV|regs|rf~162_q ),
	.datad(\CPU_RISCV|regs|rf~1858_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1859_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1859 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1981 (
// Equation(s):
// \CPU_RISCV|regs|rf~1981_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1859_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1860_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1860_combout ),
	.datad(\CPU_RISCV|regs|rf~1859_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1981_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1981 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~322feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~322feeder_combout  = \CPU_RISCV|comb~255_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~255_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~322feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N17
dffeas \CPU_RISCV|regs|rf~322 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~322 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N15
dffeas \CPU_RISCV|regs|rf~354 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~255_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~354 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1856 (
// Equation(s):
// \CPU_RISCV|regs|rf~1856_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~290_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~258_q )))))

	.dataa(\CPU_RISCV|regs|rf~290_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~258_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1856_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1856 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1857 (
// Equation(s):
// \CPU_RISCV|regs|rf~1857_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1856_combout  & ((\CPU_RISCV|regs|rf~354_q ))) # (!\CPU_RISCV|regs|rf~1856_combout  & (\CPU_RISCV|regs|rf~322_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1856_combout ))))

	.dataa(\CPU_RISCV|regs|rf~322_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~354_q ),
	.datad(\CPU_RISCV|regs|rf~1856_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1857_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1857 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1863 (
// Equation(s):
// \CPU_RISCV|regs|rf~1863_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1981_combout  & (\CPU_RISCV|regs|rf~1862_combout )) # (!\CPU_RISCV|regs|rf~1981_combout  & ((\CPU_RISCV|regs|rf~1857_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1981_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~1862_combout ),
	.datac(\CPU_RISCV|regs|rf~1981_combout ),
	.datad(\CPU_RISCV|regs|rf~1857_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1863_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1863 .lut_mask = 16'hDAD0;
defparam \CPU_RISCV|regs|rf~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[2]~39 (
// Equation(s):
// \CPU_RISCV|regs|rd2[2]~39_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1871_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1863_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & ((\CPU_RISCV|regs|rf~1863_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1871_combout ),
	.datad(\CPU_RISCV|regs|rf~1863_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[2]~39 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|Add1~6 (
// Equation(s):
// \CPU_RISCV|Add1~6_combout  = (\CPU_RISCV|regs|rd2[3]~38_combout  & ((\CPU_RISCV|regs|rd1[3]~35_combout  & (\CPU_RISCV|Add1~5  & VCC)) # (!\CPU_RISCV|regs|rd1[3]~35_combout  & (!\CPU_RISCV|Add1~5 )))) # (!\CPU_RISCV|regs|rd2[3]~38_combout  & 
// ((\CPU_RISCV|regs|rd1[3]~35_combout  & (!\CPU_RISCV|Add1~5 )) # (!\CPU_RISCV|regs|rd1[3]~35_combout  & ((\CPU_RISCV|Add1~5 ) # (GND)))))
// \CPU_RISCV|Add1~7  = CARRY((\CPU_RISCV|regs|rd2[3]~38_combout  & (!\CPU_RISCV|regs|rd1[3]~35_combout  & !\CPU_RISCV|Add1~5 )) # (!\CPU_RISCV|regs|rd2[3]~38_combout  & ((!\CPU_RISCV|Add1~5 ) # (!\CPU_RISCV|regs|rd1[3]~35_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[3]~38_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~5 ),
	.combout(\CPU_RISCV|Add1~6_combout ),
	.cout(\CPU_RISCV|Add1~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|Add2~6 (
// Equation(s):
// \CPU_RISCV|Add2~6_combout  = (\CPU_RISCV|imm[3]~111_combout  & ((\CPU_RISCV|regs|rd1[3]~35_combout  & (\CPU_RISCV|Add2~5  & VCC)) # (!\CPU_RISCV|regs|rd1[3]~35_combout  & (!\CPU_RISCV|Add2~5 )))) # (!\CPU_RISCV|imm[3]~111_combout  & 
// ((\CPU_RISCV|regs|rd1[3]~35_combout  & (!\CPU_RISCV|Add2~5 )) # (!\CPU_RISCV|regs|rd1[3]~35_combout  & ((\CPU_RISCV|Add2~5 ) # (GND)))))
// \CPU_RISCV|Add2~7  = CARRY((\CPU_RISCV|imm[3]~111_combout  & (!\CPU_RISCV|regs|rd1[3]~35_combout  & !\CPU_RISCV|Add2~5 )) # (!\CPU_RISCV|imm[3]~111_combout  & ((!\CPU_RISCV|Add2~5 ) # (!\CPU_RISCV|regs|rd1[3]~35_combout ))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|regs|rd1[3]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add2~5 ),
	.combout(\CPU_RISCV|Add2~6_combout ),
	.cout(\CPU_RISCV|Add2~7 ));
// synopsys translate_off
defparam \CPU_RISCV|Add2~6 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneive_lcell_comb \CPU_RISCV|comb~246 (
// Equation(s):
// \CPU_RISCV|comb~246_combout  = (\CPU_RISCV|comb~266_combout  & (\CPU_RISCV|comb~264_combout  & \CPU_RISCV|ShiftLeft0~61_combout ))

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~266_combout ),
	.datac(\CPU_RISCV|comb~264_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~61_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~246_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~246 .lut_mask = 16'hC000;
defparam \CPU_RISCV|comb~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|comb~247 (
// Equation(s):
// \CPU_RISCV|comb~247_combout  = (\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~67_combout ) # ((\CPU_RISCV|comb~246_combout )))) # (!\CPU_RISCV|comb~272_combout  & (!\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|Add3~6_combout )))

	.dataa(\CPU_RISCV|comb~272_combout ),
	.datab(\CPU_RISCV|comb~67_combout ),
	.datac(\CPU_RISCV|Add3~6_combout ),
	.datad(\CPU_RISCV|comb~246_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~247_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~247 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|comb~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|comb~248 (
// Equation(s):
// \CPU_RISCV|comb~248_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~247_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~247_combout  & (\CPU_RISCV|imm[3]~111_combout )) # (!\CPU_RISCV|comb~247_combout  & 
// ((\CPU_RISCV|Equal16~7_combout )))))

	.dataa(\CPU_RISCV|imm[3]~111_combout ),
	.datab(\CPU_RISCV|Equal16~7_combout ),
	.datac(\CPU_RISCV|comb~271_combout ),
	.datad(\CPU_RISCV|comb~247_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~248_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~248 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|comb~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|comb~249 (
// Equation(s):
// \CPU_RISCV|comb~249_combout  = (\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|Add2~6_combout ) # ((!\CPU_RISCV|comb~268_combout )))) # (!\CPU_RISCV|comb~270_combout  & (((\CPU_RISCV|comb~268_combout  & \CPU_RISCV|comb~248_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|Add2~6_combout ),
	.datac(\CPU_RISCV|comb~268_combout ),
	.datad(\CPU_RISCV|comb~248_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~249_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~249 .lut_mask = 16'hDA8A;
defparam \CPU_RISCV|comb~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~250 (
// Equation(s):
// \CPU_RISCV|comb~250_combout  = (\CPU_RISCV|comb~268_combout  & (((\CPU_RISCV|comb~249_combout )))) # (!\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~249_combout  & (!\dmem|RAM~3_q )) # (!\CPU_RISCV|comb~249_combout  & ((\CPU_RISCV|Add1~6_combout )))))

	.dataa(\CPU_RISCV|comb~268_combout ),
	.datab(\dmem|RAM~3_q ),
	.datac(\CPU_RISCV|Add1~6_combout ),
	.datad(\CPU_RISCV|comb~249_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~250_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~250 .lut_mask = 16'hBB50;
defparam \CPU_RISCV|comb~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~483feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~483feeder_combout  = \CPU_RISCV|comb~250_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~250_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~483feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~483feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~483feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \CPU_RISCV|regs|rf~483 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~483 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1828 (
// Equation(s):
// \CPU_RISCV|regs|rf~1828_combout  = (\CPU_RISCV|RS1[3]~12_combout  & (((\CPU_RISCV|RS1[0]~11_combout )))) # (!\CPU_RISCV|RS1[3]~12_combout  & ((\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~227_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & 
// ((\CPU_RISCV|regs|rf~195_q )))))

	.dataa(\CPU_RISCV|RS1[3]~12_combout ),
	.datab(\CPU_RISCV|regs|rf~227_q ),
	.datac(\CPU_RISCV|regs|rf~195_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1828_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1828 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1829 (
// Equation(s):
// \CPU_RISCV|regs|rf~1829_combout  = (\CPU_RISCV|regs|rf~1828_combout  & ((\CPU_RISCV|regs|rf~483_q ) # ((!\CPU_RISCV|RS1[3]~12_combout )))) # (!\CPU_RISCV|regs|rf~1828_combout  & (((\CPU_RISCV|regs|rf~451_q  & \CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|regs|rf~483_q ),
	.datab(\CPU_RISCV|regs|rf~451_q ),
	.datac(\CPU_RISCV|regs|rf~1828_combout ),
	.datad(\CPU_RISCV|RS1[3]~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1829_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1829 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[3]~35 (
// Equation(s):
// \CPU_RISCV|regs|rd1[3]~35_combout  = (!\CPU_RISCV|regs|Equal0~0_combout  & ((\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|regs|rf~1829_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1831_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|Equal0~0_combout ),
	.datac(\CPU_RISCV|regs|rf~1829_combout ),
	.datad(\CPU_RISCV|regs|rf~1831_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[3]~35 .lut_mask = 16'h3120;
defparam \CPU_RISCV|regs|rd1[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|Add1~8 (
// Equation(s):
// \CPU_RISCV|Add1~8_combout  = ((\CPU_RISCV|regs|rd2[4]~37_combout  $ (\CPU_RISCV|regs|rd1[4]~42_combout  $ (!\CPU_RISCV|Add1~7 )))) # (GND)
// \CPU_RISCV|Add1~9  = CARRY((\CPU_RISCV|regs|rd2[4]~37_combout  & ((\CPU_RISCV|regs|rd1[4]~42_combout ) # (!\CPU_RISCV|Add1~7 ))) # (!\CPU_RISCV|regs|rd2[4]~37_combout  & (\CPU_RISCV|regs|rd1[4]~42_combout  & !\CPU_RISCV|Add1~7 )))

	.dataa(\CPU_RISCV|regs|rd2[4]~37_combout ),
	.datab(\CPU_RISCV|regs|rd1[4]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~7 ),
	.combout(\CPU_RISCV|Add1~8_combout ),
	.cout(\CPU_RISCV|Add1~9 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~8 .lut_mask = 16'h698E;
defparam \CPU_RISCV|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \CPU_RISCV|comb~240 (
// Equation(s):
// \CPU_RISCV|comb~240_combout  = (\CPU_RISCV|comb~264_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (!\CPU_RISCV|ShiftLeft0~8_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((!\CPU_RISCV|regs|Equal0~0_combout )))))

	.dataa(\CPU_RISCV|ShiftLeft0~8_combout ),
	.datab(\CPU_RISCV|imm[2]~112_combout ),
	.datac(\CPU_RISCV|comb~264_combout ),
	.datad(\CPU_RISCV|regs|Equal0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~240_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~240 .lut_mask = 16'h4070;
defparam \CPU_RISCV|comb~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|comb~241 (
// Equation(s):
// \CPU_RISCV|comb~241_combout  = (\CPU_RISCV|comb~240_combout  & ((\CPU_RISCV|imm[2]~112_combout  & (\CPU_RISCV|regs|rf~1921_combout )) # (!\CPU_RISCV|imm[2]~112_combout  & ((\CPU_RISCV|ShiftLeft0~95_combout )))))

	.dataa(\CPU_RISCV|regs|rf~1921_combout ),
	.datab(\CPU_RISCV|comb~240_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~241_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~241 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|comb~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|comb~242 (
// Equation(s):
// \CPU_RISCV|comb~242_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~241_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~8_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~8_combout ),
	.datad(\CPU_RISCV|comb~241_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~242_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~242 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \CPU_RISCV|comb~243 (
// Equation(s):
// \CPU_RISCV|comb~243_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~242_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~242_combout  & (\CPU_RISCV|imm[4]~121_combout )) # (!\CPU_RISCV|comb~242_combout  & 
// ((\CPU_RISCV|Equal16~1_combout )))))

	.dataa(\CPU_RISCV|imm[4]~121_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|Equal16~1_combout ),
	.datad(\CPU_RISCV|comb~242_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~243_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~243 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \CPU_RISCV|comb~244 (
// Equation(s):
// \CPU_RISCV|comb~244_combout  = (\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~243_combout ))) # (!\CPU_RISCV|comb~268_combout  & 
// (\CPU_RISCV|Add1~8_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~8_combout ),
	.datad(\CPU_RISCV|comb~243_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~244_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~244 .lut_mask = 16'h7632;
defparam \CPU_RISCV|comb~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|comb~245 (
// Equation(s):
// \CPU_RISCV|comb~245_combout  = (\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~244_combout  & (!\dmem|RAM~4_q )) # (!\CPU_RISCV|comb~244_combout  & ((\CPU_RISCV|Add2~8_combout ))))) # (!\CPU_RISCV|comb~270_combout  & (((\CPU_RISCV|comb~244_combout ))))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\dmem|RAM~4_q ),
	.datac(\CPU_RISCV|Add2~8_combout ),
	.datad(\CPU_RISCV|comb~244_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~245_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~245 .lut_mask = 16'h77A0;
defparam \CPU_RISCV|comb~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~996feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~996feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~245_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~996feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~996feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~996feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N23
dffeas \CPU_RISCV|regs|rf~996 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~996feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~996 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \CPU_RISCV|regs|rf~868 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~868 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~740feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~740feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~245_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~740feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \CPU_RISCV|regs|rf~740 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~740 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N13
dffeas \CPU_RISCV|regs|rf~612 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~612 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1825 (
// Equation(s):
// \CPU_RISCV|regs|rf~1825_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~740_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~612_q )))))

	.dataa(\CPU_RISCV|regs|rf~740_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~612_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1825_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1825 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1826 (
// Equation(s):
// \CPU_RISCV|regs|rf~1826_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1825_combout  & (\CPU_RISCV|regs|rf~996_q )) # (!\CPU_RISCV|regs|rf~1825_combout  & ((\CPU_RISCV|regs|rf~868_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1825_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~996_q ),
	.datac(\CPU_RISCV|regs|rf~868_q ),
	.datad(\CPU_RISCV|regs|rf~1825_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1826_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1826 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~708feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~708feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~708feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~708feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~708feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N13
dffeas \CPU_RISCV|regs|rf~708 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~708feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~708 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N15
dffeas \CPU_RISCV|regs|rf~964 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~964 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~836feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~836feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~836feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \CPU_RISCV|regs|rf~836 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~836 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~836 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N5
dffeas \CPU_RISCV|regs|rf~580 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~580 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1820 (
// Equation(s):
// \CPU_RISCV|regs|rf~1820_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~836_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~580_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~836_q ),
	.datac(\CPU_RISCV|regs|rf~580_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1820_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1820 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1821 (
// Equation(s):
// \CPU_RISCV|regs|rf~1821_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1820_combout  & ((\CPU_RISCV|regs|rf~964_q ))) # (!\CPU_RISCV|regs|rf~1820_combout  & (\CPU_RISCV|regs|rf~708_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1820_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~708_q ),
	.datac(\CPU_RISCV|regs|rf~964_q ),
	.datad(\CPU_RISCV|regs|rf~1820_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1821_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1821 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~772feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~772feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~772feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~772feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~772feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \CPU_RISCV|regs|rf~772 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~772 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N15
dffeas \CPU_RISCV|regs|rf~516 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~516 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1824 (
// Equation(s):
// \CPU_RISCV|regs|rf~1824_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~772_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~516_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~772_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~516_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1824_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1824 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~804feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~804feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~804feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \CPU_RISCV|regs|rf~804 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~804 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N7
dffeas \CPU_RISCV|regs|rf~932 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~932 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~676feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~676feeder_combout  = \CPU_RISCV|comb~245_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~245_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~676feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N15
dffeas \CPU_RISCV|regs|rf~676 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~676 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N11
dffeas \CPU_RISCV|regs|rf~548 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~548 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1822 (
// Equation(s):
// \CPU_RISCV|regs|rf~1822_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~676_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~548_q )))))

	.dataa(\CPU_RISCV|regs|rf~676_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~548_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1822_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1822 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1823 (
// Equation(s):
// \CPU_RISCV|regs|rf~1823_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1822_combout  & ((\CPU_RISCV|regs|rf~932_q ))) # (!\CPU_RISCV|regs|rf~1822_combout  & (\CPU_RISCV|regs|rf~804_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1822_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~804_q ),
	.datac(\CPU_RISCV|regs|rf~932_q ),
	.datad(\CPU_RISCV|regs|rf~1822_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1823_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1823 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1982 (
// Equation(s):
// \CPU_RISCV|regs|rf~1982_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1823_combout ))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (\CPU_RISCV|regs|rf~1824_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1824_combout ),
	.datad(\CPU_RISCV|regs|rf~1823_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1982_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1982 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1827 (
// Equation(s):
// \CPU_RISCV|regs|rf~1827_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1982_combout  & (\CPU_RISCV|regs|rf~1826_combout )) # (!\CPU_RISCV|regs|rf~1982_combout  & ((\CPU_RISCV|regs|rf~1821_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1982_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1826_combout ),
	.datac(\CPU_RISCV|regs|rf~1821_combout ),
	.datad(\CPU_RISCV|regs|rf~1982_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1827_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1827 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \CPU_RISCV|regs|rf~164 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~164 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \CPU_RISCV|regs|rf~132 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~132 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1814 (
// Equation(s):
// \CPU_RISCV|regs|rf~1814_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~196_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~132_q )))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~196_q ),
	.datac(\CPU_RISCV|regs|rf~132_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1814_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1814 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1815 (
// Equation(s):
// \CPU_RISCV|regs|rf~1815_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1814_combout  & (\CPU_RISCV|regs|rf~228_q )) # (!\CPU_RISCV|regs|rf~1814_combout  & ((\CPU_RISCV|regs|rf~164_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1814_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~228_q ),
	.datac(\CPU_RISCV|regs|rf~164_q ),
	.datad(\CPU_RISCV|regs|rf~1814_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1815_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1815 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1816 (
// Equation(s):
// \CPU_RISCV|regs|rf~1816_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~36_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~4_q )))))

	.dataa(\CPU_RISCV|regs|rf~36_q ),
	.datab(\CPU_RISCV|regs|rf~4_q ),
	.datac(\CPU_RISCV|RS2[2]~38_combout ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1816_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1816 .lut_mask = 16'hFA0C;
defparam \CPU_RISCV|regs|rf~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1983 (
// Equation(s):
// \CPU_RISCV|regs|rf~1983_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1815_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1816_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1815_combout ),
	.datad(\CPU_RISCV|regs|rf~1816_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1983_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1983 .lut_mask = 16'hB9A8;
defparam \CPU_RISCV|regs|rf~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N9
dffeas \CPU_RISCV|regs|rf~420 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~420 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y35_N23
dffeas \CPU_RISCV|regs|rf~388 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~245_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~388 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1817 (
// Equation(s):
// \CPU_RISCV|regs|rf~1817_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~452_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~388_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~452_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~388_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1817_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1817 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1818 (
// Equation(s):
// \CPU_RISCV|regs|rf~1818_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1817_combout  & (\CPU_RISCV|regs|rf~484_q )) # (!\CPU_RISCV|regs|rf~1817_combout  & ((\CPU_RISCV|regs|rf~420_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1817_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~484_q ),
	.datac(\CPU_RISCV|regs|rf~420_q ),
	.datad(\CPU_RISCV|regs|rf~1817_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1818_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1818 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1812 (
// Equation(s):
// \CPU_RISCV|regs|rf~1812_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~292_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~260_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~292_q ),
	.datac(\CPU_RISCV|regs|rf~260_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1812_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1812 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1813 (
// Equation(s):
// \CPU_RISCV|regs|rf~1813_combout  = (\CPU_RISCV|regs|rf~1812_combout  & ((\CPU_RISCV|regs|rf~356_q ) # ((!\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|regs|rf~1812_combout  & (((\CPU_RISCV|regs|rf~324_q  & \CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~356_q ),
	.datab(\CPU_RISCV|regs|rf~324_q ),
	.datac(\CPU_RISCV|regs|rf~1812_combout ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1813_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1813 .lut_mask = 16'hACF0;
defparam \CPU_RISCV|regs|rf~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1819 (
// Equation(s):
// \CPU_RISCV|regs|rf~1819_combout  = (\CPU_RISCV|regs|rf~1983_combout  & (((\CPU_RISCV|regs|rf~1818_combout )) # (!\CPU_RISCV|RS2[3]~37_combout ))) # (!\CPU_RISCV|regs|rf~1983_combout  & (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1813_combout 
// ))))

	.dataa(\CPU_RISCV|regs|rf~1983_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1818_combout ),
	.datad(\CPU_RISCV|regs|rf~1813_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1819_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1819 .lut_mask = 16'hE6A2;
defparam \CPU_RISCV|regs|rf~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[4]~37 (
// Equation(s):
// \CPU_RISCV|regs|rd2[4]~37_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1827_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1819_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & ((\CPU_RISCV|regs|rf~1819_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1827_combout ),
	.datad(\CPU_RISCV|regs|rf~1819_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[4]~37 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \CPU_RISCV|Add1~10 (
// Equation(s):
// \CPU_RISCV|Add1~10_combout  = (\CPU_RISCV|regs|rd2[5]~36_combout  & ((\CPU_RISCV|regs|rd1[5]~34_combout  & (\CPU_RISCV|Add1~9  & VCC)) # (!\CPU_RISCV|regs|rd1[5]~34_combout  & (!\CPU_RISCV|Add1~9 )))) # (!\CPU_RISCV|regs|rd2[5]~36_combout  & 
// ((\CPU_RISCV|regs|rd1[5]~34_combout  & (!\CPU_RISCV|Add1~9 )) # (!\CPU_RISCV|regs|rd1[5]~34_combout  & ((\CPU_RISCV|Add1~9 ) # (GND)))))
// \CPU_RISCV|Add1~11  = CARRY((\CPU_RISCV|regs|rd2[5]~36_combout  & (!\CPU_RISCV|regs|rd1[5]~34_combout  & !\CPU_RISCV|Add1~9 )) # (!\CPU_RISCV|regs|rd2[5]~36_combout  & ((!\CPU_RISCV|Add1~9 ) # (!\CPU_RISCV|regs|rd1[5]~34_combout ))))

	.dataa(\CPU_RISCV|regs|rd2[5]~36_combout ),
	.datab(\CPU_RISCV|regs|rd1[5]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add1~9 ),
	.combout(\CPU_RISCV|Add1~10_combout ),
	.cout(\CPU_RISCV|Add1~11 ));
// synopsys translate_off
defparam \CPU_RISCV|Add1~10 .lut_mask = 16'h9617;
defparam \CPU_RISCV|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X74_Y32_N10
cycloneive_lcell_comb \dmem|RAM~5feeder (
// Equation(s):
// \dmem|RAM~5feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~5feeder .lut_mask = 16'hFFFF;
defparam \dmem|RAM~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y32_N11
dffeas \dmem|RAM~5 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~5 .is_wysiwyg = "true";
defparam \dmem|RAM~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|comb~235 (
// Equation(s):
// \CPU_RISCV|comb~235_combout  = (\CPU_RISCV|comb~224_combout  & (\CPU_RISCV|ShiftLeft0~101_combout  & ((!\CPU_RISCV|imm[2]~112_combout ) # (!\CPU_RISCV|imm[1]~113_combout ))))

	.dataa(\CPU_RISCV|comb~224_combout ),
	.datab(\CPU_RISCV|imm[1]~113_combout ),
	.datac(\CPU_RISCV|imm[2]~112_combout ),
	.datad(\CPU_RISCV|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~235_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~235 .lut_mask = 16'h2A00;
defparam \CPU_RISCV|comb~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneive_lcell_comb \CPU_RISCV|comb~236 (
// Equation(s):
// \CPU_RISCV|comb~236_combout  = (\CPU_RISCV|comb~272_combout  & (((\CPU_RISCV|comb~67_combout ) # (\CPU_RISCV|comb~235_combout )))) # (!\CPU_RISCV|comb~272_combout  & (\CPU_RISCV|Add3~10_combout  & (!\CPU_RISCV|comb~67_combout )))

	.dataa(\CPU_RISCV|Add3~10_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|comb~67_combout ),
	.datad(\CPU_RISCV|comb~235_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~236_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~236 .lut_mask = 16'hCEC2;
defparam \CPU_RISCV|comb~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N30
cycloneive_lcell_comb \CPU_RISCV|comb~237 (
// Equation(s):
// \CPU_RISCV|comb~237_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~236_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~236_combout  & (\CPU_RISCV|imm[5]~97_combout )) # (!\CPU_RISCV|comb~236_combout  & 
// ((\CPU_RISCV|Equal16~2_combout )))))

	.dataa(\CPU_RISCV|comb~271_combout ),
	.datab(\CPU_RISCV|imm[5]~97_combout ),
	.datac(\CPU_RISCV|Equal16~2_combout ),
	.datad(\CPU_RISCV|comb~236_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~237_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~237 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|comb~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|comb~238 (
// Equation(s):
// \CPU_RISCV|comb~238_combout  = (\CPU_RISCV|comb~270_combout  & (((\CPU_RISCV|Add2~10_combout )) # (!\CPU_RISCV|comb~268_combout ))) # (!\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|comb~268_combout  & (\CPU_RISCV|comb~237_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~237_combout ),
	.datad(\CPU_RISCV|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~238_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~238 .lut_mask = 16'hEA62;
defparam \CPU_RISCV|comb~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|comb~239 (
// Equation(s):
// \CPU_RISCV|comb~239_combout  = (\CPU_RISCV|comb~268_combout  & (((\CPU_RISCV|comb~238_combout )))) # (!\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~238_combout  & ((!\dmem|RAM~5_q ))) # (!\CPU_RISCV|comb~238_combout  & (\CPU_RISCV|Add1~10_combout ))))

	.dataa(\CPU_RISCV|Add1~10_combout ),
	.datab(\dmem|RAM~5_q ),
	.datac(\CPU_RISCV|comb~268_combout ),
	.datad(\CPU_RISCV|comb~238_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~239_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~239 .lut_mask = 16'hF30A;
defparam \CPU_RISCV|comb~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~933feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~933feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~933feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~933feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~933feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N23
dffeas \CPU_RISCV|regs|rf~933 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~933 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N19
dffeas \CPU_RISCV|regs|rf~677 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~677 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y36_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~805feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~805feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~805feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y36_N5
dffeas \CPU_RISCV|regs|rf~805 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~805 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y36_N9
dffeas \CPU_RISCV|regs|rf~549 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~549 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1794 (
// Equation(s):
// \CPU_RISCV|regs|rf~1794_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~805_q )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~549_q )))))

	.dataa(\CPU_RISCV|regs|rf~805_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~549_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1794_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1794 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y36_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1795 (
// Equation(s):
// \CPU_RISCV|regs|rf~1795_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1794_combout  & (\CPU_RISCV|regs|rf~933_q )) # (!\CPU_RISCV|regs|rf~1794_combout  & ((\CPU_RISCV|regs|rf~677_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1794_combout ))))

	.dataa(\CPU_RISCV|regs|rf~933_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~677_q ),
	.datad(\CPU_RISCV|regs|rf~1794_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1795_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1795 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~773feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~773feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~773feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N5
dffeas \CPU_RISCV|regs|rf~773 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~773 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~773 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \CPU_RISCV|regs|rf~901 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~901 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~645feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~645feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~645feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~645feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~645feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \CPU_RISCV|regs|rf~645 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~645 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \CPU_RISCV|regs|rf~517 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~517 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1798 (
// Equation(s):
// \CPU_RISCV|regs|rf~1798_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~645_q ) # ((\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~517_q  & !\CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~645_q ),
	.datac(\CPU_RISCV|regs|rf~517_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1798_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1798 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1799 (
// Equation(s):
// \CPU_RISCV|regs|rf~1799_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1798_combout  & ((\CPU_RISCV|regs|rf~901_q ))) # (!\CPU_RISCV|regs|rf~1798_combout  & (\CPU_RISCV|regs|rf~773_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1798_combout ))))

	.dataa(\CPU_RISCV|regs|rf~773_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~901_q ),
	.datad(\CPU_RISCV|regs|rf~1798_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1799_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1799 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \CPU_RISCV|regs|rf~837 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~837 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N11
dffeas \CPU_RISCV|regs|rf~965 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~965 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~709feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~709feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~709feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~709feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~709feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N15
dffeas \CPU_RISCV|regs|rf~709 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~709feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~709 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \CPU_RISCV|regs|rf~581 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~581 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1796 (
// Equation(s):
// \CPU_RISCV|regs|rf~1796_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~709_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~581_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~709_q ),
	.datac(\CPU_RISCV|regs|rf~581_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1796_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1796 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1797 (
// Equation(s):
// \CPU_RISCV|regs|rf~1797_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1796_combout  & ((\CPU_RISCV|regs|rf~965_q ))) # (!\CPU_RISCV|regs|rf~1796_combout  & (\CPU_RISCV|regs|rf~837_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1796_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~837_q ),
	.datac(\CPU_RISCV|regs|rf~965_q ),
	.datad(\CPU_RISCV|regs|rf~1796_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1797_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1797 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1800 (
// Equation(s):
// \CPU_RISCV|regs|rf~1800_combout  = (\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|RS2[2]~38_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1797_combout ))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (\CPU_RISCV|regs|rf~1799_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~1799_combout ),
	.datad(\CPU_RISCV|regs|rf~1797_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1800_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1800 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|regs|rf~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~997feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~997feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~997feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~997feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~997feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y32_N19
dffeas \CPU_RISCV|regs|rf~997 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~997 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \CPU_RISCV|regs|rf~741 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~741 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~869feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~869feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~239_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~869feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \CPU_RISCV|regs|rf~869 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~869 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N23
dffeas \CPU_RISCV|regs|rf~613 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~613 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1801 (
// Equation(s):
// \CPU_RISCV|regs|rf~1801_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~869_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~613_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|regs|rf~869_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~613_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1801_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1801 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1802 (
// Equation(s):
// \CPU_RISCV|regs|rf~1802_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1801_combout  & (\CPU_RISCV|regs|rf~997_q )) # (!\CPU_RISCV|regs|rf~1801_combout  & ((\CPU_RISCV|regs|rf~741_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1801_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~997_q ),
	.datac(\CPU_RISCV|regs|rf~741_q ),
	.datad(\CPU_RISCV|regs|rf~1801_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1802_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1802 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1803 (
// Equation(s):
// \CPU_RISCV|regs|rf~1803_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1800_combout  & ((\CPU_RISCV|regs|rf~1802_combout ))) # (!\CPU_RISCV|regs|rf~1800_combout  & (\CPU_RISCV|regs|rf~1795_combout )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1800_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~1795_combout ),
	.datac(\CPU_RISCV|regs|rf~1800_combout ),
	.datad(\CPU_RISCV|regs|rf~1802_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1803_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1803 .lut_mask = 16'hF858;
defparam \CPU_RISCV|regs|rf~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~421feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~421feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~421feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N7
dffeas \CPU_RISCV|regs|rf~421 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~421 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \CPU_RISCV|regs|rf~389 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~389 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1791 (
// Equation(s):
// \CPU_RISCV|regs|rf~1791_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~421_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~389_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~421_q ),
	.datac(\CPU_RISCV|regs|rf~389_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1791_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1791 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1792 (
// Equation(s):
// \CPU_RISCV|regs|rf~1792_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1791_combout  & (\CPU_RISCV|regs|rf~485_q )) # (!\CPU_RISCV|regs|rf~1791_combout  & ((\CPU_RISCV|regs|rf~453_q ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1791_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~485_q ),
	.datac(\CPU_RISCV|regs|rf~453_q ),
	.datad(\CPU_RISCV|regs|rf~1791_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1792_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1792 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~165feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~165feeder_combout  = \CPU_RISCV|comb~239_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~239_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~165feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N13
dffeas \CPU_RISCV|regs|rf~165 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~165 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \CPU_RISCV|regs|rf~133 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~133 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1784 (
// Equation(s):
// \CPU_RISCV|regs|rf~1784_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~165_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~133_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~165_q ),
	.datac(\CPU_RISCV|regs|rf~133_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1784_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1784 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1785 (
// Equation(s):
// \CPU_RISCV|regs|rf~1785_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1784_combout  & ((\CPU_RISCV|regs|rf~229_q ))) # (!\CPU_RISCV|regs|rf~1784_combout  & (\CPU_RISCV|regs|rf~197_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1784_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~197_q ),
	.datac(\CPU_RISCV|regs|rf~229_q ),
	.datad(\CPU_RISCV|regs|rf~1784_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1785_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1785 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \CPU_RISCV|regs|rf~357 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~357 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \CPU_RISCV|regs|rf~325 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~325 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1786 (
// Equation(s):
// \CPU_RISCV|regs|rf~1786_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~325_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~261_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~261_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~325_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1786_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1786 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1787 (
// Equation(s):
// \CPU_RISCV|regs|rf~1787_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1786_combout  & ((\CPU_RISCV|regs|rf~357_q ))) # (!\CPU_RISCV|regs|rf~1786_combout  & (\CPU_RISCV|regs|rf~293_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1786_combout ))))

	.dataa(\CPU_RISCV|regs|rf~293_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~357_q ),
	.datad(\CPU_RISCV|regs|rf~1786_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1787_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1787 .lut_mask = 16'hF388;
defparam \CPU_RISCV|regs|rf~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N5
dffeas \CPU_RISCV|regs|rf~101 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~101 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \CPU_RISCV|regs|rf~69 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~239_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~69 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1788 (
// Equation(s):
// \CPU_RISCV|regs|rf~1788_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~69_q ) # (\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~5_q  & ((!\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~5_q ),
	.datac(\CPU_RISCV|regs|rf~69_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1788_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1788 .lut_mask = 16'hAAE4;
defparam \CPU_RISCV|regs|rf~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1789 (
// Equation(s):
// \CPU_RISCV|regs|rf~1789_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1788_combout  & ((\CPU_RISCV|regs|rf~101_q ))) # (!\CPU_RISCV|regs|rf~1788_combout  & (\CPU_RISCV|regs|rf~37_q )))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1788_combout ))))

	.dataa(\CPU_RISCV|RS2[0]~36_combout ),
	.datab(\CPU_RISCV|regs|rf~37_q ),
	.datac(\CPU_RISCV|regs|rf~101_q ),
	.datad(\CPU_RISCV|regs|rf~1788_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1789_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1789 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1790 (
// Equation(s):
// \CPU_RISCV|regs|rf~1790_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[3]~37_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1787_combout )) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// ((\CPU_RISCV|regs|rf~1789_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1787_combout ),
	.datad(\CPU_RISCV|regs|rf~1789_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1790_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1790 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1793 (
// Equation(s):
// \CPU_RISCV|regs|rf~1793_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1790_combout  & (\CPU_RISCV|regs|rf~1792_combout )) # (!\CPU_RISCV|regs|rf~1790_combout  & ((\CPU_RISCV|regs|rf~1785_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1790_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1792_combout ),
	.datac(\CPU_RISCV|regs|rf~1785_combout ),
	.datad(\CPU_RISCV|regs|rf~1790_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1793_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1793 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[5]~36 (
// Equation(s):
// \CPU_RISCV|regs|rd2[5]~36_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1803_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1793_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & ((\CPU_RISCV|regs|rf~1793_combout ))))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1803_combout ),
	.datad(\CPU_RISCV|regs|rf~1793_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[5]~36 .lut_mask = 16'hECA0;
defparam \CPU_RISCV|regs|rd2[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \CPU_RISCV|comb~230 (
// Equation(s):
// \CPU_RISCV|comb~230_combout  = (\CPU_RISCV|comb~224_combout  & \CPU_RISCV|comb~185_combout )

	.dataa(gnd),
	.datab(\CPU_RISCV|comb~224_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~185_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~230_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~230 .lut_mask = 16'hCC00;
defparam \CPU_RISCV|comb~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \CPU_RISCV|comb~231 (
// Equation(s):
// \CPU_RISCV|comb~231_combout  = (\CPU_RISCV|comb~67_combout  & (\CPU_RISCV|comb~272_combout )) # (!\CPU_RISCV|comb~67_combout  & ((\CPU_RISCV|comb~272_combout  & ((\CPU_RISCV|comb~230_combout ))) # (!\CPU_RISCV|comb~272_combout  & 
// (\CPU_RISCV|Add3~12_combout ))))

	.dataa(\CPU_RISCV|comb~67_combout ),
	.datab(\CPU_RISCV|comb~272_combout ),
	.datac(\CPU_RISCV|Add3~12_combout ),
	.datad(\CPU_RISCV|comb~230_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~231_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~231 .lut_mask = 16'hDC98;
defparam \CPU_RISCV|comb~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|comb~232 (
// Equation(s):
// \CPU_RISCV|comb~232_combout  = (\CPU_RISCV|comb~271_combout  & (((\CPU_RISCV|comb~231_combout )))) # (!\CPU_RISCV|comb~271_combout  & ((\CPU_RISCV|comb~231_combout  & (\CPU_RISCV|imm[10]~124_combout )) # (!\CPU_RISCV|comb~231_combout  & 
// ((\CPU_RISCV|Equal16~3_combout )))))

	.dataa(\CPU_RISCV|imm[10]~124_combout ),
	.datab(\CPU_RISCV|comb~271_combout ),
	.datac(\CPU_RISCV|Equal16~3_combout ),
	.datad(\CPU_RISCV|comb~231_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~232_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~232 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|comb~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|comb~233 (
// Equation(s):
// \CPU_RISCV|comb~233_combout  = (\CPU_RISCV|comb~268_combout  & ((\CPU_RISCV|comb~270_combout  & (\CPU_RISCV|Add2~12_combout )) # (!\CPU_RISCV|comb~270_combout  & ((\CPU_RISCV|comb~232_combout )))))

	.dataa(\CPU_RISCV|Add2~12_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|comb~270_combout ),
	.datad(\CPU_RISCV|comb~232_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~233_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~233 .lut_mask = 16'h8C80;
defparam \CPU_RISCV|comb~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \CPU_RISCV|comb~234 (
// Equation(s):
// \CPU_RISCV|comb~234_combout  = (\CPU_RISCV|comb~233_combout ) # ((!\CPU_RISCV|comb~270_combout  & (!\CPU_RISCV|comb~268_combout  & \CPU_RISCV|Add1~12_combout )))

	.dataa(\CPU_RISCV|comb~270_combout ),
	.datab(\CPU_RISCV|comb~268_combout ),
	.datac(\CPU_RISCV|Add1~12_combout ),
	.datad(\CPU_RISCV|comb~233_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|comb~234_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|comb~234 .lut_mask = 16'hFF10;
defparam \CPU_RISCV|comb~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \CPU_RISCV|regs|rf~230 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~234_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~230 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1756 (
// Equation(s):
// \CPU_RISCV|regs|rf~1756_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~166_q ) # (\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~134_q  & ((!\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|regs|rf~134_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~166_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1756_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1756 .lut_mask = 16'hCCE2;
defparam \CPU_RISCV|regs|rf~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1757 (
// Equation(s):
// \CPU_RISCV|regs|rf~1757_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1756_combout  & (\CPU_RISCV|regs|rf~230_q )) # (!\CPU_RISCV|regs|rf~1756_combout  & ((\CPU_RISCV|regs|rf~198_q ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1756_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|rf~230_q ),
	.datac(\CPU_RISCV|regs|rf~198_q ),
	.datad(\CPU_RISCV|regs|rf~1756_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1757_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1757 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1761 (
// Equation(s):
// \CPU_RISCV|regs|rf~1761_combout  = (\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~422_q ) # ((\CPU_RISCV|RS1[2]~13_combout )))) # (!\CPU_RISCV|RS1[0]~11_combout  & (((\CPU_RISCV|regs|rf~390_q  & !\CPU_RISCV|RS1[2]~13_combout ))))

	.dataa(\CPU_RISCV|regs|rf~422_q ),
	.datab(\CPU_RISCV|RS1[0]~11_combout ),
	.datac(\CPU_RISCV|regs|rf~390_q ),
	.datad(\CPU_RISCV|RS1[2]~13_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1761_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1761 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1762 (
// Equation(s):
// \CPU_RISCV|regs|rf~1762_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1761_combout  & (\CPU_RISCV|regs|rf~486_q )) # (!\CPU_RISCV|regs|rf~1761_combout  & ((\CPU_RISCV|regs|rf~454_q ))))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1761_combout ))))

	.dataa(\CPU_RISCV|regs|rf~486_q ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|regs|rf~1761_combout ),
	.datad(\CPU_RISCV|regs|rf~454_q ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1762_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1762 .lut_mask = 16'hBCB0;
defparam \CPU_RISCV|regs|rf~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1759 (
// Equation(s):
// \CPU_RISCV|regs|rf~1759_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~294_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~262_q )))

	.dataa(\CPU_RISCV|regs|rf~294_q ),
	.datab(\CPU_RISCV|regs|rf~262_q ),
	.datac(gnd),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1759_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1759 .lut_mask = 16'hAACC;
defparam \CPU_RISCV|regs|rf~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1758 (
// Equation(s):
// \CPU_RISCV|regs|rf~1758_combout  = (\CPU_RISCV|RS1[0]~11_combout  & (\CPU_RISCV|regs|rf~38_q )) # (!\CPU_RISCV|RS1[0]~11_combout  & ((\CPU_RISCV|regs|rf~6_q )))

	.dataa(gnd),
	.datab(\CPU_RISCV|regs|rf~38_q ),
	.datac(\CPU_RISCV|regs|rf~6_q ),
	.datad(\CPU_RISCV|RS1[0]~11_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1758_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1758 .lut_mask = 16'hCCF0;
defparam \CPU_RISCV|regs|rf~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1760 (
// Equation(s):
// \CPU_RISCV|regs|rf~1760_combout  = (\CPU_RISCV|RS1[2]~13_combout  & (\CPU_RISCV|RS1[3]~12_combout )) # (!\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|RS1[3]~12_combout  & (\CPU_RISCV|regs|rf~1759_combout )) # (!\CPU_RISCV|RS1[3]~12_combout  & 
// ((\CPU_RISCV|regs|rf~1758_combout )))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|RS1[3]~12_combout ),
	.datac(\CPU_RISCV|regs|rf~1759_combout ),
	.datad(\CPU_RISCV|regs|rf~1758_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1760_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1760 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1763 (
// Equation(s):
// \CPU_RISCV|regs|rf~1763_combout  = (\CPU_RISCV|RS1[2]~13_combout  & ((\CPU_RISCV|regs|rf~1760_combout  & ((\CPU_RISCV|regs|rf~1762_combout ))) # (!\CPU_RISCV|regs|rf~1760_combout  & (\CPU_RISCV|regs|rf~1757_combout )))) # (!\CPU_RISCV|RS1[2]~13_combout  & 
// (((\CPU_RISCV|regs|rf~1760_combout ))))

	.dataa(\CPU_RISCV|RS1[2]~13_combout ),
	.datab(\CPU_RISCV|regs|rf~1757_combout ),
	.datac(\CPU_RISCV|regs|rf~1762_combout ),
	.datad(\CPU_RISCV|regs|rf~1760_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1763_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1763 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rd1[6]~41 (
// Equation(s):
// \CPU_RISCV|regs|rd1[6]~41_combout  = (\CPU_RISCV|regs|rf~1763_combout  & ((\CPU_RISCV|RS1[0]~11_combout ) # ((\CPU_RISCV|RS1[2]~13_combout ) # (\CPU_RISCV|RS1[3]~12_combout ))))

	.dataa(\CPU_RISCV|RS1[0]~11_combout ),
	.datab(\CPU_RISCV|RS1[2]~13_combout ),
	.datac(\CPU_RISCV|RS1[3]~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1763_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd1[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd1[6]~41 .lut_mask = 16'hFE00;
defparam \CPU_RISCV|regs|rd1[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \CPU_RISCV|Add0~22 (
// Equation(s):
// \CPU_RISCV|Add0~22_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~12_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~12_combout ))))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|Add2~12_combout ),
	.datad(\CPU_RISCV|Add3~12_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~22 .lut_mask = 16'hFBEA;
defparam \CPU_RISCV|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~23 (
// Equation(s):
// \CPU_RISCV|Add0~23_combout  = (\CPU_RISCV|Add0~22_combout  & ((\CPU_RISCV|Add0~20_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~20_combout ),
	.datad(\CPU_RISCV|Add0~22_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~23 .lut_mask = 16'hF500;
defparam \CPU_RISCV|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~24 (
// Equation(s):
// \CPU_RISCV|Add0~24_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~23_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~20_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~23_combout ))))

	.dataa(\CPU_RISCV|Add0~23_combout ),
	.datab(\CPU_RISCV|Add0~20_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~24 .lut_mask = 16'hACAA;
defparam \CPU_RISCV|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \CPU_RISCV|pc[6] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[6] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \CPU_RISCV|Add0~27 (
// Equation(s):
// \CPU_RISCV|Add0~27_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~14_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~14_combout )))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add3~14_combout ),
	.datad(\CPU_RISCV|Add2~14_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~27 .lut_mask = 16'hFEDC;
defparam \CPU_RISCV|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~28 (
// Equation(s):
// \CPU_RISCV|Add0~28_combout  = (\CPU_RISCV|Add0~27_combout  & ((\CPU_RISCV|Add0~25_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|Add0~25_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~27_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~28 .lut_mask = 16'hBB00;
defparam \CPU_RISCV|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \CPU_RISCV|Add0~29 (
// Equation(s):
// \CPU_RISCV|Add0~29_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~28_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~25_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~28_combout ))))

	.dataa(\CPU_RISCV|Add0~28_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~25_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~29 .lut_mask = 16'hBA8A;
defparam \CPU_RISCV|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \CPU_RISCV|pc[7] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[7] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \CPU_RISCV|pc[13]~3 (
// Equation(s):
// \CPU_RISCV|pc[13]~3_combout  = (\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3] $ (\CPU_RISCV|pc [2])) # (!\CPU_RISCV|pc [5]))) # (!\CPU_RISCV|pc [4] & ((\CPU_RISCV|pc [3]) # ((\CPU_RISCV|pc [5]) # (!\CPU_RISCV|pc [2]))))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|pc [2]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[13]~3 .lut_mask = 16'h6FFB;
defparam \CPU_RISCV|pc[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \CPU_RISCV|pc[13]~10 (
// Equation(s):
// \CPU_RISCV|pc[13]~10_combout  = (\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc[13]~3_combout ) # (\CPU_RISCV|pc [6]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc[13]~3_combout ),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|pc[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|pc[13]~10 .lut_mask = 16'hFFFC;
defparam \CPU_RISCV|pc[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~11 (
// Equation(s):
// \CPU_RISCV|Add0~11_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~10_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~10_combout )))

	.dataa(\CPU_RISCV|Add3~10_combout ),
	.datab(\CPU_RISCV|is_jalr~22_combout ),
	.datac(\CPU_RISCV|pc[13]~10_combout ),
	.datad(\CPU_RISCV|Add2~10_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~11 .lut_mask = 16'hFEF2;
defparam \CPU_RISCV|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|Add0~12 (
// Equation(s):
// \CPU_RISCV|Add0~12_combout  = (\CPU_RISCV|Add0~11_combout  & ((\CPU_RISCV|Add0~9_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(gnd),
	.datac(\CPU_RISCV|Add0~11_combout ),
	.datad(\CPU_RISCV|Add0~9_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~12 .lut_mask = 16'hF050;
defparam \CPU_RISCV|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~13 (
// Equation(s):
// \CPU_RISCV|Add0~13_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~12_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~9_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~12_combout )))))

	.dataa(\CPU_RISCV|Add0~9_combout ),
	.datab(\CPU_RISCV|Add0~12_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~13 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \CPU_RISCV|pc[5] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[5] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \CPU_RISCV|is_jalr~3 (
// Equation(s):
// \CPU_RISCV|is_jalr~3_combout  = (\CPU_RISCV|pc [5] & (\CPU_RISCV|pc [4] & \CPU_RISCV|pc [2]))

	.dataa(gnd),
	.datab(\CPU_RISCV|pc [5]),
	.datac(\CPU_RISCV|pc [4]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~3 .lut_mask = 16'hC000;
defparam \CPU_RISCV|is_jalr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \CPU_RISCV|is_jalr~22 (
// Equation(s):
// \CPU_RISCV|is_jalr~22_combout  = (\CPU_RISCV|pc [3] & (\CPU_RISCV|is_jalr~3_combout  & (!\CPU_RISCV|pc [7] & !\CPU_RISCV|pc [6])))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(\CPU_RISCV|is_jalr~3_combout ),
	.datac(\CPU_RISCV|pc [7]),
	.datad(\CPU_RISCV|pc [6]),
	.cin(gnd),
	.combout(\CPU_RISCV|is_jalr~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|is_jalr~22 .lut_mask = 16'h0008;
defparam \CPU_RISCV|is_jalr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~14 (
// Equation(s):
// \CPU_RISCV|Add0~14_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~4_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~4_combout ))))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add2~4_combout ),
	.datad(\CPU_RISCV|Add3~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~14 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneive_lcell_comb \CPU_RISCV|Add0~0 (
// Equation(s):
// \CPU_RISCV|Add0~0_combout  = \CPU_RISCV|pc [2] $ (VCC)
// \CPU_RISCV|Add0~1  = CARRY(\CPU_RISCV|pc [2])

	.dataa(\CPU_RISCV|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~0_combout ),
	.cout(\CPU_RISCV|Add0~1 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~0 .lut_mask = 16'h55AA;
defparam \CPU_RISCV|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~15 (
// Equation(s):
// \CPU_RISCV|Add0~15_combout  = (\CPU_RISCV|Add0~14_combout  & ((\CPU_RISCV|Add0~0_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|Add0~14_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~15 .lut_mask = 16'hAA22;
defparam \CPU_RISCV|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~16 (
// Equation(s):
// \CPU_RISCV|Add0~16_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~15_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~0_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~15_combout ))))

	.dataa(\CPU_RISCV|Add0~15_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~0_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~16 .lut_mask = 16'hBA8A;
defparam \CPU_RISCV|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \CPU_RISCV|pc[2] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[2] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~2 (
// Equation(s):
// \CPU_RISCV|Add0~2_combout  = (\CPU_RISCV|pc [3] & (!\CPU_RISCV|Add0~1 )) # (!\CPU_RISCV|pc [3] & ((\CPU_RISCV|Add0~1 ) # (GND)))
// \CPU_RISCV|Add0~3  = CARRY((!\CPU_RISCV|Add0~1 ) # (!\CPU_RISCV|pc [3]))

	.dataa(\CPU_RISCV|pc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU_RISCV|Add0~1 ),
	.combout(\CPU_RISCV|Add0~2_combout ),
	.cout(\CPU_RISCV|Add0~3 ));
// synopsys translate_off
defparam \CPU_RISCV|Add0~2 .lut_mask = 16'h5A5F;
defparam \CPU_RISCV|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \CPU_RISCV|Add0~4 (
// Equation(s):
// \CPU_RISCV|Add0~4_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add2~6_combout ))) # (!\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add3~6_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add3~6_combout ),
	.datac(\CPU_RISCV|is_jalr~22_combout ),
	.datad(\CPU_RISCV|Add2~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~4 .lut_mask = 16'hFEAE;
defparam \CPU_RISCV|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N8
cycloneive_lcell_comb \CPU_RISCV|Add0~5 (
// Equation(s):
// \CPU_RISCV|Add0~5_combout  = (\CPU_RISCV|Add0~4_combout  & ((\CPU_RISCV|Add0~2_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|pc[13]~10_combout ),
	.datab(\CPU_RISCV|Add0~2_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~4_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~5 .lut_mask = 16'hDD00;
defparam \CPU_RISCV|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \CPU_RISCV|Add0~6 (
// Equation(s):
// \CPU_RISCV|Add0~6_combout  = (\CPU_RISCV|jump_add~1_combout  & (((\CPU_RISCV|Add0~5_combout )))) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & (\CPU_RISCV|Add0~2_combout )) # (!\CPU_RISCV|pc[13]~7_combout  & 
// ((\CPU_RISCV|Add0~5_combout )))))

	.dataa(\CPU_RISCV|Add0~2_combout ),
	.datab(\CPU_RISCV|Add0~5_combout ),
	.datac(\CPU_RISCV|jump_add~1_combout ),
	.datad(\CPU_RISCV|pc[13]~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~6 .lut_mask = 16'hCACC;
defparam \CPU_RISCV|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N5
dffeas \CPU_RISCV|pc[3] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[3] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|Add0~17 (
// Equation(s):
// \CPU_RISCV|Add0~17_combout  = (\CPU_RISCV|pc[13]~10_combout ) # ((\CPU_RISCV|is_jalr~22_combout  & (\CPU_RISCV|Add2~8_combout )) # (!\CPU_RISCV|is_jalr~22_combout  & ((\CPU_RISCV|Add3~8_combout ))))

	.dataa(\CPU_RISCV|is_jalr~22_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(\CPU_RISCV|Add2~8_combout ),
	.datad(\CPU_RISCV|Add3~8_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~17 .lut_mask = 16'hFDEC;
defparam \CPU_RISCV|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \CPU_RISCV|Add0~18 (
// Equation(s):
// \CPU_RISCV|Add0~18_combout  = (\CPU_RISCV|Add0~17_combout  & ((\CPU_RISCV|Add0~7_combout ) # (!\CPU_RISCV|pc[13]~10_combout )))

	.dataa(\CPU_RISCV|Add0~7_combout ),
	.datab(\CPU_RISCV|pc[13]~10_combout ),
	.datac(gnd),
	.datad(\CPU_RISCV|Add0~17_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~18 .lut_mask = 16'hBB00;
defparam \CPU_RISCV|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \CPU_RISCV|Add0~19 (
// Equation(s):
// \CPU_RISCV|Add0~19_combout  = (\CPU_RISCV|jump_add~1_combout  & (\CPU_RISCV|Add0~18_combout )) # (!\CPU_RISCV|jump_add~1_combout  & ((\CPU_RISCV|pc[13]~7_combout  & ((\CPU_RISCV|Add0~7_combout ))) # (!\CPU_RISCV|pc[13]~7_combout  & 
// (\CPU_RISCV|Add0~18_combout ))))

	.dataa(\CPU_RISCV|Add0~18_combout ),
	.datab(\CPU_RISCV|jump_add~1_combout ),
	.datac(\CPU_RISCV|pc[13]~7_combout ),
	.datad(\CPU_RISCV|Add0~7_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|Add0~19 .lut_mask = 16'hBA8A;
defparam \CPU_RISCV|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N7
dffeas \CPU_RISCV|pc[4] (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|Add0~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SW[1]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|pc[4] .is_wysiwyg = "true";
defparam \CPU_RISCV|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|RS1~6 (
// Equation(s):
// \CPU_RISCV|RS1~6_combout  = \CPU_RISCV|pc [5] $ (!\CPU_RISCV|pc [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|pc [5]),
	.datad(\CPU_RISCV|pc [2]),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1~6 .lut_mask = 16'hF00F;
defparam \CPU_RISCV|RS1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|RS1~14 (
// Equation(s):
// \CPU_RISCV|RS1~14_combout  = ((\CPU_RISCV|pc [7]) # ((\CPU_RISCV|pc [6]) # (\CPU_RISCV|RS1~6_combout ))) # (!\CPU_RISCV|pc [4])

	.dataa(\CPU_RISCV|pc [4]),
	.datab(\CPU_RISCV|pc [7]),
	.datac(\CPU_RISCV|pc [6]),
	.datad(\CPU_RISCV|RS1~6_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|RS1~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS1~14 .lut_mask = 16'hFFFD;
defparam \CPU_RISCV|RS1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y35_N28
cycloneive_lcell_comb \CPU_RISCV|RS2[4]~35 (
// Equation(s):
// \CPU_RISCV|RS2[4]~35_combout  = (!\CPU_RISCV|RS1~14_combout  & (\imem|RAM~10_combout  & (\CPU_RISCV|pc [3] & \CPU_RISCV|pc [5])))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\imem|RAM~10_combout ),
	.datac(\CPU_RISCV|pc [3]),
	.datad(\CPU_RISCV|pc [5]),
	.cin(gnd),
	.combout(\CPU_RISCV|RS2[4]~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|RS2[4]~35 .lut_mask = 16'h4000;
defparam \CPU_RISCV|RS2[4]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N7
dffeas \CPU_RISCV|regs|rf~384 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1955_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~384 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1185 (
// Equation(s):
// \CPU_RISCV|regs|rf~1185_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~448_q ) # ((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~384_q  & !\CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~448_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~384_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1185 .lut_mask = 16'hCCB8;
defparam \CPU_RISCV|regs|rf~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y31_N17
dffeas \CPU_RISCV|regs|rf~416 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~416 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1186 (
// Equation(s):
// \CPU_RISCV|regs|rf~1186_combout  = (\CPU_RISCV|regs|rf~1185_combout  & ((\CPU_RISCV|regs|rf~480_q ) # ((!\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|regs|rf~1185_combout  & (((\CPU_RISCV|regs|rf~416_q  & \CPU_RISCV|RS2[0]~36_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1185_combout ),
	.datab(\CPU_RISCV|regs|rf~480_q ),
	.datac(\CPU_RISCV|regs|rf~416_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1186 .lut_mask = 16'hD8AA;
defparam \CPU_RISCV|regs|rf~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~320feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~320feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~320feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \CPU_RISCV|regs|rf~320 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~320 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \CPU_RISCV|regs|rf~352 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~352 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1176 (
// Equation(s):
// \CPU_RISCV|regs|rf~1176_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|RS2[0]~36_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~288_q )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~256_q )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~288_q ),
	.datac(\CPU_RISCV|regs|rf~256_q ),
	.datad(\CPU_RISCV|RS2[0]~36_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1176 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1177 (
// Equation(s):
// \CPU_RISCV|regs|rf~1177_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1176_combout  & ((\CPU_RISCV|regs|rf~352_q ))) # (!\CPU_RISCV|regs|rf~1176_combout  & (\CPU_RISCV|regs|rf~320_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1176_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~320_q ),
	.datac(\CPU_RISCV|regs|rf~352_q ),
	.datad(\CPU_RISCV|regs|rf~1176_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1177 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneive_lcell_comb \CPU_RISCV|regs|rf~96feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~96feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~96feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y29_N13
dffeas \CPU_RISCV|regs|rf~96 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~96 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y35_N17
dffeas \CPU_RISCV|regs|rf~64 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~64 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1181 (
// Equation(s):
// \CPU_RISCV|regs|rf~1181_combout  = (\imem|RAM~17_combout  & (((\imem|RAM~18_combout )))) # (!\imem|RAM~17_combout  & ((\imem|RAM~18_combout  & (\CPU_RISCV|regs|rf~32_q )) # (!\imem|RAM~18_combout  & ((\CPU_RISCV|regs|rf~0_q )))))

	.dataa(\imem|RAM~17_combout ),
	.datab(\CPU_RISCV|regs|rf~32_q ),
	.datac(\CPU_RISCV|regs|rf~0_q ),
	.datad(\imem|RAM~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1181 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y35_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1182 (
// Equation(s):
// \CPU_RISCV|regs|rf~1182_combout  = (\imem|RAM~17_combout  & ((\CPU_RISCV|regs|rf~1181_combout  & (\CPU_RISCV|regs|rf~96_q )) # (!\CPU_RISCV|regs|rf~1181_combout  & ((\CPU_RISCV|regs|rf~64_q ))))) # (!\imem|RAM~17_combout  & 
// (((\CPU_RISCV|regs|rf~1181_combout ))))

	.dataa(\imem|RAM~17_combout ),
	.datab(\CPU_RISCV|regs|rf~96_q ),
	.datac(\CPU_RISCV|regs|rf~64_q ),
	.datad(\CPU_RISCV|regs|rf~1181_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1182 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1183 (
// Equation(s):
// \CPU_RISCV|regs|rf~1183_combout  = (\imem|RAM~12_combout  & ((\CPU_RISCV|RS1~14_combout  & (\CPU_RISCV|regs|rf~0_q )) # (!\CPU_RISCV|RS1~14_combout  & ((\CPU_RISCV|regs|rf~1182_combout ))))) # (!\imem|RAM~12_combout  & (\CPU_RISCV|regs|rf~0_q ))

	.dataa(\CPU_RISCV|regs|rf~0_q ),
	.datab(\imem|RAM~12_combout ),
	.datac(\CPU_RISCV|RS1~14_combout ),
	.datad(\CPU_RISCV|regs|rf~1182_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1183 .lut_mask = 16'hAEA2;
defparam \CPU_RISCV|regs|rf~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \CPU_RISCV|regs|rf~160 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~160 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \CPU_RISCV|regs|rf~128 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~128 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1178 (
// Equation(s):
// \CPU_RISCV|regs|rf~1178_combout  = (\imem|RAM~17_combout  & ((\CPU_RISCV|regs|rf~192_q ) # ((\imem|RAM~18_combout )))) # (!\imem|RAM~17_combout  & (((\CPU_RISCV|regs|rf~128_q  & !\imem|RAM~18_combout ))))

	.dataa(\imem|RAM~17_combout ),
	.datab(\CPU_RISCV|regs|rf~192_q ),
	.datac(\CPU_RISCV|regs|rf~128_q ),
	.datad(\imem|RAM~18_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1178 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1179 (
// Equation(s):
// \CPU_RISCV|regs|rf~1179_combout  = (\CPU_RISCV|RS1~14_combout  & (\CPU_RISCV|regs|rf~128_q )) # (!\CPU_RISCV|RS1~14_combout  & ((\imem|RAM~12_combout  & ((\CPU_RISCV|regs|rf~1178_combout ))) # (!\imem|RAM~12_combout  & (\CPU_RISCV|regs|rf~128_q ))))

	.dataa(\CPU_RISCV|RS1~14_combout ),
	.datab(\CPU_RISCV|regs|rf~128_q ),
	.datac(\imem|RAM~12_combout ),
	.datad(\CPU_RISCV|regs|rf~1178_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1179 .lut_mask = 16'hDC8C;
defparam \CPU_RISCV|regs|rf~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1180 (
// Equation(s):
// \CPU_RISCV|regs|rf~1180_combout  = (\CPU_RISCV|RS2[0]~36_combout  & ((\CPU_RISCV|regs|rf~1179_combout  & (\CPU_RISCV|regs|rf~224_q )) # (!\CPU_RISCV|regs|rf~1179_combout  & ((\CPU_RISCV|regs|rf~160_q ))))) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// (((\CPU_RISCV|regs|rf~1179_combout ))))

	.dataa(\CPU_RISCV|regs|rf~224_q ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~160_q ),
	.datad(\CPU_RISCV|regs|rf~1179_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1180 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1184 (
// Equation(s):
// \CPU_RISCV|regs|rf~1184_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[3]~37_combout ) # ((\CPU_RISCV|regs|rf~1180_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (!\CPU_RISCV|RS2[3]~37_combout  & (\CPU_RISCV|regs|rf~1183_combout )))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1183_combout ),
	.datad(\CPU_RISCV|regs|rf~1180_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1184 .lut_mask = 16'hBA98;
defparam \CPU_RISCV|regs|rf~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1187 (
// Equation(s):
// \CPU_RISCV|regs|rf~1187_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1184_combout  & (\CPU_RISCV|regs|rf~1186_combout )) # (!\CPU_RISCV|regs|rf~1184_combout  & ((\CPU_RISCV|regs|rf~1177_combout ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1184_combout ))))

	.dataa(\CPU_RISCV|regs|rf~1186_combout ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~1177_combout ),
	.datad(\CPU_RISCV|regs|rf~1184_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1187 .lut_mask = 16'hBBC0;
defparam \CPU_RISCV|regs|rf~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N9
dffeas \CPU_RISCV|regs|rf~992 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|comb~261_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~992 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N21
dffeas \CPU_RISCV|regs|rf~864 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~864 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y30_N13
dffeas \CPU_RISCV|regs|rf~736 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~736 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y30_N19
dffeas \CPU_RISCV|regs|rf~608 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~608 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N18
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1195 (
// Equation(s):
// \CPU_RISCV|regs|rf~1195_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~736_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~608_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~736_q ),
	.datac(\CPU_RISCV|regs|rf~608_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1195 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y30_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1196 (
// Equation(s):
// \CPU_RISCV|regs|rf~1196_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1195_combout  & (\CPU_RISCV|regs|rf~992_q )) # (!\CPU_RISCV|regs|rf~1195_combout  & ((\CPU_RISCV|regs|rf~864_q ))))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1195_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~992_q ),
	.datac(\CPU_RISCV|regs|rf~864_q ),
	.datad(\CPU_RISCV|regs|rf~1195_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1196 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~704feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~704feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~261_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~704feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \CPU_RISCV|regs|rf~704 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~704 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y28_N27
dffeas \CPU_RISCV|regs|rf~960 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~960 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N20
cycloneive_lcell_comb \CPU_RISCV|regs|rf~832feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~832feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~832feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y28_N21
dffeas \CPU_RISCV|regs|rf~832 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~832 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N15
dffeas \CPU_RISCV|regs|rf~576 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~576 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1188 (
// Equation(s):
// \CPU_RISCV|regs|rf~1188_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~832_q ) # ((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~576_q  & !\CPU_RISCV|RS2[2]~38_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~832_q ),
	.datac(\CPU_RISCV|regs|rf~576_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1188 .lut_mask = 16'hAAD8;
defparam \CPU_RISCV|regs|rf~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N26
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1189 (
// Equation(s):
// \CPU_RISCV|regs|rf~1189_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1188_combout  & ((\CPU_RISCV|regs|rf~960_q ))) # (!\CPU_RISCV|regs|rf~1188_combout  & (\CPU_RISCV|regs|rf~704_q )))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1188_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~704_q ),
	.datac(\CPU_RISCV|regs|rf~960_q ),
	.datad(\CPU_RISCV|regs|rf~1188_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1189 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \CPU_RISCV|regs|rf~800 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1960_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~800 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N15
dffeas \CPU_RISCV|regs|rf~928 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~928 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \CPU_RISCV|regs|rf~672 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~672 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N29
dffeas \CPU_RISCV|regs|rf~544 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~544 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1190 (
// Equation(s):
// \CPU_RISCV|regs|rf~1190_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|RS2[2]~38_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|regs|rf~672_q )) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// ((\CPU_RISCV|regs|rf~544_q )))))

	.dataa(\CPU_RISCV|regs|rf~672_q ),
	.datab(\CPU_RISCV|RS2[3]~37_combout ),
	.datac(\CPU_RISCV|regs|rf~544_q ),
	.datad(\CPU_RISCV|RS2[2]~38_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1190 .lut_mask = 16'hEE30;
defparam \CPU_RISCV|regs|rf~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1191 (
// Equation(s):
// \CPU_RISCV|regs|rf~1191_combout  = (\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1190_combout  & ((\CPU_RISCV|regs|rf~928_q ))) # (!\CPU_RISCV|regs|rf~1190_combout  & (\CPU_RISCV|regs|rf~800_q )))) # (!\CPU_RISCV|RS2[3]~37_combout  & 
// (((\CPU_RISCV|regs|rf~1190_combout ))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~800_q ),
	.datac(\CPU_RISCV|regs|rf~928_q ),
	.datad(\CPU_RISCV|regs|rf~1190_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1191 .lut_mask = 16'hF588;
defparam \CPU_RISCV|regs|rf~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N28
cycloneive_lcell_comb \CPU_RISCV|regs|rf~640feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~640feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|comb~261_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~640feeder .lut_mask = 16'hF0F0;
defparam \CPU_RISCV|regs|rf~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X73_Y33_N29
dffeas \CPU_RISCV|regs|rf~640 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~640 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y33_N11
dffeas \CPU_RISCV|regs|rf~512 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~512 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N0
cycloneive_lcell_comb \CPU_RISCV|regs|rf~896feeder (
// Equation(s):
// \CPU_RISCV|regs|rf~896feeder_combout  = \CPU_RISCV|comb~261_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU_RISCV|comb~261_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~896feeder .lut_mask = 16'hFF00;
defparam \CPU_RISCV|regs|rf~896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y33_N1
dffeas \CPU_RISCV|regs|rf~896 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\CPU_RISCV|regs|rf~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|regs|rf~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~896 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y33_N15
dffeas \CPU_RISCV|regs|rf~768 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU_RISCV|comb~261_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RISCV|regs|rf~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RISCV|regs|rf~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~768 .is_wysiwyg = "true";
defparam \CPU_RISCV|regs|rf~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y33_N14
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1192 (
// Equation(s):
// \CPU_RISCV|regs|rf~1192_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~896_q ) # ((!\CPU_RISCV|RS2[3]~37_combout )))) # (!\CPU_RISCV|RS2[2]~38_combout  & (((\CPU_RISCV|regs|rf~768_q  & \CPU_RISCV|RS2[3]~37_combout ))))

	.dataa(\CPU_RISCV|regs|rf~896_q ),
	.datab(\CPU_RISCV|RS2[2]~38_combout ),
	.datac(\CPU_RISCV|regs|rf~768_q ),
	.datad(\CPU_RISCV|RS2[3]~37_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1192 .lut_mask = 16'hB8CC;
defparam \CPU_RISCV|regs|rf~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y33_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1193 (
// Equation(s):
// \CPU_RISCV|regs|rf~1193_combout  = (\CPU_RISCV|RS2[3]~37_combout  & (((\CPU_RISCV|regs|rf~1192_combout )))) # (!\CPU_RISCV|RS2[3]~37_combout  & ((\CPU_RISCV|regs|rf~1192_combout  & (\CPU_RISCV|regs|rf~640_q )) # (!\CPU_RISCV|regs|rf~1192_combout  & 
// ((\CPU_RISCV|regs|rf~512_q )))))

	.dataa(\CPU_RISCV|RS2[3]~37_combout ),
	.datab(\CPU_RISCV|regs|rf~640_q ),
	.datac(\CPU_RISCV|regs|rf~512_q ),
	.datad(\CPU_RISCV|regs|rf~1192_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1193 .lut_mask = 16'hEE50;
defparam \CPU_RISCV|regs|rf~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1194 (
// Equation(s):
// \CPU_RISCV|regs|rf~1194_combout  = (\CPU_RISCV|RS2[2]~38_combout  & (\CPU_RISCV|RS2[0]~36_combout )) # (!\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|RS2[0]~36_combout  & (\CPU_RISCV|regs|rf~1191_combout )) # (!\CPU_RISCV|RS2[0]~36_combout  & 
// ((\CPU_RISCV|regs|rf~1193_combout )))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|RS2[0]~36_combout ),
	.datac(\CPU_RISCV|regs|rf~1191_combout ),
	.datad(\CPU_RISCV|regs|rf~1193_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1194 .lut_mask = 16'hD9C8;
defparam \CPU_RISCV|regs|rf~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \CPU_RISCV|regs|rf~1197 (
// Equation(s):
// \CPU_RISCV|regs|rf~1197_combout  = (\CPU_RISCV|RS2[2]~38_combout  & ((\CPU_RISCV|regs|rf~1194_combout  & (\CPU_RISCV|regs|rf~1196_combout )) # (!\CPU_RISCV|regs|rf~1194_combout  & ((\CPU_RISCV|regs|rf~1189_combout ))))) # (!\CPU_RISCV|RS2[2]~38_combout  & 
// (((\CPU_RISCV|regs|rf~1194_combout ))))

	.dataa(\CPU_RISCV|RS2[2]~38_combout ),
	.datab(\CPU_RISCV|regs|rf~1196_combout ),
	.datac(\CPU_RISCV|regs|rf~1189_combout ),
	.datad(\CPU_RISCV|regs|rf~1194_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rf~1197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rf~1197 .lut_mask = 16'hDDA0;
defparam \CPU_RISCV|regs|rf~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \CPU_RISCV|regs|rd2[0]~9 (
// Equation(s):
// \CPU_RISCV|regs|rd2[0]~9_combout  = (\CPU_RISCV|RS2[4]~35_combout  & ((\CPU_RISCV|regs|rf~1197_combout ) # ((\CPU_RISCV|regs|rd2[0]~41_combout  & \CPU_RISCV|regs|rf~1187_combout )))) # (!\CPU_RISCV|RS2[4]~35_combout  & (\CPU_RISCV|regs|rd2[0]~41_combout  
// & (\CPU_RISCV|regs|rf~1187_combout )))

	.dataa(\CPU_RISCV|RS2[4]~35_combout ),
	.datab(\CPU_RISCV|regs|rd2[0]~41_combout ),
	.datac(\CPU_RISCV|regs|rf~1187_combout ),
	.datad(\CPU_RISCV|regs|rf~1197_combout ),
	.cin(gnd),
	.combout(\CPU_RISCV|regs|rd2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_RISCV|regs|rd2[0]~9 .lut_mask = 16'hEAC0;
defparam \CPU_RISCV|regs|rd2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N30
cycloneive_lcell_comb \dmem|RAM~32223 (
// Equation(s):
// \dmem|RAM~32223_combout  = !\CPU_RISCV|regs|rd2[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU_RISCV|regs|rd2[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~32223_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32223 .lut_mask = 16'h0F0F;
defparam \dmem|RAM~32223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y31_N31
dffeas \dmem|RAM~0 (
	.clk(\sysclk~inputclkctrl_outclk ),
	.d(\dmem|RAM~32223_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RISCV|Equal4~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem|RAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem|RAM~0 .is_wysiwyg = "true";
defparam \dmem|RAM~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N20
cycloneive_lcell_comb \dmem|RAM~32161 (
// Equation(s):
// \dmem|RAM~32161_combout  = (\SW[0]~input_o ) # ((!\video|vaddr[3]~2_combout  & !\video|vaddr[2]~0_combout ))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~32161_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32161 .lut_mask = 16'hCDCD;
defparam \dmem|RAM~32161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N18
cycloneive_lcell_comb \comb~7 (
// Equation(s):
// \comb~7_combout  = (\video|CounterX [6] & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|CounterX [6]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\comb~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb~7 .lut_mask = 16'h00F0;
defparam \comb~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N26
cycloneive_lcell_comb \comb~5 (
// Equation(s):
// \comb~5_combout  = (\video|vaddr[2]~0_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb~5 .lut_mask = 16'h00F0;
defparam \comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N10
cycloneive_lcell_comb \dmem|RAM~32162 (
// Equation(s):
// \dmem|RAM~32162_combout  = ((\comb~6_combout  & ((\comb~7_combout ))) # (!\comb~6_combout  & (!\dmem|RAM~32151_combout ))) # (!\comb~5_combout )

	.dataa(\dmem|RAM~32151_combout ),
	.datab(\comb~7_combout ),
	.datac(\comb~5_combout ),
	.datad(\comb~6_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32162_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32162 .lut_mask = 16'hCF5F;
defparam \dmem|RAM~32162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N16
cycloneive_lcell_comb \dmem|RAM~32163 (
// Equation(s):
// \dmem|RAM~32163_combout  = ((\dmem|RAM~32161_combout  & ((\dmem|RAM~32152_combout ) # (!\dmem|RAM~0_q )))) # (!\dmem|RAM~32162_combout )

	.dataa(\dmem|RAM~0_q ),
	.datab(\dmem|RAM~32161_combout ),
	.datac(\dmem|RAM~32152_combout ),
	.datad(\dmem|RAM~32162_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32163_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32163 .lut_mask = 16'hC4FF;
defparam \dmem|RAM~32163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N6
cycloneive_lcell_comb \dmem|RAM~32164 (
// Equation(s):
// \dmem|RAM~32164_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & (\dmem|RAM~32212_combout )) # (!\comb~0_combout  & ((\dmem|RAM~32163_combout )))))

	.dataa(\dmem|RAM~32212_combout ),
	.datab(\comb~1_combout ),
	.datac(\comb~0_combout ),
	.datad(\dmem|RAM~32163_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32164_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32164 .lut_mask = 16'hE3E0;
defparam \dmem|RAM~32164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N22
cycloneive_lcell_comb \dmem|RAM~32130 (
// Equation(s):
// \dmem|RAM~32130_combout  = (\video|vaddr[3]~2_combout  & (((!\video|CounterX [6] & !\video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & ((\video|CounterX [5]) # ((\video|CounterX [6]) # (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32130_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32130 .lut_mask = 16'h555E;
defparam \dmem|RAM~32130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N16
cycloneive_lcell_comb \dmem|RAM~32211 (
// Equation(s):
// \dmem|RAM~32211_combout  = (\dmem|RAM~32130_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dmem|RAM~32130_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32211_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32211 .lut_mask = 16'h00F0;
defparam \dmem|RAM~32211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N22
cycloneive_lcell_comb \dmem|RAM~32165 (
// Equation(s):
// \dmem|RAM~32165_combout  = ((\SW[0]~input_o ) # ((!\video|vaddr[2]~0_combout  & \dmem|RAM~32156_combout ))) # (!\video|vaddr[3]~2_combout )

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~32156_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32165_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32165 .lut_mask = 16'hF7F5;
defparam \dmem|RAM~32165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N20
cycloneive_lcell_comb \dmem|RAM~32166 (
// Equation(s):
// \dmem|RAM~32166_combout  = (\comb~1_combout  & ((\dmem|RAM~32164_combout  & ((!\dmem|RAM~32165_combout ))) # (!\dmem|RAM~32164_combout  & (\dmem|RAM~32211_combout )))) # (!\comb~1_combout  & (\dmem|RAM~32164_combout ))

	.dataa(\comb~1_combout ),
	.datab(\dmem|RAM~32164_combout ),
	.datac(\dmem|RAM~32211_combout ),
	.datad(\dmem|RAM~32165_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32166_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32166 .lut_mask = 16'h64EC;
defparam \dmem|RAM~32166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N2
cycloneive_lcell_comb \dmem|RAM~32167 (
// Equation(s):
// \dmem|RAM~32167_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\dmem|RAM~32160_combout )) # (!\comb~3_combout  & ((\dmem|RAM~32166_combout )))))

	.dataa(\comb~2_combout ),
	.datab(\dmem|RAM~32160_combout ),
	.datac(\comb~3_combout ),
	.datad(\dmem|RAM~32166_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32167_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32167 .lut_mask = 16'hE5E0;
defparam \dmem|RAM~32167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N12
cycloneive_lcell_comb \dmem|RAM~32086 (
// Equation(s):
// \dmem|RAM~32086_combout  = (\video|CounterX [6] & (\video|vaddr[3]~2_combout  & ((\video|CounterX [5]) # (\video|vaddr[2]~0_combout )))) # (!\video|CounterX [6] & (!\video|CounterX [5] & ((\video|vaddr[3]~2_combout ) # (\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32086_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32086 .lut_mask = 16'h8B82;
defparam \dmem|RAM~32086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N18
cycloneive_lcell_comb \dmem|RAM~32084 (
// Equation(s):
// \dmem|RAM~32084_combout  = (\video|vaddr[4]~4_combout  & ((\dmem|RAM~32086_combout ))) # (!\video|vaddr[4]~4_combout  & (\video|vaddr[3]~2_combout ))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[4]~4_combout ),
	.datac(gnd),
	.datad(\dmem|RAM~32086_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32084_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32084 .lut_mask = 16'hEE22;
defparam \dmem|RAM~32084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N10
cycloneive_lcell_comb \dmem|RAM~32221 (
// Equation(s):
// \dmem|RAM~32221_combout  = (\video|CounterX [6] & ((\video|vaddr[3]~2_combout  & (\video|vaddr[2]~0_combout )) # (!\video|vaddr[3]~2_combout  & (!\video|vaddr[2]~0_combout  & \video|vaddr[4]~4_combout )))) # (!\video|CounterX [6] & 
// ((\video|vaddr[2]~0_combout  & (!\video|vaddr[3]~2_combout  & \video|vaddr[4]~4_combout )) # (!\video|vaddr[2]~0_combout  & ((!\video|vaddr[4]~4_combout )))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\video|vaddr[4]~4_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32221_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32221 .lut_mask = 16'h9483;
defparam \dmem|RAM~32221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N4
cycloneive_lcell_comb \dmem|RAM~32222 (
// Equation(s):
// \dmem|RAM~32222_combout  = (\video|vaddr[3]~2_combout  & ((\video|vaddr[2]~0_combout  & ((\video|CounterX [5]) # (\dmem|RAM~32221_combout ))) # (!\video|vaddr[2]~0_combout  & (\video|CounterX [5] & \dmem|RAM~32221_combout )))) # 
// (!\video|vaddr[3]~2_combout  & (((\dmem|RAM~32221_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|CounterX [5]),
	.datad(\dmem|RAM~32221_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32222_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32222 .lut_mask = 16'hFD80;
defparam \dmem|RAM~32222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N24
cycloneive_lcell_comb \dmem|RAM~32204 (
// Equation(s):
// \dmem|RAM~32204_combout  = (!\SW[0]~input_o  & ((\video|vaddr[5]~6_combout  & ((\dmem|RAM~32222_combout ))) # (!\video|vaddr[5]~6_combout  & (\dmem|RAM~32084_combout ))))

	.dataa(\video|vaddr[5]~6_combout ),
	.datab(\dmem|RAM~32084_combout ),
	.datac(\dmem|RAM~32222_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32204_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32204 .lut_mask = 16'h00E4;
defparam \dmem|RAM~32204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N28
cycloneive_lcell_comb \dmem|RAM~32217 (
// Equation(s):
// \dmem|RAM~32217_combout  = (\video|CounterX [6] & ((\video|vaddr[2]~0_combout ) # ((\video|vaddr[4]~4_combout ) # (!\video|CounterX [5])))) # (!\video|CounterX [6] & (\video|vaddr[2]~0_combout  $ ((!\video|vaddr[4]~4_combout ))))

	.dataa(\video|CounterX [6]),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[4]~4_combout ),
	.datad(\video|CounterX [5]),
	.cin(gnd),
	.combout(\dmem|RAM~32217_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32217 .lut_mask = 16'hE9EB;
defparam \dmem|RAM~32217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N22
cycloneive_lcell_comb \dmem|RAM~32218 (
// Equation(s):
// \dmem|RAM~32218_combout  = (\dmem|RAM~32217_combout ) # ((\video|vaddr[5]~6_combout  & (!\video|vaddr[2]~0_combout )) # (!\video|vaddr[5]~6_combout  & (\video|vaddr[2]~0_combout  & !\video|vaddr[4]~4_combout )))

	.dataa(\video|vaddr[5]~6_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[4]~4_combout ),
	.datad(\dmem|RAM~32217_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32218_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32218 .lut_mask = 16'hFF26;
defparam \dmem|RAM~32218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N24
cycloneive_lcell_comb \dmem|RAM~32219 (
// Equation(s):
// \dmem|RAM~32219_combout  = (\video|CounterX [5] & ((\video|vaddr[4]~4_combout  & ((!\video|vaddr[5]~6_combout ))) # (!\video|vaddr[4]~4_combout  & (\video|vaddr[2]~0_combout  & \video|vaddr[5]~6_combout )))) # (!\video|CounterX [5] & 
// (\video|vaddr[4]~4_combout  $ (\video|vaddr[2]~0_combout  $ (!\video|vaddr[5]~6_combout ))))

	.dataa(\video|CounterX [5]),
	.datab(\video|vaddr[4]~4_combout ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\video|vaddr[5]~6_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32219_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32219 .lut_mask = 16'h34C9;
defparam \dmem|RAM~32219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N26
cycloneive_lcell_comb \dmem|RAM~32220 (
// Equation(s):
// \dmem|RAM~32220_combout  = (\dmem|RAM~32219_combout ) # (\video|CounterX [6] $ (((!\video|vaddr[2]~0_combout  & \video|vaddr[4]~4_combout ))))

	.dataa(\video|CounterX [6]),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\video|vaddr[4]~4_combout ),
	.datad(\dmem|RAM~32219_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32220_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32220 .lut_mask = 16'hFF9A;
defparam \dmem|RAM~32220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N30
cycloneive_lcell_comb \dmem|RAM~32205 (
// Equation(s):
// \dmem|RAM~32205_combout  = (\SW[0]~input_o ) # ((\video|vaddr[3]~2_combout  & (\dmem|RAM~32218_combout )) # (!\video|vaddr[3]~2_combout  & ((\dmem|RAM~32220_combout ))))

	.dataa(\dmem|RAM~32218_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~32220_combout ),
	.datad(\video|vaddr[3]~2_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32205_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32205 .lut_mask = 16'hEEFC;
defparam \dmem|RAM~32205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N28
cycloneive_lcell_comb \dmem|RAM~32168 (
// Equation(s):
// \dmem|RAM~32168_combout  = (\comb~2_combout  & ((\dmem|RAM~32167_combout  & ((\dmem|RAM~32205_combout ))) # (!\dmem|RAM~32167_combout  & (\dmem|RAM~32204_combout )))) # (!\comb~2_combout  & (\dmem|RAM~32167_combout ))

	.dataa(\comb~2_combout ),
	.datab(\dmem|RAM~32167_combout ),
	.datac(\dmem|RAM~32204_combout ),
	.datad(\dmem|RAM~32205_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32168_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32168 .lut_mask = 16'hEC64;
defparam \dmem|RAM~32168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N28
cycloneive_lcell_comb \dmem|RAM~32153 (
// Equation(s):
// \dmem|RAM~32153_combout  = (\video|vaddr[3]~2_combout  & (!\dmem|RAM~32152_combout  & (!\video|vaddr[2]~0_combout ))) # (!\video|vaddr[3]~2_combout  & (((\video|vaddr[2]~0_combout  & !\dmem|RAM~32151_combout ))))

	.dataa(\dmem|RAM~32152_combout ),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\dmem|RAM~32151_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32153_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32153 .lut_mask = 16'h0434;
defparam \dmem|RAM~32153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N26
cycloneive_lcell_comb \dmem|RAM~32200 (
// Equation(s):
// \dmem|RAM~32200_combout  = (!\SW[0]~input_o  & ((\video|vaddr[5]~6_combout ) # ((\dmem|RAM~32153_combout  & !\video|vaddr[4]~4_combout ))))

	.dataa(\dmem|RAM~32153_combout ),
	.datab(\video|vaddr[4]~4_combout ),
	.datac(\video|vaddr[5]~6_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32200_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32200 .lut_mask = 16'h00F2;
defparam \dmem|RAM~32200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N30
cycloneive_lcell_comb \dmem|RAM~32127 (
// Equation(s):
// \dmem|RAM~32127_combout  = (\video|CounterX [6] & (((!\video|vaddr[3]~2_combout  & !\video|CounterX [5])) # (!\video|vaddr[2]~0_combout ))) # (!\video|CounterX [6] & (!\video|vaddr[3]~2_combout ))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32127_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32127 .lut_mask = 16'h15DD;
defparam \dmem|RAM~32127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N16
cycloneive_lcell_comb \dmem|RAM~32210 (
// Equation(s):
// \dmem|RAM~32210_combout  = (\dmem|RAM~32127_combout ) # (\SW[0]~input_o )

	.dataa(\dmem|RAM~32127_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32210_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32210 .lut_mask = 16'hFFAA;
defparam \dmem|RAM~32210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N8
cycloneive_lcell_comb \dmem|RAM~32150 (
// Equation(s):
// \dmem|RAM~32150_combout  = (\video|vaddr[5]~6_combout  & (!\video|vaddr[4]~4_combout  & !\SW[0]~input_o ))

	.dataa(\video|vaddr[5]~6_combout ),
	.datab(\video|vaddr[4]~4_combout ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32150_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32150 .lut_mask = 16'h0022;
defparam \dmem|RAM~32150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N20
cycloneive_lcell_comb \video|vaddr[8]~12 (
// Equation(s):
// \video|vaddr[8]~12_combout  = !\video|vaddr[7]~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\video|vaddr[7]~11 ),
	.combout(\video|vaddr[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \video|vaddr[8]~12 .lut_mask = 16'h0F0F;
defparam \video|vaddr[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N16
cycloneive_lcell_comb \video|VGA_R[4]~0 (
// Equation(s):
// \video|VGA_R[4]~0_combout  = (!\video|vaddr[7]~10_combout  & (!\SW[0]~input_o  & (!\video|vaddr[6]~8_combout  & \video|vaddr[8]~12_combout )))

	.dataa(\video|vaddr[7]~10_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\video|vaddr[6]~8_combout ),
	.datad(\video|vaddr[8]~12_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[4]~0 .lut_mask = 16'h0100;
defparam \video|VGA_R[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N22
cycloneive_lcell_comb \video|VGA_R[4]~1 (
// Equation(s):
// \video|VGA_R[4]~1_combout  = (\video|VGA_R[4]~0_combout  & (((\dmem|RAM~32210_combout  & \dmem|RAM~32150_combout )) # (!\dmem|RAM~32200_combout )))

	.dataa(\dmem|RAM~32200_combout ),
	.datab(\dmem|RAM~32210_combout ),
	.datac(\dmem|RAM~32150_combout ),
	.datad(\video|VGA_R[4]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[4]~1 .lut_mask = 16'hD500;
defparam \video|VGA_R[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N28
cycloneive_lcell_comb \comb~4 (
// Equation(s):
// \comb~4_combout  = (!\SW[0]~input_o  & \video|vaddr[8]~12_combout )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\video|vaddr[8]~12_combout ),
	.cin(gnd),
	.combout(\comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb~4 .lut_mask = 16'h3300;
defparam \comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N14
cycloneive_lcell_comb \video|VGA_R[4]~2 (
// Equation(s):
// \video|VGA_R[4]~2_combout  = (\video|inDisplayArea~q  & ((\video|VGA_R[4]~1_combout ) # ((\dmem|RAM~32168_combout  & !\comb~4_combout ))))

	.dataa(\video|inDisplayArea~q ),
	.datab(\dmem|RAM~32168_combout ),
	.datac(\video|VGA_R[4]~1_combout ),
	.datad(\comb~4_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[4]~2 .lut_mask = 16'hA0A8;
defparam \video|VGA_R[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N18
cycloneive_lcell_comb \dmem|RAM~32169 (
// Equation(s):
// \dmem|RAM~32169_combout  = ((\dmem|RAM~32161_combout  & ((\dmem|RAM~32152_combout ) # (!\dmem|RAM~1_q )))) # (!\dmem|RAM~32162_combout )

	.dataa(\dmem|RAM~1_q ),
	.datab(\dmem|RAM~32161_combout ),
	.datac(\dmem|RAM~32152_combout ),
	.datad(\dmem|RAM~32162_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32169_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32169 .lut_mask = 16'hC4FF;
defparam \dmem|RAM~32169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N4
cycloneive_lcell_comb \dmem|RAM~32170 (
// Equation(s):
// \dmem|RAM~32170_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\dmem|RAM~32212_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & ((\dmem|RAM~32169_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\dmem|RAM~32212_combout ),
	.datad(\dmem|RAM~32169_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32170_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32170 .lut_mask = 16'hB9A8;
defparam \dmem|RAM~32170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N16
cycloneive_lcell_comb \dmem|RAM~32171 (
// Equation(s):
// \dmem|RAM~32171_combout  = (\comb~1_combout  & ((\dmem|RAM~32170_combout  & ((!\dmem|RAM~32165_combout ))) # (!\dmem|RAM~32170_combout  & (\dmem|RAM~32211_combout )))) # (!\comb~1_combout  & (\dmem|RAM~32170_combout ))

	.dataa(\comb~1_combout ),
	.datab(\dmem|RAM~32170_combout ),
	.datac(\dmem|RAM~32211_combout ),
	.datad(\dmem|RAM~32165_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32171_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32171 .lut_mask = 16'h64EC;
defparam \dmem|RAM~32171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N26
cycloneive_lcell_comb \dmem|RAM~32172 (
// Equation(s):
// \dmem|RAM~32172_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & (\dmem|RAM~32204_combout )) # (!\comb~2_combout  & ((\dmem|RAM~32171_combout )))))

	.dataa(\comb~3_combout ),
	.datab(\dmem|RAM~32204_combout ),
	.datac(\comb~2_combout ),
	.datad(\dmem|RAM~32171_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32172_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32172 .lut_mask = 16'hE5E0;
defparam \dmem|RAM~32172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N4
cycloneive_lcell_comb \dmem|RAM~32173 (
// Equation(s):
// \dmem|RAM~32173_combout  = (\comb~3_combout  & ((\dmem|RAM~32172_combout  & ((\dmem|RAM~32205_combout ))) # (!\dmem|RAM~32172_combout  & (\dmem|RAM~32160_combout )))) # (!\comb~3_combout  & (((\dmem|RAM~32172_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\dmem|RAM~32160_combout ),
	.datac(\dmem|RAM~32172_combout ),
	.datad(\dmem|RAM~32205_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32173_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32173 .lut_mask = 16'hF858;
defparam \dmem|RAM~32173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N10
cycloneive_lcell_comb \video|VGA_R[5]~3 (
// Equation(s):
// \video|VGA_R[5]~3_combout  = (\video|inDisplayArea~q  & ((\video|VGA_R[4]~1_combout ) # ((\dmem|RAM~32173_combout  & !\comb~4_combout ))))

	.dataa(\video|inDisplayArea~q ),
	.datab(\dmem|RAM~32173_combout ),
	.datac(\video|VGA_R[4]~1_combout ),
	.datad(\comb~4_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[5]~3 .lut_mask = 16'hA0A8;
defparam \video|VGA_R[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N12
cycloneive_lcell_comb \dmem|RAM~32178 (
// Equation(s):
// \dmem|RAM~32178_combout  = ((\dmem|RAM~32161_combout  & ((\dmem|RAM~32152_combout ) # (!\dmem|RAM~2_q )))) # (!\dmem|RAM~32162_combout )

	.dataa(\dmem|RAM~2_q ),
	.datab(\dmem|RAM~32161_combout ),
	.datac(\dmem|RAM~32152_combout ),
	.datad(\dmem|RAM~32162_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32178_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32178 .lut_mask = 16'hC4FF;
defparam \dmem|RAM~32178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N26
cycloneive_lcell_comb \dmem|RAM~32179 (
// Equation(s):
// \dmem|RAM~32179_combout  = (\comb~0_combout  & ((\comb~1_combout ) # ((\dmem|RAM~32212_combout )))) # (!\comb~0_combout  & (!\comb~1_combout  & ((\dmem|RAM~32178_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\dmem|RAM~32212_combout ),
	.datad(\dmem|RAM~32178_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32179_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32179 .lut_mask = 16'hB9A8;
defparam \dmem|RAM~32179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N24
cycloneive_lcell_comb \dmem|RAM~32180 (
// Equation(s):
// \dmem|RAM~32180_combout  = (\dmem|RAM~32179_combout  & (((!\comb~1_combout )) # (!\dmem|RAM~32165_combout ))) # (!\dmem|RAM~32179_combout  & (((\comb~1_combout  & \dmem|RAM~32211_combout ))))

	.dataa(\dmem|RAM~32179_combout ),
	.datab(\dmem|RAM~32165_combout ),
	.datac(\comb~1_combout ),
	.datad(\dmem|RAM~32211_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32180_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32180 .lut_mask = 16'h7A2A;
defparam \dmem|RAM~32180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N30
cycloneive_lcell_comb \dmem|RAM~32181 (
// Equation(s):
// \dmem|RAM~32181_combout  = (\comb~2_combout  & (((\comb~3_combout )))) # (!\comb~2_combout  & ((\comb~3_combout  & (\dmem|RAM~32160_combout )) # (!\comb~3_combout  & ((\dmem|RAM~32180_combout )))))

	.dataa(\comb~2_combout ),
	.datab(\dmem|RAM~32160_combout ),
	.datac(\comb~3_combout ),
	.datad(\dmem|RAM~32180_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32181_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32181 .lut_mask = 16'hE5E0;
defparam \dmem|RAM~32181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N10
cycloneive_lcell_comb \dmem|RAM~32197 (
// Equation(s):
// \dmem|RAM~32197_combout  = (!\video|vaddr[3]~2_combout  & (!\SW[0]~input_o  & (\video|vaddr[2]~0_combout  $ (\video|CounterX [6]))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~32197_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32197 .lut_mask = 16'h0104;
defparam \dmem|RAM~32197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N16
cycloneive_lcell_comb \dmem|RAM~32201 (
// Equation(s):
// \dmem|RAM~32201_combout  = ((\video|CounterX [6]) # (\SW[0]~input_o )) # (!\video|CounterX [5])

	.dataa(gnd),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32201_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32201 .lut_mask = 16'hFFF3;
defparam \dmem|RAM~32201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N28
cycloneive_lcell_comb \dmem|RAM~32175 (
// Equation(s):
// \dmem|RAM~32175_combout  = (\comb~6_combout  & ((\comb~5_combout  & ((\dmem|RAM~32201_combout ))) # (!\comb~5_combout  & (!\dmem|RAM~32151_combout ))))

	.dataa(\dmem|RAM~32151_combout ),
	.datab(\dmem|RAM~32201_combout ),
	.datac(\comb~5_combout ),
	.datad(\comb~6_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32175_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32175 .lut_mask = 16'hC500;
defparam \dmem|RAM~32175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N8
cycloneive_lcell_comb \dmem|RAM~32196 (
// Equation(s):
// \dmem|RAM~32196_combout  = (\SW[0]~input_o ) # ((\video|vaddr[3]~2_combout  & (\video|vaddr[2]~0_combout  & \video|CounterX [6])) # (!\video|vaddr[3]~2_combout  & (!\video|vaddr[2]~0_combout  & !\video|CounterX [6])))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~32196_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32196 .lut_mask = 16'hF8F1;
defparam \dmem|RAM~32196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N30
cycloneive_lcell_comb \dmem|RAM~32176 (
// Equation(s):
// \dmem|RAM~32176_combout  = (\comb~1_combout  & (\comb~0_combout )) # (!\comb~1_combout  & ((\comb~0_combout  & (\dmem|RAM~32196_combout )) # (!\comb~0_combout  & ((\comb~6_combout )))))

	.dataa(\comb~1_combout ),
	.datab(\comb~0_combout ),
	.datac(\dmem|RAM~32196_combout ),
	.datad(\comb~6_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32176_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32176 .lut_mask = 16'hD9C8;
defparam \dmem|RAM~32176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N20
cycloneive_lcell_comb \dmem|RAM~32177 (
// Equation(s):
// \dmem|RAM~32177_combout  = (\dmem|RAM~32176_combout  & ((\dmem|RAM~32197_combout ) # ((!\comb~1_combout )))) # (!\dmem|RAM~32176_combout  & (((\dmem|RAM~32175_combout  & \comb~1_combout ))))

	.dataa(\dmem|RAM~32197_combout ),
	.datab(\dmem|RAM~32175_combout ),
	.datac(\dmem|RAM~32176_combout ),
	.datad(\comb~1_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32177_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32177 .lut_mask = 16'hACF0;
defparam \dmem|RAM~32177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N6
cycloneive_lcell_comb \dmem|RAM~32202 (
// Equation(s):
// \dmem|RAM~32202_combout  = (\video|CounterX [6] & (\video|vaddr[3]~2_combout  & (\video|vaddr[2]~0_combout  & !\SW[0]~input_o )))

	.dataa(\video|CounterX [6]),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32202_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32202 .lut_mask = 16'h0080;
defparam \dmem|RAM~32202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N20
cycloneive_lcell_comb \dmem|RAM~32203 (
// Equation(s):
// \dmem|RAM~32203_combout  = (\SW[0]~input_o  & (\dmem|RAM~32151_combout )) # (!\SW[0]~input_o  & ((\video|vaddr[2]~0_combout  & ((\video|vaddr[3]~2_combout ))) # (!\video|vaddr[2]~0_combout  & (\dmem|RAM~32151_combout  & !\video|vaddr[3]~2_combout ))))

	.dataa(\dmem|RAM~32151_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\video|vaddr[3]~2_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32203_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32203 .lut_mask = 16'hB88A;
defparam \dmem|RAM~32203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N30
cycloneive_lcell_comb \dmem|RAM~32121 (
// Equation(s):
// \dmem|RAM~32121_combout  = (\video|vaddr[2]~0_combout  & (\video|CounterX [6] $ (((\video|vaddr[3]~2_combout ))))) # (!\video|vaddr[2]~0_combout  & ((\video|CounterX [5] & (!\video|CounterX [6])) # (!\video|CounterX [5] & ((\video|vaddr[3]~2_combout )))))

	.dataa(\video|CounterX [6]),
	.datab(\video|CounterX [5]),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\video|vaddr[3]~2_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32121_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32121 .lut_mask = 16'h57A4;
defparam \dmem|RAM~32121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N4
cycloneive_lcell_comb \dmem|RAM~32208 (
// Equation(s):
// \dmem|RAM~32208_combout  = (\dmem|RAM~32121_combout  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dmem|RAM~32121_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32208_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32208 .lut_mask = 16'h00F0;
defparam \dmem|RAM~32208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N14
cycloneive_lcell_comb \dmem|RAM~32182 (
// Equation(s):
// \dmem|RAM~32182_combout  = (\comb~7_combout  & (!\video|vaddr[2]~0_combout  & ((\video|vaddr[3]~2_combout ) # (!\video|CounterX [5]))))

	.dataa(\comb~7_combout ),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\video|CounterX [5]),
	.cin(gnd),
	.combout(\dmem|RAM~32182_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32182 .lut_mask = 16'h080A;
defparam \dmem|RAM~32182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N8
cycloneive_lcell_comb \dmem|RAM~32198 (
// Equation(s):
// \dmem|RAM~32198_combout  = (\dmem|RAM~32182_combout ) # ((\video|vaddr[2]~0_combout  & (!\SW[0]~input_o  & \video|vaddr[3]~2_combout )))

	.dataa(\video|vaddr[2]~0_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\dmem|RAM~32182_combout ),
	.datad(\video|vaddr[3]~2_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32198_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32198 .lut_mask = 16'hF2F0;
defparam \dmem|RAM~32198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N24
cycloneive_lcell_comb \dmem|RAM~32183 (
// Equation(s):
// \dmem|RAM~32183_combout  = (\comb~0_combout  & (\comb~1_combout )) # (!\comb~0_combout  & ((\comb~1_combout  & ((\dmem|RAM~32198_combout ))) # (!\comb~1_combout  & (\dmem|RAM~32208_combout ))))

	.dataa(\comb~0_combout ),
	.datab(\comb~1_combout ),
	.datac(\dmem|RAM~32208_combout ),
	.datad(\dmem|RAM~32198_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32183_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32183 .lut_mask = 16'hDC98;
defparam \dmem|RAM~32183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y30_N22
cycloneive_lcell_comb \dmem|RAM~32184 (
// Equation(s):
// \dmem|RAM~32184_combout  = (\comb~0_combout  & ((\dmem|RAM~32183_combout  & ((\dmem|RAM~32203_combout ))) # (!\dmem|RAM~32183_combout  & (\dmem|RAM~32202_combout )))) # (!\comb~0_combout  & (((\dmem|RAM~32183_combout ))))

	.dataa(\dmem|RAM~32202_combout ),
	.datab(\dmem|RAM~32203_combout ),
	.datac(\comb~0_combout ),
	.datad(\dmem|RAM~32183_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32184_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32184 .lut_mask = 16'hCFA0;
defparam \dmem|RAM~32184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N8
cycloneive_lcell_comb \dmem|RAM~32185 (
// Equation(s):
// \dmem|RAM~32185_combout  = (\dmem|RAM~32181_combout  & (((\dmem|RAM~32184_combout ) # (!\comb~2_combout )))) # (!\dmem|RAM~32181_combout  & (\dmem|RAM~32177_combout  & (\comb~2_combout )))

	.dataa(\dmem|RAM~32181_combout ),
	.datab(\dmem|RAM~32177_combout ),
	.datac(\comb~2_combout ),
	.datad(\dmem|RAM~32184_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32185_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32185 .lut_mask = 16'hEA4A;
defparam \dmem|RAM~32185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N2
cycloneive_lcell_comb \dmem|RAM~32118 (
// Equation(s):
// \dmem|RAM~32118_combout  = (\video|vaddr[3]~2_combout  & (((\video|CounterX [5] & !\video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & (((\video|CounterX [5]) # (!\video|vaddr[2]~0_combout )) # (!\video|CounterX [6])))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32118_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32118 .lut_mask = 16'h51F5;
defparam \dmem|RAM~32118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N20
cycloneive_lcell_comb \dmem|RAM~32207 (
// Equation(s):
// \dmem|RAM~32207_combout  = (\SW[0]~input_o ) # (\dmem|RAM~32118_combout )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\dmem|RAM~32118_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32207_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32207 .lut_mask = 16'hFFAA;
defparam \dmem|RAM~32207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y29_N0
cycloneive_lcell_comb \video|VGA_R[6]~4 (
// Equation(s):
// \video|VGA_R[6]~4_combout  = (\video|VGA_R[4]~0_combout  & (((\dmem|RAM~32207_combout  & \dmem|RAM~32150_combout )) # (!\dmem|RAM~32200_combout )))

	.dataa(\dmem|RAM~32200_combout ),
	.datab(\dmem|RAM~32207_combout ),
	.datac(\dmem|RAM~32150_combout ),
	.datad(\video|VGA_R[4]~0_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[6]~4 .lut_mask = 16'hD500;
defparam \video|VGA_R[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N22
cycloneive_lcell_comb \video|VGA_R[6]~5 (
// Equation(s):
// \video|VGA_R[6]~5_combout  = (\video|inDisplayArea~q  & ((\video|VGA_R[6]~4_combout ) # ((\dmem|RAM~32185_combout  & !\comb~4_combout ))))

	.dataa(\video|inDisplayArea~q ),
	.datab(\dmem|RAM~32185_combout ),
	.datac(\video|VGA_R[6]~4_combout ),
	.datad(\comb~4_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[6]~5 .lut_mask = 16'hA0A8;
defparam \video|VGA_R[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N12
cycloneive_lcell_comb \dmem|RAM~32174 (
// Equation(s):
// \dmem|RAM~32174_combout  = (\video|CounterX [5] & !\SW[0]~input_o )

	.dataa(\video|CounterX [5]),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~32174_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32174 .lut_mask = 16'h0A0A;
defparam \dmem|RAM~32174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y31_N2
cycloneive_lcell_comb \dmem|RAM~32186 (
// Equation(s):
// \dmem|RAM~32186_combout  = (\comb~6_combout  & (((\dmem|RAM~32152_combout )))) # (!\comb~6_combout  & (((!\video|vaddr[2]~0_combout )) # (!\dmem|RAM~32174_combout )))

	.dataa(\dmem|RAM~32174_combout ),
	.datab(\comb~6_combout ),
	.datac(\video|vaddr[2]~0_combout ),
	.datad(\dmem|RAM~32152_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32186_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32186 .lut_mask = 16'hDF13;
defparam \dmem|RAM~32186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N0
cycloneive_lcell_comb \dmem|RAM~32187 (
// Equation(s):
// \dmem|RAM~32187_combout  = ((\SW[0]~input_o ) # ((!\video|vaddr[2]~0_combout  & !\video|CounterX [6]))) # (!\video|vaddr[3]~2_combout )

	.dataa(\video|vaddr[2]~0_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32187_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32187 .lut_mask = 16'hFF1F;
defparam \dmem|RAM~32187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N18
cycloneive_lcell_comb \dmem|RAM~32188 (
// Equation(s):
// \dmem|RAM~32188_combout  = (\comb~3_combout  & ((\comb~2_combout ) # ((\dmem|RAM~32186_combout )))) # (!\comb~3_combout  & (!\comb~2_combout  & ((\dmem|RAM~32187_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\comb~2_combout ),
	.datac(\dmem|RAM~32186_combout ),
	.datad(\dmem|RAM~32187_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32188_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32188 .lut_mask = 16'hB9A8;
defparam \dmem|RAM~32188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N12
cycloneive_lcell_comb \dmem|RAM~32189 (
// Equation(s):
// \dmem|RAM~32189_combout  = (\comb~2_combout  & ((\dmem|RAM~32188_combout  & ((\dmem|RAM~32198_combout ))) # (!\dmem|RAM~32188_combout  & (\dmem|RAM~32175_combout )))) # (!\comb~2_combout  & (((\dmem|RAM~32188_combout ))))

	.dataa(\comb~2_combout ),
	.datab(\dmem|RAM~32175_combout ),
	.datac(\dmem|RAM~32188_combout ),
	.datad(\dmem|RAM~32198_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32189_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32189 .lut_mask = 16'hF858;
defparam \dmem|RAM~32189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N30
cycloneive_lcell_comb \dmem|RAM~32147 (
// Equation(s):
// \dmem|RAM~32147_combout  = (\video|vaddr[3]~2_combout  & ((\video|CounterX [5] & ((\video|vaddr[2]~0_combout ) # (!\video|CounterX [6]))) # (!\video|CounterX [5] & ((\video|CounterX [6]) # (!\video|vaddr[2]~0_combout ))))) # (!\video|vaddr[3]~2_combout  & 
// (((!\video|CounterX [6] & \video|vaddr[2]~0_combout )) # (!\video|CounterX [5])))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32147_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32147 .lut_mask = 16'hBD3B;
defparam \dmem|RAM~32147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N28
cycloneive_lcell_comb \dmem|RAM~32214 (
// Equation(s):
// \dmem|RAM~32214_combout  = (\dmem|RAM~32147_combout ) # (\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\dmem|RAM~32147_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32214_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32214 .lut_mask = 16'hFFF0;
defparam \dmem|RAM~32214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N22
cycloneive_lcell_comb \dmem|RAM~32190 (
// Equation(s):
// \dmem|RAM~32190_combout  = ((\SW[0]~input_o ) # ((!\video|vaddr[3]~2_combout  & !\dmem|RAM~32151_combout ))) # (!\video|vaddr[2]~0_combout )

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|vaddr[2]~0_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~32151_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32190_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32190 .lut_mask = 16'hF3F7;
defparam \dmem|RAM~32190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N24
cycloneive_lcell_comb \dmem|RAM~32191 (
// Equation(s):
// \dmem|RAM~32191_combout  = ((\dmem|RAM~32161_combout  & ((\dmem|RAM~32152_combout ) # (!\dmem|RAM~3_q )))) # (!\dmem|RAM~32190_combout )

	.dataa(\dmem|RAM~32190_combout ),
	.datab(\dmem|RAM~32161_combout ),
	.datac(\dmem|RAM~32152_combout ),
	.datad(\dmem|RAM~3_q ),
	.cin(gnd),
	.combout(\dmem|RAM~32191_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32191 .lut_mask = 16'hD5DD;
defparam \dmem|RAM~32191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N8
cycloneive_lcell_comb \dmem|RAM~32199 (
// Equation(s):
// \dmem|RAM~32199_combout  = (((\video|vaddr[3]~2_combout ) # (\SW[0]~input_o )) # (!\video|CounterX [6])) # (!\video|vaddr[2]~0_combout )

	.dataa(\video|vaddr[2]~0_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32199_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32199 .lut_mask = 16'hFFF7;
defparam \dmem|RAM~32199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N4
cycloneive_lcell_comb \dmem|RAM~32192 (
// Equation(s):
// \dmem|RAM~32192_combout  = (\comb~3_combout  & (((\comb~2_combout )))) # (!\comb~3_combout  & ((\comb~2_combout  & ((\dmem|RAM~32199_combout ))) # (!\comb~2_combout  & (\dmem|RAM~32191_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\dmem|RAM~32191_combout ),
	.datac(\dmem|RAM~32199_combout ),
	.datad(\comb~2_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32192_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32192 .lut_mask = 16'hFA44;
defparam \dmem|RAM~32192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N10
cycloneive_lcell_comb \dmem|RAM~32124 (
// Equation(s):
// \dmem|RAM~32124_combout  = (\video|CounterX [6] & (\video|vaddr[3]~2_combout  $ (((\video|vaddr[2]~0_combout ))))) # (!\video|CounterX [6] & ((\video|vaddr[3]~2_combout ) # ((\video|CounterX [5] & !\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[3]~2_combout ),
	.datab(\video|CounterX [5]),
	.datac(\video|CounterX [6]),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32124_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32124 .lut_mask = 16'h5AAE;
defparam \dmem|RAM~32124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N12
cycloneive_lcell_comb \dmem|RAM~32209 (
// Equation(s):
// \dmem|RAM~32209_combout  = (\dmem|RAM~32124_combout  & !\SW[0]~input_o )

	.dataa(\dmem|RAM~32124_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\dmem|RAM~32209_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32209 .lut_mask = 16'h00AA;
defparam \dmem|RAM~32209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y31_N14
cycloneive_lcell_comb \dmem|RAM~32193 (
// Equation(s):
// \dmem|RAM~32193_combout  = (\comb~3_combout  & ((\dmem|RAM~32192_combout  & ((\dmem|RAM~32209_combout ))) # (!\dmem|RAM~32192_combout  & (\dmem|RAM~32214_combout )))) # (!\comb~3_combout  & (((\dmem|RAM~32192_combout ))))

	.dataa(\comb~3_combout ),
	.datab(\dmem|RAM~32214_combout ),
	.datac(\dmem|RAM~32192_combout ),
	.datad(\dmem|RAM~32209_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32193_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32193 .lut_mask = 16'hF858;
defparam \dmem|RAM~32193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N20
cycloneive_lcell_comb \dmem|RAM~32215 (
// Equation(s):
// \dmem|RAM~32215_combout  = (\video|CounterX [5] & ((\video|CounterX [6]) # (\video|vaddr[6]~8_combout  $ (\video|vaddr[3]~2_combout )))) # (!\video|CounterX [5] & (\video|vaddr[3]~2_combout  $ (((\video|vaddr[6]~8_combout  & \video|CounterX [6])))))

	.dataa(\video|vaddr[6]~8_combout ),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(\video|CounterX [5]),
	.datad(\video|CounterX [6]),
	.cin(gnd),
	.combout(\dmem|RAM~32215_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32215 .lut_mask = 16'hF66C;
defparam \dmem|RAM~32215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N18
cycloneive_lcell_comb \dmem|RAM~32216 (
// Equation(s):
// \dmem|RAM~32216_combout  = (\video|vaddr[2]~0_combout  & (((!\dmem|RAM~32215_combout ) # (!\video|vaddr[3]~2_combout )) # (!\video|CounterX [6]))) # (!\video|vaddr[2]~0_combout  & (((\dmem|RAM~32215_combout ))))

	.dataa(\video|vaddr[2]~0_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\dmem|RAM~32215_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32216_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32216 .lut_mask = 16'h7FAA;
defparam \dmem|RAM~32216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N6
cycloneive_lcell_comb \dmem|RAM~32140 (
// Equation(s):
// \dmem|RAM~32140_combout  = (\video|vaddr[3]~2_combout  & (((\video|CounterX [6] & \video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & (!\video|vaddr[6]~8_combout  & ((!\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[6]~8_combout ),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32140_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32140 .lut_mask = 16'hC005;
defparam \dmem|RAM~32140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N24
cycloneive_lcell_comb \dmem|RAM~32213 (
// Equation(s):
// \dmem|RAM~32213_combout  = (!\SW[0]~input_o  & ((\video|vaddr[7]~10_combout  & ((\dmem|RAM~32140_combout ))) # (!\video|vaddr[7]~10_combout  & (\dmem|RAM~32216_combout ))))

	.dataa(\video|vaddr[7]~10_combout ),
	.datab(\dmem|RAM~32216_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~32140_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32213_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32213 .lut_mask = 16'h0E04;
defparam \dmem|RAM~32213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y31_N2
cycloneive_lcell_comb \dmem|RAM~32194 (
// Equation(s):
// \dmem|RAM~32194_combout  = (\comb~1_combout  & (((\comb~0_combout )))) # (!\comb~1_combout  & ((\comb~0_combout  & ((\dmem|RAM~32213_combout ))) # (!\comb~0_combout  & (\dmem|RAM~32193_combout ))))

	.dataa(\dmem|RAM~32193_combout ),
	.datab(\comb~1_combout ),
	.datac(\comb~0_combout ),
	.datad(\dmem|RAM~32213_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32194_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32194 .lut_mask = 16'hF2C2;
defparam \dmem|RAM~32194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N22
cycloneive_lcell_comb \dmem|RAM~32111 (
// Equation(s):
// \dmem|RAM~32111_combout  = (\video|vaddr[3]~2_combout  & (((\video|vaddr[2]~0_combout )))) # (!\video|vaddr[3]~2_combout  & (!\video|vaddr[2]~0_combout  & ((!\video|CounterX [6]) # (!\video|CounterX [5]))))

	.dataa(\video|CounterX [5]),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32111_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32111 .lut_mask = 16'hF007;
defparam \dmem|RAM~32111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N2
cycloneive_lcell_comb \dmem|RAM~32109 (
// Equation(s):
// \dmem|RAM~32109_combout  = (\video|vaddr[7]~10_combout  & (((\dmem|RAM~32111_combout )))) # (!\video|vaddr[7]~10_combout  & ((\video|vaddr[3]~2_combout ) # ((\video|vaddr[2]~0_combout ))))

	.dataa(\video|vaddr[7]~10_combout ),
	.datab(\video|vaddr[3]~2_combout ),
	.datac(\dmem|RAM~32111_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32109_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32109 .lut_mask = 16'hF5E4;
defparam \dmem|RAM~32109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N0
cycloneive_lcell_comb \dmem|RAM~32107 (
// Equation(s):
// \dmem|RAM~32107_combout  = (\video|CounterX [5] & ((\video|vaddr[3]~2_combout ) # ((!\video|CounterX [6] & !\video|vaddr[2]~0_combout )))) # (!\video|CounterX [5] & ((\video|CounterX [6] & ((\video|vaddr[3]~2_combout ) # (!\video|vaddr[2]~0_combout ))) # 
// (!\video|CounterX [6] & ((\video|vaddr[2]~0_combout )))))

	.dataa(\video|CounterX [5]),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32107_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32107 .lut_mask = 16'hF1E6;
defparam \dmem|RAM~32107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N14
cycloneive_lcell_comb \dmem|RAM~32108 (
// Equation(s):
// \dmem|RAM~32108_combout  = (\video|CounterX [6] & (((!\video|vaddr[3]~2_combout )))) # (!\video|CounterX [6] & ((\video|vaddr[3]~2_combout  & (!\video|CounterX [5] & !\video|vaddr[2]~0_combout )) # (!\video|vaddr[3]~2_combout  & 
// ((\video|vaddr[2]~0_combout )))))

	.dataa(\video|CounterX [5]),
	.datab(\video|CounterX [6]),
	.datac(\video|vaddr[3]~2_combout ),
	.datad(\video|vaddr[2]~0_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32108_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32108 .lut_mask = 16'h0F1C;
defparam \dmem|RAM~32108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N12
cycloneive_lcell_comb \dmem|RAM~32106 (
// Equation(s):
// \dmem|RAM~32106_combout  = (\video|vaddr[7]~10_combout  & ((\dmem|RAM~32108_combout ))) # (!\video|vaddr[7]~10_combout  & (\dmem|RAM~32107_combout ))

	.dataa(\video|vaddr[7]~10_combout ),
	.datab(\dmem|RAM~32107_combout ),
	.datac(\dmem|RAM~32108_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dmem|RAM~32106_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32106 .lut_mask = 16'hE4E4;
defparam \dmem|RAM~32106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N8
cycloneive_lcell_comb \dmem|RAM~32206 (
// Equation(s):
// \dmem|RAM~32206_combout  = (!\SW[0]~input_o  & ((\video|vaddr[6]~8_combout  & (\dmem|RAM~32109_combout )) # (!\video|vaddr[6]~8_combout  & ((\dmem|RAM~32106_combout )))))

	.dataa(\video|vaddr[6]~8_combout ),
	.datab(\dmem|RAM~32109_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\dmem|RAM~32106_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32206_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32206 .lut_mask = 16'h0D08;
defparam \dmem|RAM~32206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N18
cycloneive_lcell_comb \dmem|RAM~32195 (
// Equation(s):
// \dmem|RAM~32195_combout  = (\dmem|RAM~32194_combout  & (((\dmem|RAM~32206_combout ) # (!\comb~1_combout )))) # (!\dmem|RAM~32194_combout  & (\dmem|RAM~32189_combout  & (\comb~1_combout )))

	.dataa(\dmem|RAM~32189_combout ),
	.datab(\dmem|RAM~32194_combout ),
	.datac(\comb~1_combout ),
	.datad(\dmem|RAM~32206_combout ),
	.cin(gnd),
	.combout(\dmem|RAM~32195_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|RAM~32195 .lut_mask = 16'hEC2C;
defparam \dmem|RAM~32195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y34_N0
cycloneive_lcell_comb \video|VGA_R[7]~6 (
// Equation(s):
// \video|VGA_R[7]~6_combout  = (\video|inDisplayArea~q  & ((\video|VGA_R[6]~4_combout ) # ((\dmem|RAM~32195_combout  & !\comb~4_combout ))))

	.dataa(\video|inDisplayArea~q ),
	.datab(\dmem|RAM~32195_combout ),
	.datac(\video|VGA_R[6]~4_combout ),
	.datad(\comb~4_combout ),
	.cin(gnd),
	.combout(\video|VGA_R[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \video|VGA_R[7]~6 .lut_mask = 16'hA0A8;
defparam \video|VGA_R[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y31_N26
cycloneive_lcell_comb \video|vga_HS~1 (
// Equation(s):
// \video|vga_HS~1_combout  = ((\video|CounterX [4] & (\video|CounterX [6] & \video|CounterX [5]))) # (!\video|CounterX [7])

	.dataa(\video|CounterX [4]),
	.datab(\video|CounterX [6]),
	.datac(\video|CounterX [5]),
	.datad(\video|CounterX [7]),
	.cin(gnd),
	.combout(\video|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~1 .lut_mask = 16'h80FF;
defparam \video|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N30
cycloneive_lcell_comb \video|vga_HS~2 (
// Equation(s):
// \video|vga_HS~2_combout  = (\video|vga_HS~1_combout ) # ((\dmem|RAM~32156_combout  & ((\video|vga_HS~0_combout ) # (!\video|CounterX [4]))))

	.dataa(\video|vga_HS~0_combout ),
	.datab(\video|CounterX [4]),
	.datac(\dmem|RAM~32156_combout ),
	.datad(\video|vga_HS~1_combout ),
	.cin(gnd),
	.combout(\video|vga_HS~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~2 .lut_mask = 16'hFFB0;
defparam \video|vga_HS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y31_N28
cycloneive_lcell_comb \video|vga_HS~3 (
// Equation(s):
// \video|vga_HS~3_combout  = (\video|CounterX [9] & (!\video|CounterX [8] & !\video|vga_HS~2_combout ))

	.dataa(\video|CounterX [9]),
	.datab(\video|CounterX [8]),
	.datac(\video|vga_HS~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\video|vga_HS~3_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_HS~3 .lut_mask = 16'h0202;
defparam \video|vga_HS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y31_N29
dffeas \video|vga_HS (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|vga_HS~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|vga_HS .is_wysiwyg = "true";
defparam \video|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y31_N6
cycloneive_lcell_comb \video|vga_VS~1 (
// Equation(s):
// \video|vga_VS~1_combout  = (\video|CounterY [9]) # ((\video|CounterY [4]) # ((!\video|CounterY [3]) # (!\video|CounterY [0])))

	.dataa(\video|CounterY [9]),
	.datab(\video|CounterY [4]),
	.datac(\video|CounterY [0]),
	.datad(\video|CounterY [3]),
	.cin(gnd),
	.combout(\video|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~1 .lut_mask = 16'hEFFF;
defparam \video|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y31_N0
cycloneive_lcell_comb \video|vga_VS~2 (
// Equation(s):
// \video|vga_VS~2_combout  = (!\video|vga_VS~1_combout  & (!\video|CounterY [2] & (\video|CounterY [1] & \video|vga_VS~0_combout )))

	.dataa(\video|vga_VS~1_combout ),
	.datab(\video|CounterY [2]),
	.datac(\video|CounterY [1]),
	.datad(\video|vga_VS~0_combout ),
	.cin(gnd),
	.combout(\video|vga_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \video|vga_VS~2 .lut_mask = 16'h1000;
defparam \video|vga_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y31_N1
dffeas \video|vga_VS (
	.clk(\VGA_CLK~reg0clkctrl_outclk ),
	.d(\video|vga_VS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\video|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \video|vga_VS .is_wysiwyg = "true";
defparam \video|vga_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_HS_O = \VGA_HS_O~output_o ;

assign VGA_VS_O = \VGA_VS_O~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
