// Seed: 3641520896
module module_0 (
    output wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output wor id_9,
    output wire id_10,
    input tri1 id_11,
    output supply0 id_12
    , id_15,
    input wand id_13
    , id_16
);
  assign id_0 = 1;
  assign module_1.id_2 = 0;
  wand id_17 = id_7 - 1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1
    , id_5,
    output supply0 id_2,
    output tri1 id_3
);
  always @(id_0 - 1) begin : LABEL_0
    id_3 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0
  );
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
