
-- VERILATE ----------------
verilator -cc --exe -x-assign fast --trace tb_harness.v uartdpi.c sim_main.cpp -f input.vc
%Warning-TIMESCALEMOD: tb_harness.v:2:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    2 | module tb_harness ( input wire clk, input wire rst );
      |        ^~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
                       ... For warning description see https://verilator.org/warn/TIMESCALEMOD?v=5.025
                       ... Use "/* verilator lint_off TIMESCALEMOD */" and lint_on around source to disable this message.
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/ram4kdp.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module dualPortRam4k ( input wire [11:0] address1,
      |        ^~~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/ram2kdp.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module dualPortRam2k ( input wire [8:0]  address1,
      |        ^~~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/grayscaleCi/verilog/rgb565ISE.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module rgb565GrayscaleIse #(parameter [7:0] customInstructionId = 8'd0 )
      |        ^~~~~~~~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/swapbyteIse/verilog/swapByteIse.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module swapByte #(parameter [7:0]  customIntructionNr = 8'd0)
      |        ^~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/font/ami386__8x8.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module charRom ( input wire        clock,
      |        ^~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/regiserFile.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module registerFile ( input wire         cpuClock,
      |        ^~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/lutram_32x1.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module lutRam32x1 ( input wire       clock,
      |        ^~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/ramDmaCi/verilog/dualPortSSram.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module dualPortSSRAM #( parameter bitwidth = 8,
      |        ^~~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: simpleMemSlave.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module simpleMemSlave #(
      |        ^~~~~~~~~~~~~~
                       tb_harness.v:34:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: simplePrintSlave.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module simplePrintSlave #(
      |        ^~~~~~~~~~~~~~~~
                       tb_harness.v:57:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: uartdpi.sv:6:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    6 | module uartdpi #(
      |        ^~~~~~~
                       tb_harness.v:76:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/grayscaleCi/verilog/rgb565Grayscale.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module rgb565Grayscale( input wire [15:0] rgb565,
      |        ^~~~~~~~~~~~~~~
                       ../verilog/grayscaleCi/verilog/rgb565ISE.v:19:1: ... note: In file included from 'rgb565ISE.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartBus.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartBus #( parameter [31:0] baseAddress = 0 )
      |        ^~~~~~~
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/or1420Top.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module or1420Top #( parameter [31:0] NOP_INSTRUCTION = 32'h1500FFFF)
      |        ^~~~~~~~~
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/support/verilog/processorId.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module processorId #( parameter [2:0] processorId = 1,
      |        ^~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:177:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/i2c/verilog/i2cCustomInstr.v:2:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    2 | module i2cCustomInstr #( parameter CLOCK_FREQUENCY = 12000000,
      |        ^~~~~~~~~~~~~~
                       ../verilog/or1420SingleCore.v:204:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/delay/verilog/delayIse.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module delayIse #( parameter referenceClockFrequencyInHz = 12000000,
      |        ^~~~~~~~
                       ../verilog/or1420SingleCore.v:223:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/profileCi/verilog/profileCi.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module profileCi #( parameter[7:0] customId = 8'h00 )
      |        ^~~~~~~~~
                       ../verilog/or1420SingleCore.v:240:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/ramDmaCi/verilog/ramDmaCi.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module ramDmaCi #( parameter [7:0] customId = 8'h00 )
      |        ^~~~~~~~
                       ../verilog/or1420SingleCore.v:276:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/camera/verilog/camera.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module camera #(parameter [7:0] customInstructionId = 8'd0,
      |        ^~~~~~
                       ../verilog/or1420SingleCore.v:312:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/screens.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module screens #( parameter [31:0] baseAddress = 32'h00000000,
      |        ^~~~~~~
                       ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/spi/verilog/spiBus.v:2:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    2 | module spiBus #( parameter [31:0] baseAddress = 32'h00000000,
      |        ^~~~~~
                       ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/bios/verilog/bios.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module bios ( input wire       clock,
      |        ^~~~
                       ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/bus_arbiter/verilog/busArbiter.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module busArbiter ( input wire         clock,
      |        ^~~~~~~~~~
                       ../verilog/or1420SingleCore.v:492:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/baudGenerator.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module baudGenerator ( input wire        clock,
      |        ^~~~~~~~~~~~~
                       ../../../modules/uart/verilog/uartBus.v:120:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartTxFifo.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartTxFifo ( input wire        clock,
      |        ^~~~~~~~~~
                       ../../../modules/uart/verilog/uartBus.v:132:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartTx.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartTx ( input wire        clock,
      |        ^~~~~~
                       ../../../modules/uart/verilog/uartBus.v:141:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartRxFifo.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartRxFifo ( input wire        clock,
      |        ^~~~~~~~~~
                       ../../../modules/uart/verilog/uartBus.v:170:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartRx.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartRx ( input wire       clock,
      |        ^~~~~~
                       ../../../modules/uart/verilog/uartBus.v:188:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/fetchStage.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module fetchStage #(parameter [31:0] NOP_INSTRUCTION = 32'h1500FFFF)
      |        ^~~~~~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:53:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/decodeStage.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module decodeStage ( input wire  cpuClock,
      |        ^~~~~~~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:97:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/executeStage.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module executeStage ( input wire         cpuClock,
      |        ^~~~~~~~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:166:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/sprUnit.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module sprUnit ( input wire         cpuClock,
      |        ^~~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:221:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/memoryStage.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module memoryStage ( input wire        cpuClock,
      |        ^~~~~~~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:238:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/dCache.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module dCache ( input wire         cpuClock,
      |        ^~~~~~
                       ../../../modules/or1420/verilog/or1420Top.v:284:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/support/verilog/synchroFlop.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module synchroFlop ( input wire  clockIn,
      |        ^~~~~~~~~~~
                       ../../../modules/support/verilog/processorId.v:40:1: ... note: In file included from 'processorId.v'
                       ../verilog/or1420SingleCore.v:177:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/support/verilog/decimalCounter.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module decimalCounter ( input wire        clock,
      |        ^~~~~~~~~~~~~~
                       ../../../modules/support/verilog/processorId.v:54:1: ... note: In file included from 'processorId.v'
                       ../verilog/or1420SingleCore.v:177:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/i2c/verilog/i2cMaster.v:2:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    2 | module i2cMaster #( parameter CLOCK_FREQUENCY = 12000000,
      |        ^~~~~~~~~
                       ../../../modules/i2c/verilog/i2cCustomInstr.v:41:1: ... note: In file included from 'i2cCustomInstr.v'
                       ../verilog/or1420SingleCore.v:204:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../verilog/profileCi/verilog/counter.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module counter #( parameter WIDTH = 8)
      |        ^~~~~~~
                       ../verilog/profileCi/verilog/profileCi.v:38:1: ... note: In file included from 'profileCi.v'
                       ../verilog/or1420SingleCore.v:240:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/hdmi_720p.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module hdmi_720p ( input wire pixelClockIn,
      |        ^~~~~~~~~
                       ../../../modules/hdmi_720p/verilog/screens.v:89:1: ... note: In file included from 'screens.v'
                       ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/textController.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module textController #(parameter [15:0] defaultForeGroundColor = 16'hFFFF,
      |        ^~~~~~~~~~~~~~
                       ../../../modules/hdmi_720p/verilog/screens.v:169:1: ... note: In file included from 'screens.v'
                       ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/hdmi_720p/verilog/graphicsController.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module graphicsController #( parameter [31:0] baseAddress = 32'h00000000)  
      |        ^~~~~~~~~~~~~~~~~~
                       ../../../modules/hdmi_720p/verilog/screens.v:346:1: ... note: In file included from 'screens.v'
                       ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/spi/verilog/spiShiftQuad.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module spiShiftQuad ( input wire         clock,
      |        ^~~~~~~~~~~~
                       ../../../modules/spi/verilog/spiBus.v:138:1: ... note: In file included from 'spiBus.v'
                       ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/spi/verilog/spiShiftSingle.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module spiShiftSingle ( input wire         clock,
      |        ^~~~~~~~~~~~~~
                       ../../../modules/spi/verilog/spiBus.v:156:1: ... note: In file included from 'spiBus.v'
                       ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/bios/verilog/biosRom.v:3:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    3 | module biosRom ( input wire        clock,
      |        ^~~~~~~
                       ../../../modules/bios/verilog/bios.v:99:1: ... note: In file included from 'bios.v'
                       ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/bus_arbiter/verilog/queueMemory.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module queueMemory ( input wire         writeClock,
      |        ^~~~~~~~~~~
                       ../../../modules/bus_arbiter/verilog/busArbiter.v:124:1: ... note: In file included from 'busArbiter.v'
                       ../verilog/or1420SingleCore.v:492:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/uart/verilog/uartFifoMemory.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module uartFifoMemory ( input wire         writeClock,
      |        ^~~~~~~~~~~~~~
                       ../../../modules/uart/verilog/uartTxFifo.v:34:1: ... note: In file included from 'uartTxFifo.v'
                       ../../../modules/uart/verilog/uartBus.v:132:1: ... note: In file included from 'uartBus.v'
                       ../verilog/or1420SingleCore.v:88:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/adder.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module adder ( input wire         flagIn,
      |        ^~~~~
                       ../../../modules/or1420/verilog/executeStage.v:175:1: ... note: In file included from 'executeStage.v'
                       ../../../modules/or1420/verilog/or1420Top.v:166:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/logicUnit.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module logicUnit ( input wire [2:0]   opcode,
      |        ^~~~~~~~~
                       ../../../modules/or1420/verilog/executeStage.v:185:1: ... note: In file included from 'executeStage.v'
                       ../../../modules/or1420/verilog/or1420Top.v:166:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/multiplier.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module multiplier ( input wire         doMultiply,
      |        ^~~~~~~~~~
                       ../../../modules/or1420/verilog/executeStage.v:190:1: ... note: In file included from 'executeStage.v'
                       ../../../modules/or1420/verilog/or1420Top.v:166:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/shifter.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module shifter ( input wire [2:0]   control,
      |        ^~~~~~~
                       ../../../modules/or1420/verilog/executeStage.v:195:1: ... note: In file included from 'executeStage.v'
                       ../../../modules/or1420/verilog/or1420Top.v:166:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-TIMESCALEMOD: ../../../modules/or1420/verilog/dCacheSpm.v:1:8: Timescale missing on this module as other modules have it (IEEE 1800-2023 3.14.2.3)
    1 | module dCacheSpm ( input wire        clock,
      |        ^~~~~~~~~
                       ../../../modules/or1420/verilog/dCache.v:151:1: ... note: In file included from 'dCache.v'
                       ../../../modules/or1420/verilog/or1420Top.v:284:1: ... note: In file included from 'or1420Top.v'
                       ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                       tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
                       ../verilog/or1420SingleCore.v:6:8: ... Location of module with timescale
    6 | module or1420SingleCore ( input wire         systemClock,      
      |        ^~~~~~~~~~~~~~~~
%Warning-WIDTHEXPAND: ../../../modules/bios/verilog/bios.v:17:20: Operator VAR 'IDLE' expects 4 bits on the Initial value, but Initial value's CONST '3'h0' generates 3 bits.
                                                                : ... note: In instance 'tb_harness.iSingleCore.start'
   17 |   localparam [3:0] IDLE           = 3'd0,
      |                    ^~~~
                      ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/bios/verilog/bios.v:18:20: Operator VAR 'INTERPRET' expects 4 bits on the Initial value, but Initial value's CONST '3'h1' generates 3 bits.
                                                                : ... note: In instance 'tb_harness.iSingleCore.start'
   18 |                    INTERPRET      = 3'd1,
      |                    ^~~~~~~~~
                      ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/bios/verilog/bios.v:19:20: Operator VAR 'BURST' expects 4 bits on the Initial value, but Initial value's CONST '3'h2' generates 3 bits.
                                                                : ... note: In instance 'tb_harness.iSingleCore.start'
   19 |                    BURST          = 3'd2,
      |                    ^~~~~
                      ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/bios/verilog/bios.v:20:20: Operator VAR 'ENDTRANSACTION' expects 4 bits on the Initial value, but Initial value's CONST '3'h3' generates 3 bits.
                                                                : ... note: In instance 'tb_harness.iSingleCore.start'
   20 |                    ENDTRANSACTION = 3'd3,
      |                    ^~~~~~~~~~~~~~
                      ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/bios/verilog/bios.v:21:20: Operator VAR 'BUSERROR' expects 4 bits on the Initial value, but Initial value's CONST '3'h4' generates 3 bits.
                                                                : ... note: In instance 'tb_harness.iSingleCore.start'
   21 |                    BUSERROR       = 3'd4;
      |                    ^~~~~~~~
                      ../verilog/or1420SingleCore.v:456:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/hdmi_720p/verilog/textController.v:140:28: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 30 bits.
                                                                                : ... note: In instance 'tb_harness.iSingleCore.hdmi.textC2'
  140 |       3'd7    : s_ciResult = {8'd0, s_maxLines, 8'd0, s_maxCharsPerLine};
      |                            ^
                      ../../../modules/hdmi_720p/verilog/screens.v:169:1: ... note: In file included from 'screens.v'
                      ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/hdmi_720p/verilog/textController.v:151:78: Operator COND expects 14 bits on the Conditional True, but Conditional True's CONST '13'h0' generates 13 bits.
                                                                                : ... note: In instance 'tb_harness.iSingleCore.hdmi.textC2'
  151 |   always @(posedge clock) s_clearScreenCounterReg <= (s_clearScreen == 1'b1) ? 13'd0 : (s_clearScreenCounterReg[13] == 1'b0) ? s_clearScreenCounterReg + 13'b1 : s_clearScreenCounterReg;
      |                                                                              ^
                      ../../../modules/hdmi_720p/verilog/screens.v:169:1: ... note: In file included from 'screens.v'
                      ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/hdmi_720p/verilog/textController.v:215:27: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '6'h0' generates 6 bits.
                                                                                : ... note: In instance 'tb_harness.iSingleCore.hdmi.textC2'
  215 |              s_cursorXPos <= 6'd0;
      |                           ^~
                      ../../../modules/hdmi_720p/verilog/screens.v:169:1: ... note: In file included from 'screens.v'
                      ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/i2c/verilog/i2cMaster.v:94:143: Operator SUB expects 32 or 27 bits on the LHS, but LHS's VARREF 's_divideCounterReg' generates 6 bits.
                                                                     : ... note: In instance 'tb_harness.iSingleCore.i2cm.master'
   94 |   wire [NR_OF_BITS-1:0] s_divideCounterNext = (s_divideCounterIsZero == 1'b1 || reset == 1'b1) ? CLOCK_DIVIDER_VALUE - 1 : s_divideCounterReg - 1;
      |                                                                                                                                               ^
                      ../../../modules/i2c/verilog/i2cCustomInstr.v:41:1: ... note: In file included from 'i2cCustomInstr.v'
                      ../verilog/or1420SingleCore.v:204:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: ../../../modules/i2c/verilog/i2cMaster.v:94:45: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's COND generates 32 or 27 bits.
                                                                   : ... note: In instance 'tb_harness.iSingleCore.i2cm.master'
   94 |   wire [NR_OF_BITS-1:0] s_divideCounterNext = (s_divideCounterIsZero == 1'b1 || reset == 1'b1) ? CLOCK_DIVIDER_VALUE - 1 : s_divideCounterReg - 1;
      |                                             ^
                     ../../../modules/i2c/verilog/i2cCustomInstr.v:41:1: ... note: In file included from 'i2cCustomInstr.v'
                     ../verilog/or1420SingleCore.v:204:1: ... note: In file included from 'or1420SingleCore.v'
                     tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/hdmi_720p/verilog/hdmi_720p.v:108:61: Operator EQ expects 11 bits on the LHS, but LHS's VARREF 's_horizontalCounterZero' generates 1 bits.
                                                                           : ... note: In instance 'tb_harness.iSingleCore.hdmi.generator'
  108 |   assign s_horizontalCounterNext = (s_horizontalCounterZero == 11'd1) ? s_horizontalReloadValue :
      |                                                             ^~
                      ../../../modules/hdmi_720p/verilog/screens.v:89:1: ... note: In file included from 'screens.v'
                      ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/or1420/verilog/dCache.v:219:41: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'IDLE' generates 2 bits.
                                                                     : ... note: In instance 'tb_harness.iSingleCore.cpu1.loadStore'
  219 |       default          : s_busStateNext = IDLE;
      |                                         ^
                      ../../../modules/or1420/verilog/or1420Top.v:284:1: ... note: In file included from 'or1420Top.v'
                      ../verilog/or1420SingleCore.v:129:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: ../verilog/grayscaleCi/verilog/rgb565Grayscale.v:20:24: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 14 bits.
                                                                           : ... note: In instance 'tb_harness.iSingleCore.camIf.gs2'
   20 |   wire [15:3] s_blueLo = {7'd0,s_blueSum};
      |                        ^
                     ../verilog/grayscaleCi/verilog/rgb565ISE.v:19:1: ... note: In file included from 'rgb565ISE.v'
%Warning-WIDTHEXPAND: ../verilog/grayscaleCi/verilog/rgb565Grayscale.v:21:24: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's REPLICATE generates 12 bits.
                                                                            : ... note: In instance 'tb_harness.iSingleCore.camIf.gs2'
   21 |   wire [15:3] s_blueHi = {3'd0,s_blue,4'd0};
      |                        ^
                      ../verilog/grayscaleCi/verilog/rgb565ISE.v:19:1: ... note: In file included from 'rgb565ISE.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:109:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h16' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  109 |       s_flashAddressReg <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h16) ? ciDataA[23:0] : s_flashAddressReg;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:110:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h18' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  110 |       s_programData1    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h18) ? ciDataA : s_programData1;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:111:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h19' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  111 |       s_programData2    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h19) ? ciDataA : s_programData2;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:112:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1a' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  112 |       s_programData3    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1A) ? ciDataA : s_programData3;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:113:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1b' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  113 |       s_programData4    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1B) ? ciDataA : s_programData4;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:114:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1c' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  114 |       s_programData5    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1C) ? ciDataA : s_programData5;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:115:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1d' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  115 |       s_programData6    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1D) ? ciDataA : s_programData6;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:116:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1e' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  116 |       s_programData7    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1E) ? ciDataA : s_programData7;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/spi/verilog/spiBus.v:117:77: Operator EQ expects 6 bits on the RHS, but RHS's CONST '5'h1f' generates 5 bits.
                                                                  : ... note: In instance 'tb_harness.iSingleCore.flash'
  117 |       s_programData8    <= (s_isMyCustomInstruction == 1'b1 && ciDataB[5:0] == 5'h1F) ? ciDataA : s_programData8;
      |                                                                             ^~
                      ../verilog/or1420SingleCore.v:413:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/hdmi_720p/verilog/screens.v:289:61: Operator COND expects 10 bits on the Conditional True, but Conditional True's CONST '9'h0' generates 9 bits.
                                                                         : ... note: In instance 'tb_harness.iSingleCore.hdmi'
  289 |   wire [9:0]  s_readPixelCounterNext = (s_nextLine == 1'b1) ? 9'd0 :
      |                                                             ^
                      ../verilog/or1420SingleCore.v:351:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/camera/verilog/camera.v:75:122: Operator SUB expects 32 or 27 bits on the LHS, but LHS's VARREF 's_khzCountReg' generates 17 bits.
                                                                     : ... note: In instance 'tb_harness.iSingleCore.camIf'
   75 |   wire [khzNrOfBits-1:0] s_khzCountNext = (reset == 1'b1 || s_khzCountZero == 1'b1) ? khzDivideValue - 1 : s_khzCountReg - 1;
      |                                                                                                                          ^
                      ../verilog/or1420SingleCore.v:312:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: ../../../modules/camera/verilog/camera.v:75:41: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's COND generates 32 or 27 bits.
                                                                   : ... note: In instance 'tb_harness.iSingleCore.camIf'
   75 |   wire [khzNrOfBits-1:0] s_khzCountNext = (reset == 1'b1 || s_khzCountZero == 1'b1) ? khzDivideValue - 1 : s_khzCountReg - 1;
      |                                         ^
                     ../verilog/or1420SingleCore.v:312:1: ... note: In file included from 'or1420SingleCore.v'
                     tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/camera/verilog/camera.v:199:31: Input port connection 'address1' expects 9 bits on the pin connection, but pin connection's SEL generates 8 bits.
                                                                     : ... note: In instance 'tb_harness.iSingleCore.camIf'
  199 |   dualPortRam2k lineBuffer ( .address1(s_pixelCountReg[10:3]),
      |                               ^~~~~~~~
                      ../verilog/or1420SingleCore.v:312:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/delay/verilog/delayIse.v:49:160: Operator SUB expects 32 or 24 bits on the LHS, but LHS's VARREF 's_tickCounterReg' generates 4 bits.
                                                                      : ... note: In instance 'tb_harness.iSingleCore.delayMicro'
   49 |    wire [nrOfBits-1:0] s_tickCounterNext = (reset == 1'b1 || s_tickCounterZero == 1'b1 || s_resetTickCounter == 1'b1) ? tickReloadValue - 1 : s_tickCounterReg - 1;
      |                                                                                                                                                                ^
                      ../verilog/or1420SingleCore.v:223:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: ../../../modules/delay/verilog/delayIse.v:49:42: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's COND generates 32 or 24 bits.
                                                                    : ... note: In instance 'tb_harness.iSingleCore.delayMicro'
   49 |    wire [nrOfBits-1:0] s_tickCounterNext = (reset == 1'b1 || s_tickCounterZero == 1'b1 || s_resetTickCounter == 1'b1) ? tickReloadValue - 1 : s_tickCounterReg - 1;
      |                                          ^
                     ../verilog/or1420SingleCore.v:223:1: ... note: In file included from 'or1420SingleCore.v'
                     tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: ../../../modules/support/verilog/processorId.v:28:148: Operator SUB expects 32 or 26 bits on the LHS, but LHS's VARREF 's_miliSecCounterReg' generates 16 bits.
                                                                           : ... note: In instance 'tb_harness.iSingleCore.cpuFreq'
   28 |         wire [nrOfBits-1:0] s_miliSecCounterNext = (reset == 1'b1 || s_miliSecCounterZero == 1'b1) ? refClockDivideValue - 1 : s_miliSecCounterReg - 1;
      |                                                                                                                                                    ^
                      ../verilog/or1420SingleCore.v:177:1: ... note: In file included from 'or1420SingleCore.v'
                      tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: ../../../modules/support/verilog/processorId.v:28:50: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's COND generates 32 or 26 bits.
                                                                         : ... note: In instance 'tb_harness.iSingleCore.cpuFreq'
   28 |         wire [nrOfBits-1:0] s_miliSecCounterNext = (reset == 1'b1 || s_miliSecCounterZero == 1'b1) ? refClockDivideValue - 1 : s_miliSecCounterReg - 1;
      |                                                  ^
                     ../verilog/or1420SingleCore.v:177:1: ... note: In file included from 'or1420SingleCore.v'
                     tb_harness.v:87:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: uartdpi.sv:78:29: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's FUNCREF 'uartdpi_read' generates 8 bits.
                                      : ... note: In instance 'tb_harness.iUART'
   78 |           automatic int c = uartdpi_read(ctx);
      |                             ^~~~~~~~~~~~
                      tb_harness.v:76:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHTRUNC: uartdpi.sv:77:9: Logical operator IF expects 1 bit on the If, but If's FUNCREF 'uartdpi_can_read' generates 32 bits.
                                    : ... note: In instance 'tb_harness.iUART'
   77 |         if (uartdpi_can_read(ctx)) begin
      |         ^~
                     tb_harness.v:76:1: ... note: In file included from 'tb_harness.v'
%Warning-WIDTHEXPAND: uartdpi.sv:137:15: Operator TASKREF 'uartdpi_write' expects 32 bits on the Function Argument, but Function Argument's VARREF 'rxsymbol' generates 8 bits.
                                       : ... note: In instance 'tb_harness.iUART'
  137 |               uartdpi_write(ctx, rxsymbol);
      |               ^~~~~~~~~~~~~
                      tb_harness.v:76:1: ... note: In file included from 'tb_harness.v'
%Error: Exiting due to 87 warning(s)
make: *** [Makefile:66: run] Error 1
