# Digital-Logic-Design-Project-2022
Digital Logic Design Project (Progetto Reti Logiche)
# Authors
###   [Alen Kaja](https://github.com/alenkaja00)
###   [Elis Kina](https://github.com/eliskina)
# Description
## HW Module Design
Computer Engineering Project for the course: "Digital Logic Design" at Politecnico di Milano

Implementation of a Hardware Module that interfaces with a ram using VHDL language

Academic Year 2021/2022. Grade: 30/30.
