/*
 * Mediatek's MT6885 SoC device tree source
 *
 * Copyright (C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/memory/mt6885-larb-port.h>
#include <dt-bindings/gce/mt6885-gce.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/mfd/mt6315-irq.h>
#include <dt-bindings/mfd/mt6359-irq.h>
#include <dt-bindings/pinctrl/mt6885-pinfunc.h>
#include <dt-bindings/clock/mt6885-clk.h>
#include <dt-bindings/mmc/mt6885-msdc.h>
#include <dt-bindings/spmi/spmi.h>
#include <generated/autoconf.h>
#include "mediatek/mt6360.dtsi"

/ {
	model = "MT6885";
	compatible = "mediatek,MT6885";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
firmware_class.path=/vendor/firmware \
page_owner=on loop.max_part=7";
		kaslr-seed = <0 0>;
	};

	aliases {
		ovl0 = &disp_ovl0;
		ovl1 = &disp_ovl1;
		ovl3 = &disp_ovl0_2l;
		ovl4 = &disp_ovl1_2l;
		ovl5 = &disp_ovl2_2l;
		ovl6 = &disp_ovl3_2l;
		rdma0 = &disp_rdma0;
		rdma1 = &disp_rdma1;
		rdma4 = &disp_rdma4;
		rdma5 = &disp_rdma5;
		wdma0 = &disp_wdma0;
		wdma1 = &disp_wdma1;
		color0 = &disp_color0;
		color1 = &disp_color1;
		ccorr0 = &disp_ccorr0;
		ccorr1 = &disp_ccorr1;
		aal0 = &disp_aal0;
		aal1 = &disp_aal1;
		gamma0 = &disp_gamma0;
		gamma1 = &disp_gamma1;
		dither0 = &disp_dither0;
		dither1 = &disp_dither1;
		postmask0 = &disp_postmask0;
		postmask1 = &disp_postmask1;
		dsi0 = &dsi0;
		/*dsi1 = &dsi1;*/
		merge1=&disp_merge1;
		rsz0 = &disp_rsz0;
		rsz1 = &disp_rsz1;
		maal0 =&mdp_aal4;
		maal1 =&mdp_aal5;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0000>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
		};

		cpu1: cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0100>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
		};

		cpu2: cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0200>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
		};

		cpu3: cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x0300>;
			enable-method = "psci";
			clock-frequency = <1701000000>;
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0400>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0500>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0600>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff>;
		};

		cpu7: cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x0700>;
			enable-method = "psci";
			clock-frequency = <2171000000>;
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				doe_dvfs_cl0: doe {
				};

			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				core3 {
					cpu = <&cpu7>;
				};
				doe_dvfs_cl1: doe {
				};
			};

		};
		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1600>;
			};
			cpuoff_b: cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x00010001>;
				local-timer-stop;
				entry-latency-us = <50>;
				exit-latency-us = <100>;
				min-residency-us = <1400>;
			};
			clusteroff_l: clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <2100>;
			};
			clusteroff_b: clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <100>;
				exit-latency-us = <250>;
				min-residency-us = <1900>;
			};
			mcusysoff: mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x01010002>;
				local-timer-stop;
				entry-latency-us = <300>;
				exit-latency-us = <1200>;
				min-residency-us = <2600>;
			};
		};
	};
	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <255>;
			led-bits = <8>;
			default-state = "on";
		};
	};

	mtk_lpm: mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		suspend-method = "system";

		irq-remain = <&edge_keypad &edge_mdwdt>,
			     <&level_vpu_core0 &level_vpu_core1>,
			     <&level_vpu_core2>,
			     <&level_mtk_mdla0 &level_mtk_mdla1>,
			     <&level_edma0 &level_edma1>,
			     <&level_mali0 &level_mali1 &level_mali2>,
			     <&level_mali3 &level_mali4>,
			     <&level_i2c0>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1>;
		constraints = <&rc_bus26m &rc_syspll &rc_dram>;

		lpm_sysram: lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge_keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			edge_mdwdt: edge_mdwdt {
				target = <&mddriver>;
				value = <1 0 0x80000000 0x02000000>;
			};
			level_vpu_core0: level_vpu_core0 {
				target = <&vpu_core0>;
				value = <0 0 0 0>;
			};
			level_vpu_core1: level_vpu_core1 {
				target = <&vpu_core1>;
				value = <0 0 0 0>;
			};
			level_vpu_core2: level_vpu_core2 {
				target = <&vpu_core2>;
				value = <0 0 0 0>;
			};
			level_mtk_mdla0: level_mtk_mdla0 {
				target = <&mtk_mdla>;
				value = <0 0 0 0>;
			};
			level_mtk_mdla1: level_mtk_mdla1 {
				target = <&mtk_mdla>;
				value = <0 1 0 0>;
			};
			level_edma0: level_edma0 {
				target = <&edma0>;
				value = <0 0 0 0>;
			};
			level_edma1: level_edma1 {
				target = <&edma1>;
				value = <0 0 0 0>;
			};
			level_mali0: level_mali0 {
				target = <&mali>;
				value = <0 0 0 0>;
			};
			level_mali1: level_mali1 {
				target = <&mali>;
				value = <0 1 0 0>;
			};
			level_mali2: level_mali2 {
				target = <&mali>;
				value = <0 2 0 0>;
			};
			level_mali3: level_mali3 {
				target = <&mali>;
				value = <0 3 0 0>;
			};
			level_mali4: level_mali4 {
				target = <&mali>;
				value = <0 4 0 0>;
			};
			level_i2c0: level_i2c0 {
				target = <&i2c0>;
				value = <0 0 0 0>;
			};
		};
		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <0>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <0>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <0>;
			};
			dram_s0: dram_s0 {
				id = <0x00000003>;
				value = <0>;
			};
			dram_s1: dram_s1 {
				id = <0x00000004>;
				value = <0>;
			};
		};
		constraint-list {
			rc_bus26m: rc_bus26m {
				id = <0x00000000>;
				value = <1>;
			};
			rc_syspll: rc_syspll {
				id = <0x00000001>;
				value = <1>;
			};
			rc_dram: rc_dram {
				id = <0x00000002>;
				value = <1>;
			};
		};
	};
	cpupm_sysram: cpupm-sysram@0011b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <&mcucfg>;
	};

	mcusys_ctrl: mcusys-ctrl@0c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
	};
	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	psci {
		compatible      = "arm,psci-1.0";
		method          = "smc";
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0 0x1000>;
			alignment = <0 0x1000>;
			alloc-ranges = <0 0xc0000000 4 0x00000000>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0 0x35000000>;
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0xc0000000 4 0x00000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
#ifdef CONFIG_FPGA_EARLY_PORTING
			size = <0 0x10000000>;
#else
			size = <0 0xc000>;
#endif
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0 0x450000>;
			alignment = <0 0x100000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		wifi_mem: wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0 0xF20000>;
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		gps-reserve-memory {
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0 0x100000>;
			alignment = <0 0x100000>;
			alloc-ranges = <0 0x40000000 0 0x80000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
#if defined(CONFIG_MTK_GMO_RAM_OPTIMIZE) || defined(CONFIG_MTK_MET_MEM_ALLOC)
			size = <0 0x110000>; /* 1M + 64K */
#else
			size = <0 0x910000>; /* 9M + 64K */
#endif
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0 0x1000000>;
			alloc-ranges = <0 0x40000000 0 0x40000000>;
			alignment = <0 0x10000>; //EMI 64KB Align
		};
		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0 0x00300000>; /*3 MB share mem size */
			alignment = <0 0x1000000>;
			alloc-ranges = <0 0x50000000 0 0x40000000>;
		};
		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0 0x200000>; /* 2M  */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <2>;
		err_level = <0>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0 0x0011bb00 0 0x100>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk12m: clk12m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12000000>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0 0x08000000 0 0x0004>,
		      <0 0x08000004 0 0x0004>,
		      <0 0x08000008 0 0x0004>,
		      <0 0x0800000c 0 0x0004>;
	};

	topckgen: topckgen@10000000 {
		compatible = "mediatek,topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao: infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	dcm: dcm@10001000 {
		compatible = "mediatek,mt6885-dcm";
		reg = <0 0x10001000 0 0x1000>,
			<0 0x10002000 0 0x1000>,
			<0 0x10022000 0 0x1000>,
			<0 0x10219000 0 0x1000>,
			<0 0x1021d000 0 0x1000>,
			<0 0x10235000 0 0x1000>,
			<0 0x10238000 0 0x1000>,
			<0 0x10245000 0 0x1000>,
			<0 0x10248000 0 0x1000>,
			<0 0x10255000 0 0x1000>,
			<0 0x10258000 0 0x1000>,
			<0 0x10265000 0 0x1000>,
			<0 0x10268000 0 0x1000>,
			<0 0x1030e000 0 0x1000>,
			<0 0x10400000 0 0x50000>,
			<0 0x11210000 0 0x1000>,
			<0 0x0c538000 0 0x5000>,
			<0 0x0c53a800 0 0x1000>;
		reg-names = "infracfg_ao",
			"infracfg_ao_mem",
			"infra_ao_bcrm",
			"emi",
			"sub_emi",
			"chn0_emi",
			"dramc_ch0_top5",
			"chn1_emi",
			"dramc_ch1_top5",
			"chn2_emi",
			"dramc_ch2_top5",
			"chn3_emi",
			"dramc_ch3_top5",
			"sub_infracfg_ao_mem",
			"sspm",
			"audio",
			"mp_cpusys_top",
			"cpccfg_reg";
	};

	scpsys: scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0 0x10001000 0 0x1000>,		/* infracfg_ao */
			<0 0x10006000 0 0x1000>,	/* spm */
			<0 0x10000000 0 0x1000>;	/* topckgen */
		#clock-cells = <1>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks =
			<&topckgen TOP_MUX_SCP>,
			<&clk26m>,
			<&topckgen TOP_UNIVPLL_D5>,
			<&topckgen TOP_MAINPLL_D6_D2>,
			<&topckgen TOP_MAINPLL_D6>,
			<&topckgen TOP_UNIVPLL_D6>,
			<&topckgen TOP_MAINPLL_D4_D2>,
			<&topckgen TOP_MAINPLL_D5_D2>,
			<&topckgen TOP_UNIVPLL_D4_D2>;

		clock-names =
			"clk_mux",
			"clk_pll_0",
			"clk_pll_1",
			"clk_pll_2",
			"clk_pll_3",
			"clk_pll_4",
			"clk_pll_5",
			"clk_pll_6",
			"clk_pll_7";
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg", "syscon";
		reg = <0 0x10003000 0 0x1000>;
		#clock-cells = <1>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0 0x1000d000 0 0x1000>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		/*btif base*/
		reg = <0 0x1100c000 0 0x1000>,
			/*btif tx dma base*/
			<0 0x11000d80 0 0x80>,
			/*btif rx dma base*/
			<0 0x11000e00 0 0x80>;
		/*btif irq, IRQS_Sync ID, btif_irq_b*/
		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
				   /*btif tx dma irq*/
				   <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>,
				   /*btif rx dma irq*/
				   <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_BTIF_CG>,
			   /*btif clock*/
			   <&infracfg_ao INFRACFG_AO_AP_DMA_CG>;
		/*ap dma clock*/
		clock-names = "btifc","apdmac";
	};

	iocfg_rm: iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0 0x11c20000 0 0x1000>;
	};

	iocfg_bm: iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0 0x11d10000 0 0x1000>;
	};

	iocfg_lm: iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0 0x11e20000 0 0x1000>;
	};

	iocfg_lb: iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0 0x11e70000 0 0x1000>;
	};

	iocfg_rt: iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0 0x11ea0000 0 0x1000>;
	};

	iocfg_lt: iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0 0x11f20000 0 0x1000>;
	};

	iocfg_tm: iocfg_tm@11f30000 {
		compatible = "mediatek,iocfg_tm";
		reg = <0 0x11f30000 0 0x1000>;
	};

	eint: apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6885-pinctrl";
		reg_bases = <&gpio>,
			    <&iocfg_rm>,
			    <&iocfg_bm>,
			    <&iocfg_lm>,
			    <&iocfg_lb>,
			    <&iocfg_rt>,
			    <&iocfg_lt>,
			    <&iocfg_tm>;
		reg_base_eint = <&eint>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <&pio 0 0 220>;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <4>;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-parent = <&gic>;
	};

	msdc0: msdc@11230000 {
		compatible = "mediatek,msdc", "syscon";
		reg = <0 0x11230000 0 0x10000>;
		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
		#clock-cells = <1>;
	};

	msdc1: msdc@11240000{
		compatible = "mediatek,msdc";
		reg = <0 0x11240000 0 0x1000>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0 0x11f50000 0 0x1000>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0 0x11e10000 0 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
	};

	spmtwam: spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_HIGH>;
		spm_twam_con = <0xa0>;
		spm_twam_window_len = <0xa4>;
		spm_twam_idle_sel = <0xa8>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
	};

	srclken@10006500 {
		compatible = "mediatek,srclken";
		reg = <0 0x10006500 0 0x1000>;
	};

	toprgu: toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
		interrupts = <GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0 0x10008000 0 0x1000>;
		interrupts = <GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0 0x1000a000 0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_HIGH>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmixed: apmixed@1000c000 {
		compatible = "mediatek,apmixed", "syscon";
		reg = <0 0x1000c000 0 0xe00>;
		#clock-cells = <1>;
	};

	fhctl-new@1000ce00 {
			compatible = "mediatek,mt6885-fhctl";
			reg = <0 0x1000ce00 0 0x200>,
				  <0 0x1000c000 0 0xe00>;
			map0 {
				domain = "top";
				method = "fhctl-mcupm";
				armpll_ll {
					fh-id = <0>;
					pll-id = <0>;
					perms = <0x18>;
				};
				armpll_bl0 {
					fh-id = <1>;
					pll-id = <1>;
					perms = <0x18>;
				};
				armpll_bl1 {
					fh-id = <2>;
					pll-id = <2>;
					perms = <0x18>;
				};
				armpll_bl2 {
					fh-id = <3>;
					pll-id = <3>;
					perms = <0x18>;
				};
				armpll_bl3 {
					fh-id = <4>;
					pll-id = <4>;
					perms = <0x18>;
				};
				ccipll {
					fh-id = <5>;
					pll-id = <5>;
					perms = <0x18>;
				};
				mfgpll {
					fh-id = <6>;
					pll-id = <6>;
				};
				mpll {
					fh-id = <8>;
					pll-id = <8>;
				};
				mmpll {
					fh-id = <9>;
					pll-id = <9>;
				};
				mainpll {
					fh-id = <10>;
					pll-id = <10>;
				};
				msdcpll {
					fh-id = <11>;
					pll-id = <11>;
				};
				adsppll {
					fh-id = <12>;
					pll-id = <12>;
				};
				apupll {
					fh-id = <13>;
					pll-id = <13>;
				};
				tvdpll {
					fh-id = <14>;
					pll-id = <14>;
				};
			};
	};

	pwrap: pwrap@10026000 {
		compatible = "mediatek,mt6885-pwrap";
		reg = <0 0x10026000 0 0x1000>,
		<0 0x10028000 0 0x1000>;
		reg-names = "pwrap","spi_mst";
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_PMIC_CG_AP>,
			 <&infracfg_ao INFRACFG_AO_PMIC_CG_TMR>,
			 <&topckgen TOP_MUX_PWRAP_ULPOSC>,
			 <&topckgen TOP_OSC_D10>;
		clock-names = "spi", "wrap", "ulposc", "ulposc_osc";

		main_pmic: mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <&pio>;
			interrupts = <222 IRQ_TYPE_LEVEL_HIGH 222 0>;
			status = "okay";

			pmic_oc_debug: pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
			};
		};
	};

	pwraph: pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <&pwrap>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <&disp_pwm 0 39385>;
			max-brightness = <255>;
			pwm-names = "lcd-backlight";
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0 0x10026000 0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x1000e000 0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0 0x1000f000 0 0x1000>;
	};

	keypad: kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_RISING>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	dvfsrc: dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0 0x10012000 0 0x1000>,
			<0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>;
	};

	boot_dramboost: boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0 0x10014000 0 0x400>;
	};

	dpmaif:dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
			<0 0x1022D000 0 0x1000>, /*PD_UL*/
			<0 0x1022C000 0 0x1000>, /*PD_MD_MISC*/
			<0 0x1022E000 0 0x1000>; /*SRAM*/
		interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH>; /*209+32=241*/
		mediatek,dpmaif_capability = <14>;
		/*clocks = ; clock-names = ; set in mddriver node */
	};

	mddriver:mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <6>; /* bit0~3: CLDMA|CCIF|DPMAIF */
		mediatek,md_id = <0>;
		mediatek,cldma_capability = <14>;
		reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
			<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
		interrupts = <GIC_SPI 78 IRQ_TYPE_EDGE_RISING>,
				/*MDWDT*/
			     <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>,
				/*CCIF0 194/226*/
			     <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>;
				/*CCIF0 195/227*/
		clocks = <&scpsys SCP_SYS_MD1>,
			<&infracfg_ao INFRACFG_AO_DPMAIF_MAIN_CG>,
			<&infracfg_ao INFRACFG_AO_CLDMA_BCLK_CK>,
			<&infracfg_ao INFRACFG_AO_CCIF_AP_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF_MD_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF1_AP_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF1_MD_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF2_AP_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF2_MD_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF4_MD_CG>,
			<&infracfg_ao INFRACFG_AO_CCIF5_MD_CG>;
		clock-names = "scp-sys-md1-main",
			"infra-dpmaif-clk",
			"infra-dpmaif-blk-clk",
			"infra-ccif-ap",
			"infra-ccif-md",
			"infra-ccif1-ap",
			"infra-ccif1-md",
			"infra-ccif2-ap",
			"infra-ccif2-md",
			"infra-ccif4-md",
			"infra-ccif5-md";
	};

	radio_md_cfg:radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
	};

	md_auxadc:md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <&auxadc 2>;
		io-channel-names = "md-channel";
	};

	gpio_usage_mapping: gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0 0x10014400 0 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014800 0 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014c00 0 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0 0x10015000 0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0 0x10017000 0 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&topckgen TOP_CLK13M>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0 0x10019000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001e000 0 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001f000 0 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10020000 0 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x10021000 0 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10022000 0 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10023000 0 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10024000 0 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x10025000 0 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0 0x1021a000 0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x00000000>;
		page-size = <0x200000>;
		interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH>;
	};

	device_mpu_sub@1021b000 {
		compatible = "mediatek,device_mpu_sub";
		reg = <0 0x1021b000 0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x00000000>;
		page-size = <0x200000>;
		interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0 0x10208000 0 0x1000>,
			  <0 0x10001000 0 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		reg = <0 0x1030d000 0 0x1000>;
		prot-base = <0x0 0x40000000>;
		prot-size = <0x4 0x00000000>;
		page-size = <0x200000>;
		interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x28000>,
			<0 0x10440000 0 0x10000>,
			<0 0x10450000 0 0x100>,
			<0 0x10451000 0 0x4>,
			<0 0x10451004 0 0x4>,
			<0 0x10460000 0 0x100>,
			<0 0x10461000 0 0x4>,
			<0 0x10461004 0 0x4>,
			<0 0x10470000 0 0x100>,
			<0 0x10471000 0 0x4>,
			<0 0x10471004 0 0x4>,
			<0 0x10480000 0 0x100>,
			<0 0x10481000 0 0x4>,
			<0 0x10481004 0 0x4>,
			<0 0x10490000 0 0x100>,
			<0 0x10491000 0 0x4>,
			<0 0x10491004 0 0x4>;

		reg-names = "sspm_base",
			"cfgreg",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox4_base",
			"mbox4_set",
			"mbox4_clr";

		interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 244 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 245 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 246 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>;

		interrupt-names = "ipc",
			"mbox0",
			"mbox1",
			"mbox2",
			"mbox3",
			"mbox4";
	};

	/* ATF logger SW IRQ number 535 = 32 + 503 */
	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <GIC_SPI 503 IRQ_TYPE_EDGE_RISING>;
	};

	/* Trustonic Mobicore SW IRQ number 536 = 32 + 504 */
	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <GIC_SPI 504 IRQ_TYPE_EDGE_RISING>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <GIC_SPI 505 IRQ_TYPE_EDGE_RISING>;
	};

	/* Microtrust SW IRQ number 506(538) ~ 511(543) */
	utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 506 IRQ_TYPE_EDGE_RISING>,
			<GIC_SPI 507 IRQ_TYPE_EDGE_RISING>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	infraao_scp_0@10500000 {
		compatible = "mediatek,infraao_scp_0";
		reg = <0 0x10500000 0 0x2fb000>;
	};

	infraao_scp_1@107fb000 {
		compatible = "mediatek,infraao_scp_1";
		reg = <0 0x107fb000 0 0x1000>;
	};

	infraao_scp_2@107fc000 {
		compatible = "mediatek,infraao_scp_2";
		reg = <0 0x107fc000 0 0x1000>;
	};

	infraao_scp_3@107fd000 {
		compatible = "mediatek,infraao_scp_3";
		reg = <0 0x107fd000 0 0x1000>;
	};

	infraao_scp_4@107fe000 {
		compatible = "mediatek,infraao_scp_4";
		reg = <0 0x107fe000 0 0x1000>;
	};

	infraao_scp_5@107ff000 {
		compatible = "mediatek,infraao_scp_5";
		reg = <0 0x107ff000 0 0x1000>;
	};

	adsp_common: adsp_common@10800000 {
		compatible = "mediatek,adsp_common";
		reg = <0 0x1080b000 0 0x50>, /* CFG SECURE */
			<0 0x10806000 0 0x100>, /* MBOX0 base */
			<0 0x10806100 0 0x4>, /* MBOX0 set */
			<0 0x1080610c 0 0x4>, /* MBOX0 clr */
			<0 0x10806104 0 0x4>, /* MBOX0 send */
			<0 0x10806108 0 0x4>, /* MBOX0 recv */
			<0 0x1080b050 0 0x4>, /* MBOX0 init */
			<0 0x10807000 0 0x100>, /* MBOX1 base */
			<0 0x10807100 0 0x4>, /* MBOX1 set */
			<0 0x1080710c 0 0x4>, /* MBOX1 clr */
			<0 0x10807104 0 0x4>, /* MBOX1 send */
			<0 0x10807108 0 0x4>, /* MBOX1 recv */
			<0 0x1080b054 0 0x4>, /* MBOX1 init */
			<0 0x10808000 0 0x100>, /* MBOX2 base */
			<0 0x10808100 0 0x4>, /* MBOX2 set */
			<0 0x1080810c 0 0x4>, /* MBOX2 clr */
			<0 0x10808104 0 0x4>, /* MBOX2 send */
			<0 0x10808108 0 0x4>, /* MBOX2 recv */
			<0 0x1080b058 0 0x4>, /* MBOX2 init */
			<0 0x10809000 0 0x100>, /* MBOX3 base */
			<0 0x10809100 0 0x4>, /* MBOX3 set */
			<0 0x1080910c 0 0x4>, /* MBOX3 clr */
			<0 0x10809104 0 0x4>, /* MBOX3 send */
			<0 0x10809108 0 0x4>, /* MBOX3 recv */
			<0 0x1080b05c 0 0x4>, /* MBOX3 init */
			<0 0x10720180 0 0x4>; /* CLK cg */
		reg-names = "cfg_secure",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_send",
			"mbox0_recv",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_send",
			"mbox1_recv",
			"mbox1_init",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox2_send",
			"mbox2_recv",
			"mbox2_init",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox3_send",
			"mbox3_recv",
			"mbox3_init",
			"clock_cg";
		interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH>, /* MBOX0 */
			<GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH>, /* MBOX1 */
			<GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>, /* MBOX2 */
			<GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH>; /* MBOX3 */
		interrupt-names = "mbox0",
			"mbox1",
			"mbox2",
			"mbox3";
		#mbox-cells = <1>;
		clocks = <&scpsys SCP_SYS_ADSP>, /* add ck cg later */
			<&topckgen TOP_MUX_ADSP>,
			<&clk26m>,
			<&topckgen TOP_ADSPPLL_CK>,
			<&topckgen TOP_MUX_SCP>;
		clock-names = "scp_sys_adsp", /* add ck cg later */
			"clk_top_adsp_sel",
			"clk_top_clk26m",
			"clk_top_adsppll",
			"clk_top_scp_sel";
		adsp-rsv-ipidma-a = <0x100000>;
		adsp-rsv-ipidma-b = <0x100000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-logger-b = <0x80000>;
		adsp-rsv-c2c = <0x40000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-dbg-dump-b = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-core-dump-b = <0x400>;
		adsp-rsv-audio = <0x5c0000>;
	};

	adsp_core0: adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		reg = <0 0x10800000 0 0x6000>, /* CFG */
			<0 0x10840000 0 0x9000>, /* ITCM */
			<0 0x10820000 0 0x8000>; /* DTCM */
		system = <0 0x56000000 0 0x700000>;
		interrupts = <GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>;
		mboxes = <&adsp_common 0>, /*channel 0*/
			<&adsp_common 1>; /*channel 1*/
		feature_control_bits = <0x2703ff>;
	};

	adsp_core1: adsp_core1@10850000 {
		compatible = "mediatek,adsp_core_1";
		reg = <0 0x10800000 0 0x6000>, /* CFG */
			<0 0x10870000 0 0x9000>, /* ITCM */
			<0 0x10850000 0 0x8000>; /* DTCM */
		system = <0 0x56700000 0 0x700000>;
		interrupts = <GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH>;
		mboxes = <&adsp_common 2>, /*channel 2*/
			<&adsp_common 3>; /*channel 3*/
		feature_control_bits = <0x18F00F>;
	};

	mcucfg: mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x0c530000 0 0x10000>;
	};

#ifdef CONFIG_MTK_CONFIG_M4U
	m4u@10205000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10205000 0 0x1000>;
	};
#endif
#ifdef CONFIG_MTK_IOMMU_V2
	iommu0: m4u@1411a000  {
		cell-index = <0>;
		compatible = "mediatek,iommu_v0";
		reg = <0 0x1411a000 0 0x1000>;
		mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb5>,
				<&smi_larb7 &smi_larb11 &smi_larb14>,
				<&smi_larb17 &smi_larb19 &smi_larb20>;
		interrupts = <GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_SMI_INFRA>,
		       <&dispsys_config MM_SMI_IOMMU>,
		       <&scpsys SCP_SYS_DIS>;
		clock-names = "disp-infra-ck", "disp-iommu-ck", "power";
		#iommu-cells = <1>;
	};

	iommu1: m4u@1f027000{
		cell-index = <1>;
		compatible = "mediatek,iommu_v0";
		reg = <0 0x1f027000 0 0x1000>;
		mediatek,larbs = <&smi_larb2 &smi_larb3 &smi_larb4>,
				<&smi_larb8 &smi_larb9 &smi_larb13>,
				<&smi_larb16 &smi_larb18>;
		interrupts = <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_SMI2>,
		       <&scpsys SCP_SYS_MDP>;
		clock-names = "mdp-smi2-ck", "power";
		#iommu-cells = <1>;
	};

	iommu2: m4u@19010000  {
		cell-index = <2>;
		compatible = "mediatek,iommu_v0";
		reg = <0 0x19010000 0 0x1000>;
		interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&apu_conn APU_CONN_IOMMU_0_CG>,
		       <&scpsys SCP_SYS_VPU>;
		clock-names = "clock", "power";
		#iommu-cells = <1>;
	};

	iommu3: m4u@19015000  {
		cell-index = <3>;
		compatible = "mediatek,iommu_v0";
		reg = <0 0x19015000 0 0x1000>;
		interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&apu_conn APU_CONN_IOMMU_1_CG>,
		       <&scpsys SCP_SYS_VPU>;
		clock-names = "clock", "power";
		#iommu-cells = <1>;
	};

	iommu0_bank1: m4u@1411b000 {
		cell-index = <0>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0 0x1411b000 0 0x1000>;
		interrupts = <GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu0_bank2: m4u@1411c000 {
		cell-index = <0>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0 0x1411c000 0 0x1000>;
		interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu0_bank3: m4u@1411d000 {
		cell-index = <0>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0 0x1411d000 0 0x1000>;
		interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu1_bank1: m4u@1f028000 {
		cell-index = <1>;
		compatible = "mediatek,bank1_m4u1";
		reg = <0 0x1f028000 0 0x1000>;
		interrupts = <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu1_bank2: m4u@1f029000 {
		cell-index = <1>;
		compatible = "mediatek,bank2_m4u1";
		reg = <0 0x1f029000 0 0x1000>;
		interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu1_bank3: m4u@1f02a000 {
		cell-index = <1>;
		compatible = "mediatek,bank3_m4u1";
		reg = <0 0x1f02a000 0 0x1000>;
		interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu2_bank1: m4u@19011000 {
		cell-index = <2>;
		compatible = "mediatek,bank1_m4u2";
		reg = <0 0x19011000 0 0x1000>;
		interrupts = <GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu2_bank2: m4u@19012000 {
		cell-index = <2>;
		compatible = "mediatek,bank2_m4u2";
		reg = <0 0x19012000 0 0x1000>;
		interrupts = <GIC_SPI 395 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu2_bank3: m4u@19013000 {
		cell-index = <2>;
		compatible = "mediatek,bank3_m4u2";
		reg = <0 0x19013000 0 0x1000>;
		interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu3_bank1: m4u@19016000 {
		cell-index = <3>;
		compatible = "mediatek,bank1_m4u3";
		reg = <0 0x19016000 0 0x1000>;
		interrupts = <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu3_bank2: m4u@19017000 {
		cell-index = <3>;
		compatible = "mediatek,bank2_m4u3";
		reg = <0 0x19017000 0 0x1000>;
		interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu3_bank3: m4u@19018000 {
		cell-index = <3>;
		compatible = "mediatek,bank3_m4u3";
		reg = <0 0x19018000 0 0x1000>;
		interrupts = <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu0_sec: m4u@1411e000 {
		cell-index = <0>;
		compatible = "mediatek,sec_m4u0";
		reg = <0 0x1411e000 0 0x1000>;
		interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu1_sec: m4u@1f02b000 {
		cell-index = <0>;
		compatible = "mediatek,sec_m4u1";
		reg = <0 0x1f02b000 0 0x1000>;
		interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu2_sec: m4u@19014000 {
		cell-index = <0>;
		compatible = "mediatek,sec_m4u2";
		reg = <0 0x19014000 0 0x1000>;
		interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
	};

	iommu3_sec: m4u@19019000 {
		cell-index = <0>;
		compatible = "mediatek,sec_m4u3";
		reg = <0 0x19019000 0 0x1000>;
		interrupts = <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH>;
	};

#endif
	devapc@10207000 {
		compatible = "mediatek,mt6885-devapc";
		reg = <0 0x10207000 0 0x1000>,
			<0 0x11021000 0 0x1000>,
			<0 0x11022000 0 0x1000>,
			<0 0x10030000 0 0x1000>,
			<0 0x1020e000 0 0x1000>,
			<0 0x10033000 0 0x1000>,
			<0 0x0010c000 0 0x1000>;
		interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_DEVICE_APC_CG>;
		clock-names = "devapc-infra-clock";
	};

	hwrng: hwrng {
		compatible = "mediatek,mt67xx-rng";
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x1020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x1020c000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <13000000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0 0x1020f000 0 0x1000>;
		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0 0x10211000 0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0 0x10212000 0 0x80>,
			<0 0x10212100 0 0x80>,
			<0 0x10212200 0 0x80>,
			<0 0x10212300 0 0x80>;
		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 156 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>;
		nr_channel = <4>;
		clocks = <&infracfg_ao INFRACFG_AO_CQ_DMA_CG>;
		clock-names = "cqdma";
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0 0x10213000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0 0x10215000 0 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0 0x10216000 0 0x1000>;
	};

	mipi_rx_ana_csi0@10217000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0 0x10217000 0 0x1000>;
	};

	mipi_rx_ana_csi1@10218000 {
		compatible = "mediatek,mipi_rx_ana_csi1";
		reg = <0 0x10218000 0 0x1000>;
	};

	emicen: emicen@10219000 {
		compatible = "mediatek,mt6885-emicen",
			     "mediatek,common-emicen";
		reg = <0 0x10219000 0 0x1000>,
		      <0 0x1021d000 0 0x1000>;
		mediatek,emi-reg = <&emichn>;
		a2d_disph = <14>;
	};

	emiisu {
		compatible = "mediatek,mt6885-emiisu",
			     "mediatek,common-emiisu";
		ctrl_intf = <0>;
	};

#ifdef CONFIG_MTK_CONFIG_M4U
	m4u@10220000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10220000 0 0x1000>;
	};

	m4u@10221000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10221000 0 0x1000>;
	};

	m4u@10222000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10222000 0 0x1000>;
	};

	m4u@10223000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10223000 0 0x1000>;
	};

	m4u@10224000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10224000 0 0x1000>;
	};
#endif

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021a000 0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021b000 0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0 0x1021c000 0 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021d000 0 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021e000 0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0 0x1021f000 0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0 0x1021b400 0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021b800 0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021bc00 0 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0 0x1021c000 0 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0 0x1021d000 0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0 0x1021e000 0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0 0x1021f000 0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0 0x10225000 0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x10225000 0 0x1000>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6885-emimpu",
			     "mediatek,common-emimpu";
		reg = <0 0x10226000 0 0x1000>,
		      <0 0x10225000 0 0x1000>;
		mediatek,emi-reg = <&emicen>;
		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_HIGH>;
		region_cnt = <32>;
		domain_cnt = <16>;
		addr_align = <16>;
		ap_region = <31>;
		ap_apc = <0 5 5 5 2 0 6 5>,
			 <0 0 5 0 0 0 5 5>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 16>,
			<0x200 0x00000003 16>,
			<0x1f0 0x80000000 1>;
		clear_md = <0x1fc 0x80000000 1>;
		ctrl_intf = <1>;
		slverr = <0>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0 0x10227000 0 0x1000>;
	};

	dvfsp: dvfsp@0011bc00 {
		compatible = "mediatek,mt6885-dvfsp";
		reg = <0 0x0011bc00 0 0x1400>,
		      <0 0x0011bc00 0 0x1400>;
		state = <1>;
		imax_state = <2>;
		change_flag = <0>;
		proc1-supply = <&mt6315_6_vbuck1>;
		proc2-supply = <&mt6315_6_vbuck3>;
		little-rise-time = <1000>;
		little-down-time = <750>;
		big-rise-time = <1000>;
		big-down-time = <750>;
		L-table = <2000 96 1 1
			   1933 92 1 1
			   1866	88 1 1
			   1800 83 1 1
			   1733 80 1 1
			   1666 75 1 1
			   1548 71 1 1
			   1475 66 2 1
			   1375 64 2 1
			   1275 58 2 1
			   1175 54 2 1
			   1075 49 2 1
			    999 46 2 1
			    925 43 2 1
			    850 40 2 1
			    774 38 2 1 >;

		B-table = <2200 100 1 1
			   2133 96 1 1
			   2066	92 1 1
			   2000 88 1 1
			   1933 84 1 1
			   1866 80 1 1
			   1800 75 1 1
			   1651 70 1 1
			   1503 64 1 1
			   1414 61 2 1
			   1295 57 2 1
			   1176 53 2 1
			   1087 49 2 1
			    998 46 2 1
			    909 43 2 1
			    850 40 2 1 >;

		CCI-table = <1400 96 2 1
			     1353 92 2 1
			     1306 88 2 1
			     1260 84 2 1
			     1190 78 2 1
			     1155 75 2 1
			     1120 71 2 1
			      984 64 2 1
			      917 62 2 1
			      827 58 2 1
			      737 54 2 2
			      669 51 2 2
			      579 47 2 2
			      512 44 2 2
			      445 41 2 2
			      400 38 2 2 >;

	};

	mt_cpufreq: mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
	};

	cpumssv: cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0>;
	};

	gce_clock: gce_clock@10228000 {
		compatible = "mediatek,gce_clock", "syscon";
		reg = <0 0x10228000 0 0x1000>;
		#clock-cells = <1>;
	};

	gce_mbox: gce_mbox@10228000 {
		compatible = "mediatek,mt6885-gce";
		reg = <0 0x10228000 0 0x4000>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		clock-names = "gce", "gce-timer";
		clocks = <&infracfg_ao INFRACFG_AO_GCE_CG>,
			<&infracfg_ao INFRACFG_AO_GCE_26M>;
	};

	gce_mbox_sec: gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x10228000 0 0x4000>;
		#mbox-cells = <3>;
		mboxes = <&gce_mbox 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clock-names = "gce";
		clocks = <&infracfg_ao INFRACFG_AO_GCE_CG>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022c000 0 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022d000 0 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022e000 0 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022f000 0 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6885-dramc",
			     "mediatek,common-dramc";
		reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
			<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
			<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
			<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
			<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
			<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
			<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
			<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
			<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
			<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
			<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
			<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
			<0 0x10236000 0 0x1000>, /* DDRPHY NAO CHA */
			<0 0x10246000 0 0x1000>, /* DDRPHY NAO CHB */
			<0 0x10256000 0 0x1000>, /* DDRPHY NAO CHC */
			<0 0x10266000 0 0x1000>, /* DDRPHY NAO CHD */
			<0 0x10006000 0 0x1000>; /* SLEEP BASE */
		mr4_version = <1>;
		mr4_rg = <0x0090 0x0000ffff 0>;
		fmeter_version = <1>;
		crystal_freq = <52>;
		pll_id = <0x050c 0x00000100 8>;
		shu_lv = <0x050c 0x00030000 16>;
		shu_of = <0x700>;
		sdmpcw = <0x0704 0xffff0000 16>,
			 <0x0724 0xffff0000 16>;
		prediv = <0x0708 0x000c0000 18>,
			 <0x0728 0x000c0000 18>;
		posdiv = <0x0708 0x00000007 0>,
			 <0x0728 0x00000007 0>;
		ckdiv4 = <0x0874 0x00000004 2>,
			 <0x0874 0x00000004 2>;
		pll_md = <0x0744 0x00000100 8>,
			 <0x0744 0x00000100 8>;
		cldiv2 = <0x08b4 0x00000002 1>,
			 <0x08b4 0x00000002 1>;
		fbksel = <0x070c 0x00000040 6>,
			 <0x070c 0x00000040 6>;
		dqsopen = <0x0870 0x00100000 20>,
			 <0x0870 0x00100000 20>;
		dqopen = <0x0870 0x00200000 21>,
			 <0x0870 0x00200000 21>;
		ckdiv4_ca = <0x0b74 0x00000004 2>,
			 <0x0b74 0x00000004 2>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0 0x10230000 0 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0 0x10232000 0 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0 0x10234000 0 0x1000>;
	};

	emichn: emichn@10235000 {
		compatible = "mediatek,mt6885-emichn",
			     "mediatek,common-emichn";
		reg = <0 0x10235000 0 0x1000>,
		      <0 0x10245000 0 0x1000>,
		      <0 0x10255000 0 0x1000>,
		      <0 0x10265000 0 0x1000>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10236000 0 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x10238000 0 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0 0x1023a000 0 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0 0x1023c000 0 0x1000>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
	};

	apdma: dma-controller@11000a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0 0x11000a80 0 0x80>,
		      <0 0x11000b00 0 0x80>,
		      <0 0x11000b80 0 0x80>,
		      <0 0x11000c00 0 0x80>;
		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_AP_DMA_CG>;
		clock-names = "apdma";
		#dma-cells = <1>;
		dma-bits = <34>;
	};

	apuart0: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk26m>, <&infracfg_ao INFRACFG_AO_UART0_CG>;
		clock-names = "baud", "bus";
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&clk26m>, <&infracfg_ao INFRACFG_AO_UART1_CG>;
		clock-names = "baud", "bus";
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	usb0:usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0 0x11200000 0 0x10000>,
			<0 0x11203e00 0 0x100>,
			<0 0x11e40000 0 0x10000>;
		reg-names = "ssusb_base",
				"ssusb_ippc",
				"ssusb_sif2";
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "musb-hdrc";
		debug_level = <6>;
		fpga_i2c_physical_base = <0x11d01100>;
	};

	usbphy0:usbphy {
		compatible = "usb-nop-xceiv";
	};

	usb3_phy {
		compatible = "mediatek,usb3_phy";
		reg = <0 0x11e40000 0 0x10000>;
		reg-names = "sif_base";
		clocks = <&infracfg_ao INFRACFG_AO_SSUSB_CG>,
			 <&infracfg_ao INFRACFG_AO_SSUSB_XHCI_CG>;
		clock-names = "ssusb_clk", "sys_ck";
		#phy-cells = <1>;
	};

	mtu3_0:mtu3_0@11200000 {
		compatible = "mediatek,mt6885-mtu3";
		reg = <0 0x11201000 0 0x3000>,
		      <0 0x11203e00 0 0x100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "ssusb_mac";
		clocks = <&infracfg_ao INFRACFG_AO_SSUSB_CG>,
			   <&infracfg_ao INFRACFG_AO_SSUSB_XHCI_CG>;
		clock-names = "sys_ck", "rel_clk";
		phy-cells = <1>;
		phys = <&usb0phy 0>;
		phy-names = "port0_phy";
		extcon = <&extcon_usb>;
		dr_mode = "otg";
	};

	xhci0:usb_xhci@11200000 {
		compatible = "mediatek,mt67xx-xhci";
		reg = <0 0x11200000 0 0x1000>;
		reg-names = "mac";
		interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "xhci";
		clocks = <&infracfg_ao INFRACFG_AO_SSUSB_XHCI_CG>;
		clock-names = "sys_ck";
		phys = <&usb0phy 0>;
		phy-names = "port0_phy";
	};

	usb0phy:usb0phy@11e40000 {
		compatible = "mediatek,mt6885-phy";
		reg = <0 0x11e40000 0 0x10000>,
			  <0 0x11203e00 0 0x100>;
		reg-names = "sif_base", "ippc";
		#phy-cells = <1>;
	};

	extcon_usb: extcon_usb {
		compatible = "mediatek,extcon-usb";
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <0>;
	};

	mmc0: mmc@11230000 {
	      compatible = "mediatek,mt6885-mmc";
	      reg = <0 0x11230000 0 0x1000>;
	      interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
	      clocks = <&clk12m>,
		       <&clk12m>,
		       <&clk12m>;
	      clock-names = "source", "hclk", "source_cg";
	      status = "disabled";
	};

	mmc_fixed_3v3: fixedregulator@0 {
		compatible = "regulator-fixed";
		status = "disabled";
	};

	mmc_fixed_1v8_io: fixedregulator@1 {
		compatible = "regulator-fixed";
		status = "disabled";
	};

	ufshci:ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0 0x11270000 0 0x2300>;
		interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;

		#ifndef CONFIG_FPGA_EARLY_PORTING
		clocks =
			<&infracfg_ao INFRACFG_AO_UFS_CG>,
			<&infracfg_ao INFRACFG_AO_UNIPRO_SYSCLK_CG>,
			<&infracfg_ao INFRACFG_AO_UFS_MP_SAP_BCLK_CG>,
			<&infracfg_ao INFRACFG_AO_AES_UFSFDE_CG>,
			<&topckgen TOP_MUX_AES_UFSFDE>,
			<&topckgen TOP_UNIVPLL_D6>,
			<&topckgen TOP_MAINPLL_D4>;
		clock-names =
			"ufs-clk",
			"ufs-unipro-clk",
			"ufs-mp-clk",
			"ufs-crypto-clk",
			"ufs-vendor-crypto-clk-mux",
			"ufs-vendor-crypto-normal-parent-clk",
			"ufs-vendor-crypto-perf-parent-clk";
		freq-table-hz =
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>,
			<0 0>;
		#endif

		/* Regulators */
		/* In MT67xx, only VCC is available to be controlled by UFS */
		/* driver */
		/* VCCQ2:  Provided by external LDO. SW control is not */
		/* necessary */
		/* VCCQ: Not supported by current UFS devices */
		#ifndef CONFIG_FPGA_EARLY_PORTING
		vcc-supply = <&mt_pmic_vemc_ldo_reg>;
		vcc-fixed-regulator;
		#endif

		/* Number of lanes available per direction - either 1 or 2 */
		lanes-per-direction = <2>;

		/* Auto-Hibern8 Timer. Unit: ms	(0 means disabled) */
		mediatek,auto-hibern8-timer = <10>;

		/* System Suspend Level */
		mediatek,spm-level = <3>;

		/* Runtime Suspend Configuration */
		/* 1. Runtime PM on/off (on: 1, off: 0) */
		mediatek,rpm-enable = <1>;

		/* 2. Auto Suspend Delay. Unit: ms */
		mediatek,rpm-autosuspend-delay = <2000>;

		/* 3. Runtime Suspend Level */
		mediatek,rpm-level = <3>;

		/* Performance Mode */
		mediatek,perf-crypto-vcore = <2>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0 0x11fa0000 0 0xc000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0 0x1023d000 0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0 0x1023e000 0 0x1000>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0 0x1023f000 0 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10240000 0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10242000 0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10244000 0 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10246000 0 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10248000 0 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1024a000 0 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0 0x1024c000 0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024d000 0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024e000 0 0x1000>;
	};

#ifdef CONFIG_MTK_CONFIG_M4U
	m4u@1024f000 {
		compatible = "mediatek,m4u";
		reg = <0 0x1024f000 0 0x1000>;
	};

	m4u@10250000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10250000 0 0x1000>;
	};

	m4u@10251000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10251000 0 0x1000>;
	};

	m4u@10252000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10252000 0 0x1000>;
	};

	m4u@10253000 {
		compatible = "mediatek,m4u";
		reg = <0 0x10253000 0 0x1000>;
	};
#endif
	mm_vpu_m0_sub_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x10254000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x10255000 0 0x1000>;
	};

	axi2acp_sub_common@10256000 {
		compatible = "mediatek,axi2acp_sub_common";
		reg = <0 0x10256000 0 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10250000 0 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10252000 0 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10254000 0 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10256000 0 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10258000 0 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1025a000 0 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0 0x1025c000 0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0 0x1025d000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x1025e000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1025f000 0 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10260000 0 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10262000 0 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10264000 0 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10266000 0 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10268000 0 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x1026a000 0 0x2000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x10309000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030a000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030b000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030c000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030d000 0 0x1000>;
	};

	mdp_gce_clock: mdp_gce_clock@10318000 {
		compatible = "mediatek,mdp_gce_clock", "syscon";
		reg = <0 0x10318000 0 0x1000>;
		#clock-cells = <1>;
	};

	gce_mbox_m: gce_mbox_m@10318000 {
		compatible = "mediatek,mailbox-gce", "mediatek,mt6885-gce";
		reg = <0 0x10318000 0 0x4000>;
		interrupts = <GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
		default_tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
			/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
			/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>;
		clock-names = "gce", "gce-timer";
		clocks = <&infracfg_ao INFRACFG_AO_GCE2_CG>,
			<&infracfg_ao INFRACFG_AO_GCE_26M>;
	};

	gce_mbox_m_sec: gce_mbox_m_sec@10318000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0 0x10318000 0 0x4000>;
		#mbox-cells = <3>;
		mboxes = <&gce_mbox_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		clock-names = "gce";
		clocks = <&infracfg_ao INFRACFG_AO_GCE2_CG>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce_mbox>;
		mmsys_config = <&mdpsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce_mbox 23 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 23 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
			<&gce_mbox_sec 11 0 CMDQ_THR_PRIO_1>;
		token_user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
		token_gpr_set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
	};

	cmdq-bw-mon {
		compatible = "mediatek,cmdq-bw-mon";
		mboxes = <&gce_mbox 22 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
		smi_mon = <&smi_common>, <&mdp_smi_common>;
		bw_mon_gpr = /bits/ 8 <GCE_GPR_R13>;
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0 0x10318000 0 0x4000>;
		mmsys_config = <&mdpsys_config>;
		thread_count = <24>;
		mediatek,mailbox-gce = <&gce_mbox>;
		mboxes = <&gce_mbox 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce_mbox_m 12 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 13 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 14 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 21 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 22 0 CMDQ_THR_PRIO_1>;
		disp_mutex_reg = <0x14120000 0x1000>;
		g3d_config_base = <0x13000000 0 0xffff0000>;
		mmsys_config_base = <0x14000000 1 0xffff0000>;
		disp_dither_base = <0x14010000 2 0xffff0000>;
		mm_na_base = <0x14020000 3 0xffff0000>;
		imgsys_base = <0x15020000 4 0xffff0000>;
		vdec_gcon_base = <0x18800000 5 0xffff0000>;
		venc_gcon_base = <0x18810000 6 0xffff0000>;
		conn_peri_base = <0x18820000 7 0xffff0000>;
		topckgen_base = <0x18830000 8 0xffff0000>;
		kp_base = <0x18840000 9 0xffff0000>;
		scp_sram_base = <0x10000000 10 0xffff0000>;
		infra_na3_base = <0x10010000 11 0xffff0000>;
		infra_na4_base = <0x10020000 12 0xffff0000>;
		scp_base = <0x10030000 13 0xffff0000>;
		mcucfg_base = <0x10040000 14 0xffff0000>;
		gcpu_base = <0x10050000 15 0xffff0000>;
		usb0_base = <0x10200000 16 0xffff0000>;
		usb_sif_base = <0x10280000 17 0xffff0000>;
		audio_base = <0x17000000 18 0xffff0000>;
		vdec_base = <0x17010000 19 0xffff0000>;
		msdc2_base = <0x17020000 20 0xffff0000>;
		vdec1_base = <0x17030000 21 0xffff0000>;
		msdc3_base = <0x18000000 22 0xffff0000>;
		ap_dma_base = <0x18010000 23 0xffff0000>;
		gce_base = <0x18020000 24 0xffff0000>;
		vdec2_base = <0x18040000 25 0xffff0000>;
		vdec3_base = <0x18050000 26 0xffff0000>;
		camsys_base = <0x18080000 27 0xffff0000>;
		camsys1_base = <0x180a0000 28 0xffff0000>;
		camsys2_base = <0x180b0000 29 0xffff0000>;
		dip2_cq_thread0_frame_done = <1>;
		dip2_cq_thread1_frame_done = <2>;
		dip2_cq_thread2_frame_done = <3>;
		dip2_cq_thread3_frame_done = <4>;
		dip2_cq_thread4_frame_done = <5>;
		dip2_cq_thread5_frame_done = <6>;
		dip2_cq_thread6_frame_done = <7>;
		dip2_cq_thread7_frame_done = <8>;
		dip2_cq_thread8_frame_done = <9>;
		dip2_cq_thread9_frame_done = <10>;
		dip2_cq_thread10_frame_done = <11>;
		dip2_cq_thread11_frame_done = <12>;
		dip2_cq_thread12_frame_done = <13>;
		dip2_cq_thread13_frame_done = <14>;
		dip2_cq_thread14_frame_done = <15>;
		dip2_cq_thread15_frame_done = <16>;
		dip2_cq_thread16_frame_done = <17>;
		dip2_cq_thread17_frame_done = <18>;
		dip2_cq_thread18_frame_done = <19>;
		dip2_cq_thread19_frame_done = <20>;
		dip2_cq_thread20_frame_done = <21>;
		dip2_cq_thread21_frame_done = <22>;
		dip2_cq_thread22_frame_done = <23>;
		dip2_cq_thread23_frame_done = <24>;
		dip_cq_thread0_frame_done = <33>;
		dip_cq_thread1_frame_done = <34>;
		dip_cq_thread2_frame_done = <35>;
		dip_cq_thread3_frame_done = <36>;
		dip_cq_thread4_frame_done = <37>;
		dip_cq_thread5_frame_done = <38>;
		dip_cq_thread6_frame_done = <39>;
		dip_cq_thread7_frame_done = <40>;
		dip_cq_thread8_frame_done = <41>;
		dip_cq_thread9_frame_done = <42>;
		dip_cq_thread10_frame_done = <43>;
		dip_cq_thread11_frame_done = <44>;
		dip_cq_thread12_frame_done = <45>;
		dip_cq_thread13_frame_done = <46>;
		dip_cq_thread14_frame_done = <47>;
		dip_cq_thread15_frame_done = <48>;
		dip_cq_thread16_frame_done = <49>;
		dip_cq_thread17_frame_done = <50>;
		dip_cq_thread18_frame_done = <51>;
		dip_cq_thread19_frame_done = <52>;
		dip_cq_thread20_frame_done = <53>;
		dip_cq_thread21_frame_done = <54>;
		dip_cq_thread22_frame_done = <55>;
		dip_cq_thread23_frame_done = <56>;
		ipe_event_tx_frame_done_0 = <129>;
		ipe_event_tx_frame_done_1 = <130>;
		ipe_event_tx_frame_done_2 = <131>;
		ipe_event_tx_frame_done_3 = <132>;
		ipe_event_tx_frame_done_4 = <133>;
		isp_frame_done_a = <193>;
		isp_frame_done_b = <194>;
		isp_frame_done_c = <195>;
		camsv_0_pass1_done = <196>;
		camsv_0_2_pass1_done = <197>;
		camsv_1_pass1_done = <198>;
		camsv_2_pass1_done = <199>;
		camsv_3_pass1_done = <200>;
		mraw_0_pass1_done = <201>;
		mraw_1_pass1_done = <202>;
		seninf_0_fifo_full = <203>;
		seninf_1_fifo_full = <204>;
		seninf_2_fifo_full = <205>;
		seninf_3_fifo_full = <206>;
		seninf_4_fifo_full = <207>;
		seninf_5_fifo_full = <208>;
		seninf_6_fifo_full = <209>;
		seninf_7_fifo_full = <210>;
		seninf_cam8_fifo_full = <211>;
		seninf_cam9_fifo_full = <212>;
		seninf_cam10_fifo_full = <213>;
		seninf_cam11_fifo_full = <214>;
		seninf_cam12_fifo_full = <215>;
		tg_ovrun_a_int_dly = <216>;
		tg_graberr_a_int_dly = <217>;
		tg_ovrun_b_int_dly = <218>;
		tg_graberr_b_int_dly = <219>;
		tg_ovrun_c_int = <220>;
		tg_graberr_c_int = <221>;
		tg_ovrun_m0_int = <222>;
		dma_r1_error_m0_int = <223>;
		mdp_rdma0_sof = <256>;
		mdp_rdma1_sof = <257>;
		mdp_rdma2_sof = <258>;
		mdp_rdma3_sof = <259>;
		mdp_fg0_sof = <260>;
		mdp_fg1_sof = <261>;
		mdp_aal_sof = <262>;
		mdp_aal1_sof = <263>;
		mdp_aal2_sof = <264>;
		mdp_aal3_sof = <265>;
		mdp_hdr0_sof = <266>;
		mdp_hdr1_sof = <267>;
		mdp_rsz0_sof = <268>;
		mdp_rsz1_sof = <269>;
		mdp_rsz2_sof = <270>;
		mdp_rsz3_sof = <271>;
		mdp_wrot0_sof = <272>;
		mdp_wrot1_sof = <273>;
		mdp_wrot2_sof = <274>;
		mdp_wrot3_sof = <275>;
		mdp_tdshp_sof = <276>;
		mdp_tdshp1_sof = <277>;
		mdp_tdshp2_sof = <278>;
		mdp_tdshp3_sof = <279>;
		mdp_tcc0_sof = <280>;
		mdp_tcc1_sof = <281>;
		mdp_tcc2_sof = <282>;
		mdp_tcc3_sof = <283>;
		img_dl_relay_sof = <284>;
		img_dl_relay1_sof = <285>;
		img_dl_relay2_sof = <286>;
		img_dl_relay3_sof = <287>;
		mdp_wrot3_write_frame_done = <288>;
		mdp_wrot2_write_frame_done = <289>;
		mdp_wrot1_write_frame_done = <290>;
		mdp_wrot0_write_frame_done = <291>;
		mdp_tdshp3_frame_done = <292>;
		mdp_tdshp2_frame_done = <293>;
		mdp_tdshp1_frame_done = <294>;
		mdp_tdshp0_frame_done = <295>;
		mdp_tcc3_frame_done = <296>;
		mdp_tcc2_frame_done = <297>;
		mdp_tcc1_frame_done = <298>;
		mdp_tcc0_frame_done = <299>;
		mdp_rsz3_frame_done = <300>;
		mdp_rsz2_frame_done = <301>;
		mdp_rsz1_frame_done = <302>;
		mdp_rsz0_frame_done = <303>;
		mdp_rdma3_frame_done = <304>;
		mdp_rdma2_frame_done = <305>;
		mdp_rdma1_frame_done = <306>;
		mdp_rdma0_frame_done = <307>;
		mdp_hdr1_frame_done = <308>;
		mdp_hdr0_frame_done = <309>;
		mdp_fg1_frame_done = <310>;
		mdp_fg0_frame_done = <311>;
		mdp_color1_frame_done = <312>;
		mdp_color_frame_done = <313>;
		mdp_aal3_frame_done = <314>;
		mdp_aal2_frame_done = <315>;
		mdp_aal1_frame_done = <316>;
		mdp_aal_frame_done = <317>;
		stream_done_0 = <320>;
		stream_done_1 = <321>;
		stream_done_2 = <322>;
		stream_done_3 = <323>;
		stream_done_4 = <324>;
		stream_done_5 = <325>;
		stream_done_6 = <326>;
		stream_done_7 = <327>;
		stream_done_8 = <328>;
		stream_done_9 = <329>;
		stream_done_10 = <330>;
		stream_done_11 = <331>;
		stream_done_12 = <332>;
		stream_done_13 = <333>;
		stream_done_14 = <334>;
		stream_done_15 = <335>;
		mdp_wrot3_sw_rst_done = <336>;
		mdp_wrot2_sw_rst_done = <337>;
		mdp_wrot1_rst_done = <338>;
		mdp_wrot0_rst_done = <339>;
		mdp_rdma3_sw_rst_done = <340>;
		mdp_rdma2_sw_rst_done = <341>;
		mdp_rdma1_rst_done = <342>;
		mdp_rdma0_rst_done = <343>;
		mm_mutex   = <&mdp_mutex>;
		mdp_rdma0  = <&mdp_rdma0>;
		mdp_rdma1  = <&mdp_rdma1>;
		mdp_rdma2  = <&mdp_rdma2>;
		mdp_rdma3  = <&mdp_rdma3>;
		mdp_rsz0   = <&mdp_rsz0>;
		mdp_rsz1   = <&mdp_rsz1>;
		mdp_rsz2   = <&mdp_rsz2>;
		mdp_rsz3   = <&mdp_rsz3>;
		mdp_wrot0  = <&mdp_wrot0>;
		mdp_wrot1  = <&mdp_wrot1>;
		mdp_wrot2  = <&mdp_wrot2>;
		mdp_wrot3  = <&mdp_wrot3>;
		mdp_tdshp0 = <&mdp_tdshp0>;
		mdp_tdshp1 = <&mdp_tdshp1>;
		mdp_tdshp2 = <&mdp_tdshp2>;
		mdp_tdshp3 = <&mdp_tdshp3>;
		mdp_aal0   = <&mdp_aal0>;
		mdp_aal1   = <&mdp_aal1>;
		mdp_aal2   = <&mdp_aal2>;
		mdp_aal3   = <&mdp_aal3>;
		mdp_color0 = <&mdp_color0>;
		mdp_color1 = <&mdp_color1>;
		mdp_hdr0   = <&mdp_hdr0>;
		mdp_hdr1   = <&mdp_hdr1>;
		mdp_fg0    = <&mdp_fg0>;
		mdp_fg1    = <&mdp_fg1>;
		mdp_tcc0   = <&mdp_tcc0>;
		mdp_tcc1   = <&mdp_tcc1>;
		mdp_tcc2   = <&mdp_tcc2>;
		mdp_tcc3   = <&mdp_tcc3>;
		clock-names = "GCE", "GCE_TIMER", "GCE2";
		clocks = <&infracfg_ao INFRACFG_AO_GCE_CG>,
			<&infracfg_ao INFRACFG_AO_GCE_26M>,
			<&infracfg_ao INFRACFG_AO_GCE2_CG>;
	};

	scp: scp@10700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x10500000 0 0x180000>, /* tcm */
		<0 0x10724000 0 0x1000>,	 /* cfg */
		<0 0x10721000 0 0x1000>,	 /* clk*/
		<0 0x10730000 0 0x1000>,	 /* cfg core0 */
		<0 0x10740000 0 0x1000>,	 /* cfg core1 */
		<0 0x10752000 0 0x1000>,	 /* bus tracker */
		<0 0x10760000 0 0x40000>,	 /* llc */
		<0 0x107a5000 0 0x4>,		 /* cfg_sec */
		<0 0x107fb000 0 0x100>,		 /* mbox0 base */
		<0 0x107fb100 0 0x4>,		 /* mbox0 set */
		<0 0x107fb10c 0 0x4>,		 /* mbox0 clr */
		<0 0x107a5020 0 0x4>,		 /* mbox0 init */
		<0 0x107fc000 0 0x100>,		 /* mbox1 base */
		<0 0x107fc100 0 0x4>,		 /* mbox1 set */
		<0 0x107fc10c 0 0x4>,		 /* mbox1 clr */
		<0 0x107a5024 0 0x4>,		 /* mbox1 init */
		<0 0x107fd000 0 0x100>,		 /* mbox2 base */
		<0 0x107fd100 0 0x4>,		 /* mbox2 set */
		<0 0x107fd10c 0 0x4>,		 /* mbox2 clr */
		<0 0x107a5028 0 0x4>,		 /* mbox2 init */
		<0 0x107fe000 0 0x100>,		 /* mbox3 base */
		<0 0x107fe100 0 0x4>,		 /* mbox3 set */
		<0 0x107fe10c 0 0x4>,		 /* mbox3 clr */
		<0 0x107a502c 0 0x4>,		 /* mbox3 init */
		<0 0x107ff000 0 0x100>,		 /* mbox4 base */
		<0 0x107ff100 0 0x4>,		 /* mbox4 set */
		<0 0x107ff10c 0 0x4>,		 /* mbox4 clr */
		<0 0x107a5030 0 0x4>;		 /* mbox4 init */

		reg-names = "scp_sram_base",
			"scp_cfgreg",
			"scp_clkreg",
			"scp_cfgreg_core0",
			"scp_cfgreg_core1",
			"scp_bus_tracker",
			"scp_l1creg",
			"scp_cfgreg_sec",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_init",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox2_init",
			"mbox3_base",
			"mbox3_set",
			"mbox3_clr",
			"mbox3_init",
			"mbox4_base",
			"mbox4_set",
			"mbox4_clr",
			"mbox4_init";

		interrupts = <GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 438 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 439 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>;

		 interrupt-names = "ipc0",
			"ipc1",
			"mbox0",
			"mbox1",
			"mbox2",
			"mbox3",
			"mbox4";

		core_0 = "enable";
		scp_sramSize = <0x00180000>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10900000 0 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10940000 0 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a00000 0 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0 0x10a40000 0 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0 0x0c000000 0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0 0x0c400000 0 0x40000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0 0x10200b00 0 0x10000>;

		mediatek,enabled = <1>;
		mediatek,chain_length = <0x1940>;
		mediatek,rg_dfd_timeout = <0xa0>;
	};

	dfd_cache: dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0>;
		mediatek,l2c_trigger = <0>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0 0x0d000000 0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0 0x0d020000 0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0 0x0d030000 0 0x10000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0 0x0d040000 0 0x100>, /* dem base */
		      <0 0x0d01a000 0 0x1000>, /* dbgao base */
		      <0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
		      <0 0x0d010000 0 0x1000>, /* bus tracer etb base */
		      <0 0x0d040800 0 0x100>, /* infra bus tracer base */
		      <0 0x0d040900 0 0x100>, /* peri1 bus tracer base */
		      <0 0x0d040a00 0 0x100>; /* peri2 bus tracer base */

		mediatek,err_flag = <0xfbf8ffff>;

		/*
		 * index 0 for infra bus tracer
		 * index 1 for peri1 bus tracer
		 * index 2 for peri2 bus tracer
		 */
		mediatek,num_tracer = <3>;
		mediatek,enabled_tracer = <0 1 1>;
		mediatek,at_id = <0x10 0x30 0x70>;

		/* filters: disabled by default */
		/*
		 * mediatek,watchpoint_filter = <0x0 0x10010000 0xfffff000>;
		 * mediatek,bypass_filter = <0x14000000 0xffff0000>;
		 * mediatek,id_filter = <0x10 0x40>;
		 * mediatek,rw_filter = <0x0 0x1>;
		 */
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0 0x0d0a0000 0 0x10000>;
		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0 0x0d100000 0 0x80000>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0 0x11006000 0 0x1000>;
		interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_PWM1_CG>,
			<&infracfg_ao INFRACFG_AO_PWM2_CG>,
			<&infracfg_ao INFRACFG_AO_PWM3_CG>,
			<&infracfg_ao INFRACFG_AO_PWM4_CG>,
			<&infracfg_ao INFRACFG_AO_PWM_HCLK_CG>,
			<&infracfg_ao INFRACFG_AO_PWM_CG>;

		clock-names = "PWM1-main",
			"PWM2-main",
			"PWM3-main",
			"PWM4-main",
			"PWM-HCLK-main",
			"PWM-main";
	};

	ses: ses {
		compatible = "mediatek,ses";
		state = <256>;
		ses0_reg3 = <0>;
		ses1_reg3 = <0>;
		ses2_reg3 = <0>;
		ses3_reg3 = <0>;
		ses4_reg3 = <0>;
		ses5_reg3 = <0>;
		ses6_reg3 = <0>;
		ses7_reg3 = <0>;
		ses8_reg3 = <0>;
		ses0_reg2 = <0>;
		ses1_reg2 = <0>;
		ses2_reg2 = <0>;
		ses3_reg2 = <0>;
		ses4_reg2 = <0>;
		ses5_reg2 = <0>;
		ses6_reg2 = <0>;
		ses7_reg2 = <0>;
		ses8_reg2 = <0>;
		ses0_drphipct = <0>;
		ses1_drphipct = <0>;
		ses2_drphipct = <0>;
		ses3_drphipct = <0>;
		ses4_drphipct = <0>;
		ses5_drphipct = <0>;
		ses6_drphipct = <0>;
		ses7_drphipct = <0>;
		ses8_drphipct = <0>;
		ses0_drplopct = <0>;
		ses1_drplopct = <0>;
		ses2_drplopct = <0>;
		ses3_drplopct = <0>;
		ses4_drplopct = <0>;
		ses5_drplopct = <0>;
		ses6_drplopct = <0>;
		ses7_drplopct = <0>;
		ses8_drplopct = <0>;
	};

	brisket: brisket {
		compatible = "mediatek,brisket";
		brisket_doe_ptp = <255>;
		brisket_doe_pllclken = <240>;
		brisket_doe_bren = <240>;
		brisket_doe_brisket05 = <1116226>;
		brisket_doe_brisket06 = <64497>;
		brisket_doe_brisket07 = <4095>;
		brisket_doe_brisket08 = <3210>;
		brisket_doe_brisket09 = <15872>;
	};

	credit_didt: credit_didt {
		compatible = "mediatek,credit_didt";
		credit_didt_doe_ptp = <255>;
		credit_didt_doe_enable = <61440>;
		credit_didt4_doe_ls_period = <6>;
		credit_didt5_doe_ls_period = <6>;
		credit_didt6_doe_ls_period = <6>;
		credit_didt7_doe_ls_period = <6>;
		credit_didt4_doe_ls_credit = <6>;
		credit_didt5_doe_ls_credit = <6>;
		credit_didt6_doe_ls_credit = <6>;
		credit_didt7_doe_ls_credit = <6>;
		credit_didt4_doe_ls_low_freq_period = <7>;
		credit_didt5_doe_ls_low_freq_period = <7>;
		credit_didt6_doe_ls_low_freq_period = <7>;
		credit_didt7_doe_ls_low_freq_period = <7>;
		credit_didt4_doe_ls_low_freq_enable = <0>;
		credit_didt5_doe_ls_low_freq_enable = <0>;
		credit_didt6_doe_ls_low_freq_enable = <0>;
		credit_didt7_doe_ls_low_freq_enable = <0>;
		credit_didt4_doe_vx_period = <6>;
		credit_didt5_doe_vx_period = <6>;
		credit_didt6_doe_vx_period = <6>;
		credit_didt7_doe_vx_period = <6>;
		credit_didt4_doe_vx_credit = <6>;
		credit_didt5_doe_vx_credit = <6>;
		credit_didt6_doe_vx_credit = <6>;
		credit_didt7_doe_vx_credit = <6>;
		credit_didt4_doe_vx_low_freq_period = <7>;
		credit_didt5_doe_vx_low_freq_period = <7>;
		credit_didt6_doe_vx_low_freq_period = <7>;
		credit_didt7_doe_vx_low_freq_period = <7>;
		credit_didt4_doe_vx_low_freq_enable = <0>;
		credit_didt5_doe_vx_low_freq_enable = <0>;
		credit_didt6_doe_vx_low_freq_enable = <0>;
		credit_didt7_doe_vx_low_freq_enable = <0>;
	};

	eem_fsm: eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0 0x11278000 0 0x1000>;
		interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_THERM_CG>;
		clock-names = "therm-main";
		eem-status = <1>;
		eem-initmon-little = <0xf>;
		eem-initmon-big = <0xf>;
		eem-initmon-cci = <0xf>;
		eem-initmon-gpu = <0xf>;
		eem-clamp-little = <0>;
		eem-clamp-big = <0>;
		eem-clamp-cci = <0>;
		eem-clamp-gpu = <0>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
	};

	eemgpu_fsm: eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0 0x1100b000 0 0x1000>;
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
		eemg-status = <1>;
		eemg-initmon-gpu = <0xf>;
		eemg-clamp-gpu = <0>;
		eemg-offset-gpu = <0xff>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0 0x1100b000 0 0x26E200>;
		interrupts =
			<GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&infracfg_ao INFRACFG_AO_THERM_CG>;
		clock-names = "therm-main";
	};


	tboard_thermistor1: thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <&auxadc 0>;
		io-channel-names = "thermistor-ch0";
	};

	tboard_thermistor2: thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <&auxadc 1>;
		io-channel-names = "thermistor-ch1";
	};

	tboard_thermistor3: thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <&auxadc 2>;
		io-channel-names = "thermistor-ch2";
	};

	mt6315_them_intr {
		compatible = "mediatek,mt6315_therm_intr";
		interrupts-extended =
			<&mt6315_6_regulator INT_TEMP_L IRQ_TYPE_EDGE_RISING>,
			<&mt6315_6_regulator INT_TEMP_H IRQ_TYPE_EDGE_RISING>,
			<&mt6315_6_regulator INT_RCS0 IRQ_TYPE_LEVEL_HIGH>,
			<&mt6315_7_regulator INT_TEMP_L IRQ_TYPE_EDGE_RISING>,
			<&mt6315_7_regulator INT_TEMP_H IRQ_TYPE_EDGE_RISING>,
			<&mt6315_7_regulator INT_RCS0 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names =
			"6315_6_temp_l",
			"6315_6_temp_h",
			"6315_6_rcs0",
			"6315_7_temp_l",
			"6315_7_temp_h",
			"6315_7_rcs0";
	};

	auxadc: auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0 0x11001000 0 0x1000>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_EDGE_RISING>;
		clocks = <&infracfg_ao INFRACFG_AO_AUXADC_CG>;
		clock-names = "main";
		#io-channel-cells = <1>;
		/* Auxadc efuse calibration */
		/* 1. Auxadc cali on/off bit shift */
		mediatek,cali-en-bit = <20>;
		/* 2. Auxadc cali ge bits shift */
		mediatek,cali-ge-bit = <10>;
		/* 3. Auxadc cali oe bits shift */
		mediatek,cali-oe-bit = <0>;
		/* 4. Auxadc cali efuse index */
		mediatek,cali-efuse-index = <113>;
	};

	mali: mali@13000000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0 0x13000000 0 0x4000>;
		interrupts =
			<GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 364 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 366 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names =
			"GPU",
			"MMU",
			"JOB",
			"EVENT",
			"PWR";
	};

	gpufreq: gpufreq {
		compatible = "mediatek,gpufreq";
		clocks =
			<&topckgen TOP_MUX_MFG>,
			/* mfgpll_ck(1150MHz) */
			<&topckgen TOP_MFGPLL_CK>,
			/* mainpll_d5_d2(218.4MHz) */
			<&topckgen TOP_MAINPLL_D5_D2>,
			<&g3d_config MFGCFG_BG3D>,
			/* MFG0: MFG_ASYNC */
			<&scpsys SCP_SYS_MFG0>,
			/* MFG1: MFG_TOP */
			<&scpsys SCP_SYS_MFG1>,
			/* MFG2: SHADER_STACK_0: core0 */
			<&scpsys SCP_SYS_MFG2>,
			/* MFG3: SHADER_STACK_1: core1, core2 */
			<&scpsys SCP_SYS_MFG3>,
			/* MFG4: SHADER_STACK_2: core3, core4 */
			<&scpsys SCP_SYS_MFG4>,
			/* MFG5: SHADER_STACK_5: core5, core6 */
			<&scpsys SCP_SYS_MFG5>,
			/* MFG6: SHADER_STACK_6: core7, core8 */
			<&scpsys SCP_SYS_MFG6>;
		clock-names =
			"clk_mux",
			"clk_main_parent",
			"clk_sub_parent",
			"subsys_mfg_cg",
			"mtcmos_mfg_async",
			"mtcmos_mfg",
			"mtcmos_mfg_core0",
			"mtcmos_mfg_core1_2",
			"mtcmos_mfg_core3_4",
			"mtcmos_mfg_core5_6",
			"mtcmos_mfg_core7_8";
			_vgpu-supply = <&mt6315_7_vbuck1>;
			_vsram_gpu-supply = <&mt_pmic_vsram_others_ldo_reg>;
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint", "syscon";
		reg = <0 0x13fbb000 0 0x1000>;
		#clock-cells = <1>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench", "syscon";
		reg = <0 0x13fbd000 0 0x1000>;
		#clock-cells = <1>;
	};

	g3d_config: g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config", "syscon";
		reg = <0 0x13fbf000 0 0x1000>;
		#clock-cells = <1>;
	};

	devapc_ao_infra_peri_debug1@10023000  {
		compatible = "mediatek,devapc_ao_infra_peri_debug1";
		reg = <0 0x10023000 0 0x1000>;
	};

	devapc_ao_infra_peri_debug2@10025000  {
		compatible = "mediatek,devapc_ao_infra_peri_debug2";
		reg = <0 0x10025000 0 0x1000>;
	};

	devapc_ao_infra_peri_debug3@1002b000  {
		compatible = "mediatek,devapc_ao_infra_peri_debug3";
		reg = <0 0x1002b000 0 0x1000>;
	};

	devapc_ao_infra_peri_debug4@1002e000  {
		compatible = "mediatek,devapc_ao_infra_peri_debug4";
		reg = <0 0x1002e000 0 0x1000>;
	};

	mdpsys_config: mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_IMG_DL_ASYNC0>,
			<&mdpsys_config MDP_IMG_DL_ASYNC1>,
			<&mdpsys_config MDP_IMG_DL_ASYNC2>,
			<&mdpsys_config MDP_IMG_DL_ASYNC3>,
			<&mdpsys_config MDP_IMG0_IMG_DL_ASYNC0>,
			<&mdpsys_config MDP_IMG0_IMG_DL_ASYNC1>,
			<&mdpsys_config MDP_IMG1_IMG_DL_ASYNC2>,
			<&mdpsys_config MDP_IMG1_IMG_DL_ASYNC3>,
			<&mdpsys_config MDP_APB_BUS>,
			<&mdpsys_config MDP_APMCU_GALS>;
		clock-names = "MDP_IMG_DL_ASYNC0",
				"MDP_IMG_DL_ASYNC1",
				"MDP_IMG_DL_ASYNC2",
				"MDP_IMG_DL_ASYNC3",
				"MDP_IMG0_IMG_DL_ASYNC0",
				"MDP_IMG0_IMG_DL_ASYNC1",
				"MDP_IMG1_IMG_DL_ASYNC2",
				"MDP_IMG1_IMG_DL_ASYNC3",
				"MDP_APB_BUS",
				"MDP_APMCU_GALS";
	};

	irq_nfc: irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
	};

	mdp_mutex: mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0 0x1f001000 0 0x1000>;
		interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_MUTEX0>;
		clock-names = "MDP_MUTEX0";
	};

	mdp_rdma0: mdp_rdma0@1f006000 {
		compatible = "mediatek,mdp_rdma0", "mediatek,mdp";
		reg = <0 0x1f006000 0 0x1000>;
		interrupts = <GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RDMA0>,
			<&infracfg_ao INFRACFG_AO_GCE2_CG>,
			<&infracfg_ao INFRACFG_AO_GCE_26M>;
		clock-names = "MDP_RDMA0", "GCE", "GCE_TIMER";
		mmsys_config = <&mdpsys_config>;
		mm_mutex   = <&mdp_mutex>;
		mboxes = <&gce_mbox_m_sec 10 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 12 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 13 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 14 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 21 0 CMDQ_THR_PRIO_1>,
			<&gce_mbox_m 22 0 CMDQ_THR_PRIO_1>;
		/* <-- To be removed after DRM enabled */
		/* To be removed after DRM enabled --> */
		/* To Do: refine after mdp3 */
		mdp_rdma0  = <&mdp_rdma0>;
		mdp_rdma1  = <&mdp_rdma1>;
		mdp_rdma2  = <&mdp_rdma2>;
		mdp_rdma3  = <&mdp_rdma3>;
		mdp_rsz0   = <&mdp_rsz0>;
		mdp_rsz1   = <&mdp_rsz1>;
		mdp_rsz2   = <&mdp_rsz2>;
		mdp_rsz3   = <&mdp_rsz3>;
		mdp_wrot0  = <&mdp_wrot0>;
		mdp_wrot1  = <&mdp_wrot1>;
		mdp_wrot2  = <&mdp_wrot2>;
		mdp_wrot3  = <&mdp_wrot3>;
		mdp_tdshp0 = <&mdp_tdshp0>;
		mdp_tdshp1 = <&mdp_tdshp1>;
		mdp_tdshp2 = <&mdp_tdshp2>;
		mdp_tdshp3 = <&mdp_tdshp3>;
		mdp_aal0   = <&mdp_aal0>;
		mdp_aal1   = <&mdp_aal1>;
		mdp_aal2   = <&mdp_aal2>;
		mdp_aal3   = <&mdp_aal3>;
		mdp_color0 = <&mdp_color0>;
		mdp_color1 = <&mdp_color1>;
		mdp_hdr0   = <&mdp_hdr0>;
		mdp_hdr1   = <&mdp_hdr1>;
		mdp_fg0    = <&mdp_fg0>;
		mdp_fg1    = <&mdp_fg1>;
		mdp_tcc0   = <&mdp_tcc0>;
		mdp_tcc1   = <&mdp_tcc1>;
		mdp_tcc2   = <&mdp_tcc2>;
		mdp_tcc3   = <&mdp_tcc3>;
		/* To Do: refine after DRM enabled */
		thread_count = <24>;
		mediatek,mailbox-gce = <&gce_mbox>;
		mediatek,mailbox-gce-m = <&gce_mbox_m>;
		disp_mutex_reg = <0x14120000 0x1000>;
		g3d_config_base = <0x13000000 0 0xffff0000>;
		mmsys_config_base = <0x14000000 1 0xffff0000>;
		disp_dither_base = <0x14010000 2 0xffff0000>;
		mm_na_base = <0x14020000 3 0xffff0000>;
		imgsys_base = <0x15020000 4 0xffff0000>;
		vdec_gcon_base = <0x18800000 5 0xffff0000>;
		venc_gcon_base = <0x18810000 6 0xffff0000>;
		conn_peri_base = <0x18820000 7 0xffff0000>;
		topckgen_base = <0x18830000 8 0xffff0000>;
		kp_base = <0x18840000 9 0xffff0000>;
		scp_sram_base = <0x10000000 10 0xffff0000>;
		infra_na3_base = <0x10010000 11 0xffff0000>;
		infra_na4_base = <0x10020000 12 0xffff0000>;
		scp_base = <0x10030000 13 0xffff0000>;
		mcucfg_base = <0x10040000 14 0xffff0000>;
		gcpu_base = <0x10050000 15 0xffff0000>;
		usb0_base = <0x10200000 16 0xffff0000>;
		usb_sif_base = <0x10280000 17 0xffff0000>;
		audio_base = <0x17000000 18 0xffff0000>;
		vdec_base = <0x17010000 19 0xffff0000>;
		msdc2_base = <0x17020000 20 0xffff0000>;
		vdec1_base = <0x17030000 21 0xffff0000>;
		msdc3_base = <0x18000000 22 0xffff0000>;
		ap_dma_base = <0x18010000 23 0xffff0000>;
		gce_base = <0x18020000 24 0xffff0000>;
		vdec2_base = <0x18040000 25 0xffff0000>;
		vdec3_base = <0x18050000 26 0xffff0000>;
		camsys_base = <0x18080000 27 0xffff0000>;
		camsys1_base = <0x180a0000 28 0xffff0000>;
		camsys2_base = <0x180b0000 29 0xffff0000>;
		dip2_cq_thread0_frame_done = <1>;
		dip2_cq_thread1_frame_done = <2>;
		dip2_cq_thread2_frame_done = <3>;
		dip2_cq_thread3_frame_done = <4>;
		dip2_cq_thread4_frame_done = <5>;
		dip2_cq_thread5_frame_done = <6>;
		dip2_cq_thread6_frame_done = <7>;
		dip2_cq_thread7_frame_done = <8>;
		dip2_cq_thread8_frame_done = <9>;
		dip2_cq_thread9_frame_done = <10>;
		dip2_cq_thread10_frame_done = <11>;
		dip2_cq_thread11_frame_done = <12>;
		dip2_cq_thread12_frame_done = <13>;
		dip2_cq_thread13_frame_done = <14>;
		dip2_cq_thread14_frame_done = <15>;
		dip2_cq_thread15_frame_done = <16>;
		dip2_cq_thread16_frame_done = <17>;
		dip2_cq_thread17_frame_done = <18>;
		dip2_cq_thread18_frame_done = <19>;
		dip2_cq_thread19_frame_done = <20>;
		dip2_cq_thread20_frame_done = <21>;
		dip2_cq_thread21_frame_done = <22>;
		wpe_b_frame_done = <23>;
		dip2_cq_thread23_frame_done = <24>;
		dip_cq_thread0_frame_done = <33>;
		dip_cq_thread1_frame_done = <34>;
		dip_cq_thread2_frame_done = <35>;
		dip_cq_thread3_frame_done = <36>;
		dip_cq_thread4_frame_done = <37>;
		dip_cq_thread5_frame_done = <38>;
		dip_cq_thread6_frame_done = <39>;
		dip_cq_thread7_frame_done = <40>;
		dip_cq_thread8_frame_done = <41>;
		dip_cq_thread9_frame_done = <42>;
		dip_cq_thread10_frame_done = <43>;
		dip_cq_thread11_frame_done = <44>;
		dip_cq_thread12_frame_done = <45>;
		dip_cq_thread13_frame_done = <46>;
		dip_cq_thread14_frame_done = <47>;
		dip_cq_thread15_frame_done = <48>;
		dip_cq_thread16_frame_done = <49>;
		dip_cq_thread17_frame_done = <50>;
		dip_cq_thread18_frame_done = <51>;
		dip_cq_thread19_frame_done = <52>;
		dip_cq_thread20_frame_done = <53>;
		dip_cq_thread21_frame_done = <54>;
		wpe_a_frame_done = <55>;
		dip_cq_thread23_frame_done = <56>;
		ipe_event_tx_frame_done_0 = <129>;
		ipe_event_tx_frame_done_1 = <130>;
		rsc_frame_done = <131>;
		ipe_event_tx_frame_done_3 = <132>;
		ipe_event_tx_frame_done_4 = <133>;
		isp_frame_done_a = <193>;
		isp_frame_done_b = <194>;
		isp_frame_done_c = <195>;
		camsv_0_pass1_done = <196>;
		camsv_0_2_pass1_done = <197>;
		camsv_1_pass1_done = <198>;
		camsv_2_pass1_done = <199>;
		camsv_3_pass1_done = <200>;
		mraw_0_pass1_done = <201>;
		mraw_1_pass1_done = <202>;
		seninf_0_fifo_full = <203>;
		seninf_1_fifo_full = <204>;
		seninf_2_fifo_full = <205>;
		seninf_3_fifo_full = <206>;
		seninf_4_fifo_full = <207>;
		seninf_5_fifo_full = <208>;
		seninf_6_fifo_full = <209>;
		seninf_7_fifo_full = <210>;
		seninf_cam8_fifo_full = <211>;
		seninf_cam9_fifo_full = <212>;
		seninf_cam10_fifo_full = <213>;
		seninf_cam11_fifo_full = <214>;
		seninf_cam12_fifo_full = <215>;
		tg_ovrun_a_int_dly = <216>;
		tg_graberr_a_int_dly = <217>;
		tg_ovrun_b_int_dly = <218>;
		tg_graberr_b_int_dly = <219>;
		tg_ovrun_c_int = <220>;
		tg_graberr_c_int = <221>;
		tg_ovrun_m0_int = <222>;
		dma_r1_error_m0_int = <223>;
		mdp_rdma0_sof = <256>;
		mdp_rdma1_sof = <257>;
		mdp_rdma2_sof = <258>;
		mdp_rdma3_sof = <259>;
		mdp_fg0_sof = <260>;
		mdp_fg1_sof = <261>;
		mdp_aal_sof = <262>;
		mdp_aal1_sof = <263>;
		mdp_aal2_sof = <264>;
		mdp_aal3_sof = <265>;
		mdp_hdr0_sof = <266>;
		mdp_hdr1_sof = <267>;
		mdp_rsz0_sof = <268>;
		mdp_rsz1_sof = <269>;
		mdp_rsz2_sof = <270>;
		mdp_rsz3_sof = <271>;
		mdp_wrot0_sof = <272>;
		mdp_wrot1_sof = <273>;
		mdp_wrot2_sof = <274>;
		mdp_wrot3_sof = <275>;
		mdp_tdshp_sof = <276>;
		mdp_tdshp1_sof = <277>;
		mdp_tdshp2_sof = <278>;
		mdp_tdshp3_sof = <279>;
		mdp_tcc0_sof = <280>;
		mdp_tcc1_sof = <281>;
		mdp_tcc2_sof = <282>;
		mdp_tcc3_sof = <283>;
		img_dl_relay_sof = <284>;
		img_dl_relay1_sof = <285>;
		img_dl_relay2_sof = <286>;
		img_dl_relay3_sof = <287>;
		mdp_wrot3_write_frame_done = <288>;
		mdp_wrot2_write_frame_done = <289>;
		mdp_wrot1_write_frame_done = <290>;
		mdp_wrot0_write_frame_done = <291>;
		mdp_tdshp3_frame_done = <292>;
		mdp_tdshp2_frame_done = <293>;
		mdp_tdshp1_frame_done = <294>;
		mdp_tdshp_frame_done = <295>;
		mdp_tcc3_frame_done = <296>;
		mdp_tcc2_frame_done = <297>;
		mdp_tcc1_frame_done = <298>;
		mdp_tcc0_frame_done = <299>;
		mdp_rsz3_frame_done = <300>;
		mdp_rsz2_frame_done = <301>;
		mdp_rsz1_frame_done = <302>;
		mdp_rsz0_frame_done = <303>;
		mdp_rdma3_frame_done = <304>;
		mdp_rdma2_frame_done = <305>;
		mdp_rdma1_frame_done = <306>;
		mdp_rdma0_frame_done = <307>;
		mdp_hdr1_frame_done = <308>;
		mdp_hdr0_frame_done = <309>;
		mdp_fg1_frame_done = <310>;
		mdp_fg0_frame_done = <311>;
		mdp_color1_frame_done = <312>;
		mdp_color_frame_done = <313>;
		mdp_aal3_frame_done = <314>;
		mdp_aal2_frame_done = <315>;
		mdp_aal1_frame_done = <316>;
		mdp_aal_frame_done = <317>;
		stream_done_0 = <320>;
		stream_done_1 = <321>;
		stream_done_2 = <322>;
		stream_done_3 = <323>;
		stream_done_4 = <324>;
		stream_done_5 = <325>;
		stream_done_6 = <326>;
		stream_done_7 = <327>;
		stream_done_8 = <328>;
		stream_done_9 = <329>;
		stream_done_10 = <330>;
		stream_done_11 = <331>;
		stream_done_12 = <332>;
		stream_done_13 = <333>;
		stream_done_14 = <334>;
		stream_done_15 = <335>;
		mdp_wrot3_sw_rst_done = <336>;
		mdp_wrot2_sw_rst_done = <337>;
		mdp_wrot1_rst_done = <338>;
		mdp_wrot0_rst_done = <339>;
		mdp_rdma3_sw_rst_done = <340>;
		mdp_rdma2_sw_rst_done = <341>;
		mdp_rdma1_rst_done = <342>;
		mdp_rdma0_rst_done = <343>;
		dre30_hist_sram_start = <1152>;
	};

	mdp_rdma1: mdp_rdma1@1f007000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f007000 0 0x1000>;
		interrupts = <GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RDMA1>;
		clock-names = "MDP_RDMA1";
	};

	mdp_rdma2: mdp_rdma2@1f008000 {
		compatible = "mediatek,mdp_rdma2";
		reg = <0 0x1f008000 0 0x1000>;
		interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RDMA2>;
		clock-names = "MDP_RDMA2";
	};

	mdp_rdma3: mdp_rdma3@1f009000 {
		compatible = "mediatek,mdp_rdma3";
		reg = <0 0x1f009000 0 0x1000>;
		interrupts = <GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RDMA3>;
		clock-names = "MDP_RDMA3";
	};

	mdp_fg0: mdp_fg0@1f00a000 {
		compatible = "mediatek,mdp_fg0";
		reg = <0 0x1f00a000 0 0x1000>;
		interrupts = <GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_FG0>;
		clock-names = "MDP_FG0";
	};

	mdp_fg1: mdp_fg1@1f00b000 {
		compatible = "mediatek,mdp_fb1";
		reg = <0 0x1f00b000 0 0x1000>;
		interrupts = <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_FG1>;
		clock-names = "MDP_FG1";
	};

	mdp_aal0: mdp_aal0@1f00c000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0 0x1f00c000 0 0x1000>;
		interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_AAL0>;
		clock-names = "MDP_AAL0";
	};

	mdp_aal1: mdp_aal1@1f00d000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0 0x1f00d000 0 0x1000>;
		interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_AAL1>;
		clock-names = "MDP_AAL1";
	};

	mdp_aal2: mdp_aal2@1f00e000 {
		compatible = "mediatek,mdp_aal2";
		reg = <0 0x1f00e000 0 0x1000>;
		interrupts = <GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_AAL2>;
		clock-names = "MDP_AAL2";
	};

	mdp_aal3: mdp_aal3@1f00f000 {
		compatible = "mediatek,mdp_aal3";
		reg = <0 0x1f00f000 0 0x1000>;
		interrupts = <GIC_SPI 476 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_AAL3>;
		clock-names = "MDP_AAL3";
	};

	mdp_hdr0: mdp_hdr0@1f010000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0 0x1f010000 0 0x1000>;
		interrupts = <GIC_SPI 477 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_HDR0>;
		clock-names = "MDP_HDR0";
	};

	mdp_hdr1: mdp_hdr1@1f011000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0 0x1f011000 0 0x1000>;
		interrupts = <GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_HDR1>;
		clock-names = "MDP_HDR1";
	};

	mdp_rsz0: mdp_rsz0@1f012000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f012000 0 0x1000>;
		interrupts = <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RSZ0>;
		clock-names = "MDP_RSZ0";
	};

	mdp_rsz1: mdp_rsz1@1f013000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f013000 0 0x1000>;
		interrupts = <GIC_SPI 480 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RSZ1>;
		clock-names = "MDP_RSZ1";
	};

	mdp_rsz2: mdp_rsz2@1f014000 {
		compatible = "mediatek,mdp_rsz2";
		reg = <0 0x1f014000 0 0x1000>;
		interrupts = <GIC_SPI 481 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RSZ2>;
		clock-names = "MDP_RSZ2";
	};

	mdp_rsz3: mdp_rsz3@1f015000 {
		compatible = "mediatek,mdp_rsz3";
		reg = <0 0x1f015000 0 0x1000>;
		interrupts = <GIC_SPI 482 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_RSZ3>;
		clock-names = "MDP_RSZ3";
	};

	mdp_wrot0: mdp_wrot0@1f016000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x1f016000 0 0x1000>;
		interrupts = <GIC_SPI 483 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_WROT0>;
		clock-names = "MDP_WROT0";
	};

	mdp_wrot1: mdp_wrot1@1f017000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f017000 0 0x1000>;
		interrupts = <GIC_SPI 484 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_WROT1>;
		clock-names = "MDP_WROT1";
	};

	mdp_wrot2: mdp_wrot2@1f018000 {
		compatible = "mediatek,mdp_wrot2";
		reg = <0 0x1f018000 0 0x1000>;
		interrupts = <GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_WROT2>;
		clock-names = "MDP_WROT2";
	};

	mdp_wrot3: mdp_wrot3@1f019000 {
		compatible = "mediatek,mdp_wrot3";
		reg = <0 0x1f019000 0 0x1000>;
		interrupts = <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_WROT3>;
		clock-names = "MDP_WROT3";
	};

	mdp_tdshp0: mdp_tdshp0@1f01a000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0 0x1f01a000 0 0x1000>;
		interrupts = <GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TDSHP0>;
		clock-names = "MDP_TDSHP0";
	};

	mdp_tdshp1: mdp_tdshp1@1f01b000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0 0x1f01b000 0 0x1000>;
		interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TDSHP1>;
		clock-names = "MDP_TDSHP1";
	};

	mdp_tdshp2: mdp_tdshp2@1f01c000 {
		compatible = "mediatek,mdp_tdshp2";
		reg = <0 0x1f01c000 0 0x1000>;
		interrupts = <GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TDSHP2>;
		clock-names = "MDP_TDSHP2";
	};

	mdp_tdshp3: mdp_tdshp3@1f01d000 {
		compatible = "mediatek,mdp_tdshp3";
		reg = <0 0x1f01d000 0 0x1000>;
		interrupts = <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TDSHP3>;
		clock-names = "MDP_TDSHP3";
	};

	mdp_tcc0: mdp_tcc0@1f01e000 {
		compatible = "mediatek,mdp_tcc0";
		reg = <0 0x1f01e000 0 0x1000>;
		interrupts = <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TCC0>;
		clock-names = "MDP_TCC0";
	};

	mdp_tcc1: mdp_tcc1@1f01f000 {
		compatible = "mediatek,mdp_tcc1";
		reg = <0 0x1f01f000 0 0x1000>;
		interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TCC1>;
		clock-names = "MDP_TCC1";
	};

	mdp_tcc2: mdp_tcc2@1f010000 {
		compatible = "mediatek,mdp_tcc2";
		reg = <0 0x1f020000 0 0x1000>;
		interrupts = <GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TCC2>;
		clock-names = "MDP_TCC2";
	};

	mdp_tcc3: mdp_tcc3@1f011000 {
		compatible = "mediatek,mdp_tcc3";
		reg = <0 0x1f021000 0 0x1000>;
		interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_TCC3>;
		clock-names = "MDP_TCC3";
	};

	mdp_color0: mdp_color0@1f02c000 {
		compatible = "mediatek,mdp_color0";
		reg = <0 0x1f02c000 0 0x1000>;
		interrupts = <GIC_SPI 555 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_COLOR0>;
		clock-names = "MDP_COLOR0";
	};

	mdp_color1: mdp_color1@1f02d000 {
		compatible = "mediatek,mdp_color1";
		reg = <0 0x1f02d000 0 0x1000>;
		interrupts = <GIC_SPI 556 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&mdpsys_config MDP_MDP_COLOR1>;
		clock-names = "MDP_COLOR1";
	};

	mtkfb: mtkfb {
		compatible = "mediatek,mtkfb";
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <&smi_larb0>;
		clocks = <&dispsys_config SCP_SYS_DIS>,
			<&dispsys_config MM_SMI_COMMON>,
			<&dispsys_config MM_SMI_GALS>,
			<&dispsys_config MM_SMI_INFRA>,
			<&dispsys_config MM_SMI_IOMMU>,
			<&dispsys_config MM_DISP_OVL0>,
			<&dispsys_config MM_DISP_OVL1>,
			<&dispsys_config MM_DISP_OVL0_2L>,
			<&dispsys_config MM_DISP_OVL1_2L>,
			<&dispsys_config MM_DISP_OVL2_2L>,
			<&dispsys_config MM_DISP_OVL3_2L>,
			<&dispsys_config MM_DISP_RDMA0>,
			<&dispsys_config MM_DISP_RDMA1>,
			<&dispsys_config MM_DISP_RDMA4>,
			<&dispsys_config MM_DISP_RDMA5>,
			<&dispsys_config MM_DISP_WDMA0>,
			<&dispsys_config MM_DISP_WDMA1>,
			<&dispsys_config MM_DISP_COLOR0>,
			<&dispsys_config MM_DISP_COLOR1>,
			<&dispsys_config MM_DISP_CCORR0>,
			<&dispsys_config MM_DISP_CCORR1>,
			<&dispsys_config MM_DISP_AAL0>,
			<&dispsys_config MM_DISP_AAL1>,
			<&dispsys_config MM_MDP_AAL4>,
			<&dispsys_config MM_MDP_AAL5>,
			<&dispsys_config MM_DISP_GAMMA0>,
			<&dispsys_config MM_DISP_GAMMA1>,
			<&dispsys_config MM_DISP_POSTMASK0>,
			<&dispsys_config MM_DISP_POSTMASK1>,
			<&dispsys_config MM_DISP_DITHER0>,
			<&dispsys_config MM_DISP_DITHER1>,
			<&dispsys_config MM_DISP_DSI0>,
			<&dispsys_config MM_DSI_DSI0>,
			<&dispsys_config MM_26MHZ>,
			<&dispsys_config MM_DISP_RSZ0>,
			<&dispsys_config MM_DISP_MUTEX0>,
			<&dispsys_config MM_DISP_MERGE1>,
			<&dispsys_config  MM_DISP_DP_INTF>,
			<&dispsys_config  MM_DP_INTF>,
			<&apmixed APMIXED_MIPID0_26M>,
			<&topckgen TOP_MUX_DISP_PWM>,
			<&infracfg_ao INFRACFG_AO_DISP_PWM_CG>,
			<&clk26m>,
			<&topckgen TOP_UNIVPLL_D6_D4>,
			<&topckgen TOP_OSC_D2>,
			<&topckgen TOP_OSC_D4>,
			<&topckgen TOP_OSC_D16>;

		clock-names = "MMSYS_MTCMOS",
			"MMSYS_SMI_COMMON",
			"MMSYS_SMI_GALS",
			"MMSYS_SMI_INFRA",
			"MMSYS_SMI_IOMMU",
			"MMSYS_DISP_OVL0",
			"MMSYS_DISP_OVL1",
			"MMSYS_DISP_OVL0_2L",
			"MMSYS_DISP_OVL1_2L",
			"MMSYS_DISP_OVL2_2L",
			"MMSYS_DISP_OVL3_2L",
			"MMSYS_DISP_RDMA0",
			"MMSYS_DISP_RDMA1",
			"MMSYS_DISP_RDMA4",
			"MMSYS_DISP_RDMA5",
			"MMSYS_DISP_WDMA0",
			"MMSYS_DISP_WDMA1",
			"MMSYS_DISP_COLOR0",
			"MMSYS_DISP_COLOR1",
			"MMSYS_DISP_CCORR0",
			"MMSYS_DISP_CCORR1",
			"MMSYS_DISP_AAL0",
			"MMSYS_DISP_AAL1",
			"MMSYS_DISP_MDP_AAL4",
			"MMSYS_DISP_MDP_AAL5",
			"MMSYS_DISP_GAMMA0",
			"MMSYS_DISP_GAMMA1",
			"MMSYS_DISP_POSTMASK0",
			"MMSYS_DISP_POSTMASK1",
			"MMSYS_DISP_DITHER0",
			"MMSYS_DISP_DITHER1",
			"MMSYS_DSI0_MM_CK",
			"MMSYS_DSI0_IF_CK",
			"MMSYS_26M",
			"MMSYS_DISP_RSZ0",
			"MMSYS_DISP_MUTEX0",
			"MMSYS_DISP_MERGE1",
			"MMSYS_DP_INTF0",
			"MM_DP_INTF0",
			"APMIXED_MIPI_26M",
			"TOP_MUX_DISP_PWM",
			"DISP_PWM",
			"TOP_26M",
			"TOP_UNIVPLL_D6_D4",
			"TOP_OSC_D2",
			"TOP_OSC_D4",
			"TOP_OSC_D16";
	};

	disp_pwm: disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0",
				"mediatek,mt6885-disp-pwm";
		reg = <0 0x1100e000 0 0x1000>;
		interrupts = <GIC_SPI 151 IRQ_TYPE_LEVEL_LOW>;
		#pwm-cells = <2>;
		clocks = <&infracfg_ao INFRACFG_AO_DISP_PWM_CG>,
			<&topckgen TOP_MUX_DISP_PWM>,
			<&topckgen TOP_OSC_D4>;
		clock-names = "main", "mm", "pwm_src";
	};

	disp_ovl0: disp_ovl@14000000 {
		compatible = "mediatek,disp_ovl0",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14000000 0 0x1000>;
		interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_OVL_RDMA0>,
			 <&iommu0 M4U_PORT_L0_OVL_RDMA0_HDR>;
	};

	disp_ovl0_2l: disp_ovl@14001000 {
		compatible = "mediatek,disp_ovl0_2l",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14001000 0 0x1000>;
		interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL0_2L>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>,
			 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0_HDR>;
	};

	disp_ovl2_2l: disp_ovl@14002000 {
		compatible = "mediatek,disp_ovl2_2l",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14002000 0 0x1000>;
		interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL2_2L>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2>,
			 <&iommu0 M4U_PORT_L1_OVL_2L_RDMA2_HDR>;
	};

	disp_rdma0: disp_rdma@14003000 {
		compatible = "mediatek,disp_rdma0",
					"mediatek,mt6885-disp-rdma";
		reg = <0 0x14003000 0 0x1000>;
		interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RDMA0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_DISP_RDMA0>;
	};

	reserved@14004000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14004000 0 0x1000>;
	};

	disp_rdma4: disp_rdma@14005000 {
		compatible = "mediatek,disp_rdma4",
					"mediatek,mt6885-disp-rdma";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 295 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RDMA4>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_DISP_FAKE0>;
	};

	disp_wdma0: disp_wdma@14006000 {
		compatible = "mediatek,disp_wdma0",
					"mediatek,mt6885-disp-wdma";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 256 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_WDMA0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_DISP_WDMA0>;
	};

	disp_color0: disp_color@14007000 {
		compatible = "mediatek,disp_color0",
					"mediatek,mt6885-disp-color";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_COLOR0>;
	};

	disp_ccorr0: disp_ccorr@14008000 {
		compatible = "mediatek,disp_ccorr0",
					"mediatek,mt6885-disp-ccorr";
		reg = <0 0x14008000 0 0x1000>;
		interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_CCORR0>;
	};

	disp_aal0: disp_aal@14009000 {
		compatible = "mediatek,disp_aal0",
					"mediatek,mt6885-disp-aal";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_AAL0>;
		aal_dre3 = <&mdp_aal4>;
	};

	disp_gamma0: disp_gamma@1400a000 {
		compatible = "mediatek,disp_gamma0",
					"mediatek,mt6885-disp-gamma";
		reg = <0 0x1400a000 0 0x1000>;
		interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_GAMMA0>;
	};

	disp_dither0: disp_dither@1400b000 {
		compatible = "mediatek,disp_dither0",
					"mediatek,mt6885-disp-dither";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_DITHER0>;
	};

	disp_rsz0: disp_rsz@1400c000 {
		compatible = "mediatek,disp_rsz0",
					"mediatek,mt6885-disp-rsz";
		reg = <0 0x1400c000 0 0x1000>;
		interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RSZ0>;
	};

	disp_postmask0: disp_postmask@1400d000 {
		compatible = "mediatek,disp_postmask0",
					"mediatek,mt6885-disp-postmask";
		reg = <0 0x1400d000 0 0x1000>;
		interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_POSTMASK0>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_DISP_POSTMASK0>;
	};

	dsi0: dsi@1400e000 {
		compatible = "mediatek,dsi0",
					"mediatek,mt6885-dsi";
		reg = <0 0x1400e000 0 0x1000>;
		interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_DSI0>,
			<&dispsys_config MM_DSI_DSI0>,
			<&mipi_tx_config0>;
		clock-names = "engine", "digital", "hs";
		phys = <&mipi_tx_config0>;
		phy-names = "dphy";
	};

	dsi_te: dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
	};

	mdp_rdma4@1400f000 {
		compatible = "mediatek,mdp_rdma4";
		reg = <0 0x1400f000 0 0x1000>;
	};

	mdp_aal4: mdp_aal4@14010000 {
		compatible = "mediatek,mdp_aal4",
					"mediatek,mt6885-dmdp-aal";
		reg = <0 0x14010000 0 0x1000>;
		interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_MDP_AAL4>;
		clock-names = "DRE3_AAL0";
	};

	mdp_hdr4@14011000 {
		compatible = "mediatek,mdp_hdr4";
		reg = <0 0x14011000 0 0x1000>;
	};

	mdp_rsz4@14012000 {
		compatible = "mediatek,mdp_rsz4";
		reg = <0 0x14012000 0 0x1000>;
	};

	mdp_tdshp4@14013000 {
		compatible = "mediatek,mdp_tdshp4";
		reg = <0 0x14013000 0 0x1000>;
	};

	reserved@14014000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14014000 0 0x1000>;
	};

	disp_merge0: disp_merge@14015000 {
		compatible = "mediatek,disp_merge0",
					"mediatek,mt6885-disp-merge";
		reg = <0 0x14015000 0 0x1000>;
		interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_MERGE0>;
	};

	disp_ovl1: disp_ovl@14100000 {
		compatible = "mediatek,disp_ovl1",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14100000 0 0x1000>;
		interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_RDMA1>,
			 <&iommu0 M4U_PORT_L1_OVL_RDMA1_HDR>;
	};

	disp_ovl1_2l: disp_ovl@14101000 {
		compatible = "mediatek,disp_ovl1_2l",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14101000 0 0x1000>;
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL1_2L>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_OVL_2L_RDMA1>,
			 <&iommu0 M4U_PORT_L0_OVL_2L_RDMA1_HDR>;
	};

	disp_ovl3_2l: disp_ovl@14102000 {
		compatible = "mediatek,disp_ovl3_2l",
					"mediatek,mt6885-disp-ovl";
		reg = <0 0x14102000 0 0x1000>;
		interrupts = <GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_OVL3_2L>;
		mediatek,larb = <&smi_larb0>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L0_OVL_2L_RDMA3>,
			 <&iommu0 M4U_PORT_L0_OVL_2L_RDMA3_HDR>;
	};

	disp_rdma1: disp_rdma@14103000 {
		compatible = "mediatek,disp_rdma1",
					"mediatek,mt6885-disp-rdma";
		reg = <0 0x14103000 0 0x1000>;
		interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RDMA1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_RDMA1>;
	};

	reserved@14104000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14104000 0 0x1000>;
	};

	disp_rdma5: disp_rdma@14105000 {
		compatible = "mediatek,disp_rdma5",
					"mediatek,mt6885-disp-rdma";
		reg = <0 0x14105000 0 0x1000>;
		interrupts = <GIC_SPI 296 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RDMA5>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_FAKE1>;
	};

	disp_wdma1: disp_wdma@14106000 {
		compatible = "mediatek,disp_wdma1",
					"mediatek,mt6885-disp-wdma";
		reg = <0 0x14106000 0 0x1000>;
		interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_WDMA1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <0>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_WDMA1>;
	};

	disp_color1: disp_color@14107000 {
		compatible = "mediatek,disp_color1",
					"mediatek,mt6885-disp-color";
		reg = <0 0x14107000 0 0x1000>;
		interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_COLOR1>;
	};

	disp_ccorr1: disp_ccorr@14108000 {
		compatible = "mediatek,disp_ccorr1",
					"mediatek,mt6885-disp-ccorr";
		reg = <0 0x14108000 0 0x1000>;
		interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_CCORR1>;
	};

	disp_aal1: disp_aal@14109000 {
		compatible = "mediatek,disp_aal1",
					"mediatek,mt6885-disp-aal";
		reg = <0 0x14109000 0 0x1000>;
		interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_AAL1>;
		aal_dre3 = <&mdp_aal5>;
	};

	disp_gamma1: disp_gamma@1410a000 {
		compatible = "mediatek,disp_gamma1",
					"mediatek,mt6885-disp-gamma";
		reg = <0 0x1410a000 0 0x1000>;
		interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_GAMMA1>;
	};

	disp_dither1: disp_dither@1410b000 {
		compatible = "mediatek,disp_dither1",
					"mediatek,mt6885-disp-dither";
		reg = <0 0x1410b000 0 0x1000>;
		interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_DITHER1>;
	};

	disp_rsz1: disp_rsz@1410c000 {
		compatible = "mediatek,disp_rsz1",
					"mediatek,mt6885-disp-rsz";
		reg = <0 0x1410c000 0 0x1000>;
		interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_RSZ1>;
	};

	disp_postmask1: disp_postmask@1410d000 {
		compatible = "mediatek,disp_postmask1",
					"mediatek,mt6885-disp-postmask";
		reg = <0 0x1410d000 0 0x1000>;
		interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_POSTMASK1>;
		mediatek,larb = <&smi_larb1>;
		mediatek,smi-id = <1>;
		iommus = <&iommu0 M4U_PORT_L1_DISP_POSTMASK1>;
	};

	dsi1: dsi@1410e000 {
		status = "disabled";
		compatible = "mediatek,dsi1",
					"mediatek,mt6885-dsi";
		reg = <0 0x1410e000 0 0x1000>;
		interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_DSI1>,
			<&dispsys_config MM_DSI_DSI1>,
			<&mipi_tx_config1>;
		clock-names = "engine", "digital", "hs";
		phys = <&mipi_tx_config1>;
		phy-names = "dphy";
	};

	mdp_rdma5@1410f000 {
		compatible = "mediatek,mdp_rdma5";
		reg = <0 0x1410f000 0 0x1000>;
	};

	mdp_aal5:mdp_aal5@14110000 {
		compatible = "mediatek,mdp_aal5",
					"mediatek,mt6885-dmdp-aal";
		reg = <0 0x14110000 0 0x1000>;
		interrupts = <GIC_SPI 285 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_MDP_AAL5>;
		clock-names = "DRE3_AAL1";
	};

	mdp_hdr5@14111000 {
		compatible = "mediatek,mdp_hdr5";
		reg = <0 0x14111000 0 0x1000>;
	};

	mdp_rsz5@14112000 {
		compatible = "mediatek,mdp_rsz5";
		reg = <0 0x14112000 0 0x1000>;
	};

	mdp_tdshp5@14113000 {
		compatible = "mediatek,mdp_tdshp5";
		reg = <0 0x14113000 0 0x1000>;
	};

	reserved@14114000 {
		compatible = "mediatek,reserved";
		reg = <0 0x14114000 0 0x1000>;
	};

	disp_merge1: disp_merge@14115000 {
		compatible = "mediatek,disp_merge1",
				"mediatek,mt6885-disp-merge";
		reg = <0 0x14115000 0 0x1000>;
		interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_MERGE1>;
	};

	dispsys_config: dispsys_config@14116000 {
		compatible = "mediatek,dispsys_config",
					"syscon",
					"mediatek,mt6885-mmsys";
		reg = <0 0x14116000 0 0x1000>;
		#clock-cells = <1>;
		iommus = <&iommu0 M4U_PORT_L1_OVL_2L_RDMA0>;
		mediatek,larb = <&smi_larb1>;
		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;

		clocks = <&scpsys SCP_SYS_DIS>,
				<&dispsys_config MM_26MHZ>,
				<&dispsys_config MM_DISP_MUTEX0>;
		clock-num = <3>;

		/* define threads, see mt6885-gce.h */
		mediatek,mailbox-gce = <&gce_mbox>;
		mboxes = <&gce_mbox 0 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox 1 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox 2 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
			<&gce_mbox 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT)
			<&gce_mbox 4 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox 6 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox_sec 8 0 CMDQ_THR_PRIO_3>,
			<&gce_mbox_sec 9 0 CMDQ_THR_PRIO_3>,
			<&gce_mbox_sec 9 0 CMDQ_THR_PRIO_3>;
#else
			<&gce_mbox 4 0 CMDQ_THR_PRIO_4>,
			<&gce_mbox 6 0 CMDQ_THR_PRIO_3>;
#endif

		gce-client-names = "CLIENT_CFG0",
			"CLIENT_CFG1",
			"CLIENT_CFG2",
			"CLIENT_TRIG_LOOP0",
			"CLIENT_TRIG_LOOP1",
#if defined(CONFIG_MTK_SEC_VIDEO_PATH_SUPPORT)
			"CLIENT_SUB_CFG0",
			"CLIENT_DSI_CFG0",
			"CLIENT_SEC_CFG0",
			"CLIENT_SEC_CFG1",
			"CLIENT_SEC_CFG2";
#else
			"CLIENT_SUB_CFG0",
			"CLIENT_DSI_CFG0";
#endif

		/* define subsys, see mt6885-gce.h */
		gce-subsys = <&gce_mbox 0x14000000 SUBSYS_1400XXXX>,
			<&gce_mbox 0x14010000 SUBSYS_1401XXXX>,
			<&gce_mbox 0x14020000 SUBSYS_1402XXXX>;

		/* define events, see mt6885-gce.h */
		gce-event-names = "disp_mutex0_eof",
			"disp_mutex1_eof",
			"disp_token_stream_dirty0",
			"disp_wait_dsi0_te",
			"disp_token_stream_eof0",
			"disp_dsi0_eof",
			"disp_token_esd_eof0",
			"disp_rdma0_eof0",
			"disp_wdma0_eof0",
			"disp_token_stream_block0",
			"disp_token_cabc_eof0",
			"disp_wdma0_eof2",
			"disp_wait_dp_intf0_te",
			"disp_dp_intf0_eof",
			"disp_mutex2_eof",
			"disp_wdma1_eof2",
			"disp_dsi0_sof0";

		gce-events = <&gce_mbox CMDQ_EVENT_DISP_STREAM_DONE_0>,
			<&gce_mbox CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
			<&gce_mbox CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
			<&gce_mbox CMDQ_EVENT_DSI0_TE>,
			<&gce_mbox CMDQ_SYNC_TOKEN_STREAM_EOF>,
			<&gce_mbox CMDQ_EVENT_DSI0_FRAME_DONE>,
			<&gce_mbox CMDQ_SYNC_TOKEN_ESD_EOF>,
			<&gce_mbox CMDQ_EVENT_DISP_RDMA0_FRAME_DONE>,
			<&gce_mbox CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
			<&gce_mbox CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
			<&gce_mbox CMDQ_SYNC_TOKEN_CABC_EOF>,
			<&gce_mbox CMDQ_EVENT_DISP_WDMA0_FRAME_DONE>,
			<&gce_mbox CMDQ_EVENT_DP_INTF_SOF>,
			<&gce_mbox CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
			<&gce_mbox CMDQ_EVENT_DP_INTF_FRAME_DONE_MM>,
			<&gce_mbox CMDQ_EVENT_DISP_WDMA1_FRAME_DONE>,
			<&gce_mbox CMDQ_EVENT_DSI0_SOF>;

		helper-name = "MTK_DRM_OPT_STAGE",
			"MTK_DRM_OPT_USE_CMDQ",
			"MTK_DRM_OPT_USE_M4U",
			"MTK_DRM_OPT_SODI_SUPPORT",
			"MTK_DRM_OPT_IDLE_MGR",
			"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
			"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
			"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
			"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
			"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
			"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
			"MTK_DRM_OPT_MET_LOG",
			"MTK_DRM_OPT_USE_PQ",
			"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
			"MTK_DRM_OPT_ESD_CHECK_SWITCH",
			"MTK_DRM_OPT_PRESENT_FENCE",
			"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
			"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
			"MTK_DRM_OPT_HRT",
			"MTK_DRM_OPT_HRT_MODE",
			"MTK_DRM_OPT_DELAYED_TRIGGER",
			"MTK_DRM_OPT_OVL_EXT_LAYER",
			"MTK_DRM_OPT_AOD",
			"MTK_DRM_OPT_RPO",
			"MTK_DRM_OPT_DUAL_PIPE",
			"MTK_DRM_OPT_DC_BY_HRT",
			"MTK_DRM_OPT_OVL_WCG",
			"MTK_DRM_OPT_OVL_SBCH",
			"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
			"MTK_DRM_OPT_MET",
			"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
			"MTK_DRM_OPT_VP_PQ",
			"MTK_DRM_OPT_GAME_PQ",
			"MTK_DRM_OPT_MMPATH",
			"MTK_DRM_OPT_HBM",
			"MTK_DRM_OPT_VDS_PATH_SWITCH",
			"MTK_DRM_OPT_LAYER_REC",
			"MTK_DRM_OPT_CLEAR_LAYER",
			"MTK_DRM_OPT_SF_PF",
			"MTK_DRM_OPT_PRIM_DUAL_PIPE";

		helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
			<1>, /*MTK_DRM_OPT_USE_CMDQ*/
			<1>, /*MTK_DRM_OPT_USE_M4U*/
			<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
			<1>, /*MTK_DRM_OPT_IDLE_MGR*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
			<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
			<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
			<1>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
			<0>, /*MTK_DRM_OPT_MET_LOG*/
			<1>, /*MTK_DRM_OPT_USE_PQ*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
			<1>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
			<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
			<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
			<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
			<1>, /*MTK_DRM_OPT_HRT*/
			<1>, /*MTK_DRM_OPT_HRT_MODE*/
			<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
			<1>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
			<0>, /*MTK_DRM_OPT_AOD*/
			<1>, /*MTK_DRM_OPT_RPO*/
			<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
			<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
			<1>, /*MTK_DRM_OPT_OVL_WCG*/
			<0>, /*MTK_DRM_OPT_OVL_SBCH*/
			<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
			<0>, /*MTK_DRM_OPT_MET*/
			<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
			<0>, /*MTK_DRM_OPT_VP_PQ*/
			<0>, /*MTK_DRM_OPT_GAME_PQ*/
			<0>, /*MTK_DRM_OPT_MMPATH*/
			<0>, /*MTK_DRM_OPT_HBM*/
			<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
			<0>, /*MTK_DRM_OPT_LAYER_REC*/
			<1>, /*MTK_DRM_OPT_CLEAR_LAYER*/
			<1>, /*MTK_DRM_OPT_SF_PF*/
			<1>; /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
	};

	disp_mutex0: disp_mutex@14117000 {
		compatible = "mediatek,disp_mutex0",
					"mediatek,mt6885-disp-mutex";
		reg = <0 0x14117000 0 0x1000>;
		interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config MM_DISP_MUTEX0>;
	};

	smi_larb0: smi_larb0@14118000 {
		compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
		reg = <0 0x14118000 0 0x1000>;
		mediatek,larb-id = <0>;
		interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&scpsys SCP_SYS_DIS>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0>;
	};

	smi_larb1: smi_larb1@14119000 {
		compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
		reg = <0 0x14119000 0 0x1000>;
		mediatek,larb-id = <1>;
		interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&scpsys SCP_SYS_DIS>;
		clock-names = "scp-dis";
		mediatek,smi-id = <1>;
	};

	smi_common: smi_common@1411f000 {
		compatible = "mediatek,smi_common";
		reg = <0 0x1411f000 0 0x1000>;
		clocks = <&scpsys SCP_SYS_DIS>,
			 <&dispsys_config MM_SMI_COMMON>,
			 <&dispsys_config MM_SMI_GALS>,
			 <&dispsys_config MM_SMI_INFRA>,
			 <&dispsys_config MM_SMI_IOMMU>;
		clock-names = "scp-dis",
			      "mm-comm", "mm-gals", "mm-infra", "mm-iommu";
		mediatek,smi-id = <21>;
		mediatek,smi-cnt = <32>;
		mmsys_config = <&dispsys_config>;
	};

	disp_smi_subcom@14120000 {
		compatible = "mediatek,disp_smi_subcom", "mediatek,smi_common";
		reg = <0 0x14120000 0 0x1000>;
		clocks = <&scpsys SCP_SYS_DIS>;
		clock-names = "scp-dis";
		mediatek,smi-id = <24>;
	};

	disp_smi_subcom1@14121000 {
		compatible = "mediatek,disp_smi_subcom1", "mediatek,smi_common";
		reg = <0 0x14121000 0 0x3000>;
		clocks = <&scpsys SCP_SYS_DIS>;
		clock-names = "scp-dis";
		mediatek,smi-id = <25>;
	};

	mdp_smi_common: mdp_smi_common@1f002000 {
		compatible = "mediatek,mdp_smi_common", "mediatek,smi_common";
		reg = <0 0x1f002000 0 0x1000>;
		clocks = <&scpsys SCP_SYS_MDP>,
			 <&mdpsys_config MDP_SMI1>, <&mdpsys_config MDP_SMI2>;
		clock-names = "scp-mdp", "mdp-smi1", "mdp-smi2";
		mediatek,smi-id = <22>;
	};

	smi_larb2: smi_larb2@1f003000 {
		compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
		reg = <0 0x1f003000 0 0x1000>;
		mediatek,larb-id = <2>;
		interrupts = <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&scpsys SCP_SYS_MDP>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <2>;
	};

	smi_larb3: smi_larb3@1f004000 {
		compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
		reg = <0 0x1f004000 0 0x1000>;
		mediatek,larb-id = <3>;
		interrupts = <GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&scpsys SCP_SYS_MDP>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <3>;
	};

	sysram_smi_common@1f022000 {
		compatible = "mediatek,sysram_smi_common",
			     "mediatek,smi_common";
		reg = <0 0x1f022000 0 0x1000>;
		clocks = <&scpsys SCP_SYS_MDP>, <&mdpsys_config MDP_SMI0>;
		clock-names = "scp-mdp", "mdp-smi0";
		mediatek,smi-id = <23>;
	};

	mdp_smi_subcom@1f023000 {
		compatible = "mediatek,mdp_smi_subcom", "mediatek,smi_common";
		reg = <0 0x1f023000 0 0x1000>;
		clocks = <&scpsys SCP_SYS_MDP>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <26>;
	};

	mdp_smi_subcom1@1f024000 {
		compatible = "mediatek,mdp_smi_subcom1", "mediatek,smi_common";
		reg = <0 0x1f024000 0 0x3000>;
		clocks = <&scpsys SCP_SYS_MDP>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <27>;
	};

	mmdvfs: mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0 1 2 3 4 5 7 8 9 11 13 14 16 17 18 19 20>;
		larb0 = <8 7 7 7 7 8 8 8 7 7 7 9 8 7 7>;
		larb1 = <8 7 7 7 7 8 8 8 7 7 7 9 8 7 7>;
		larb2 = <7 7 8 8 8 8>;
		larb3 = <7 7 8 8 8 8>;
		larb4 = <6 7 8 7 7 7 7 7 7 6 7>;
		larb5 = <7 7 6 7 7 8 7 7>;
		larb7 = <7 8 8 8 7 7 7 7 7 7 8 8 7 8 8 7 7 7 7 7
			8 7 8 8 7 8 8>;
		larb8 = <7 8 8 8 7 7 7 7 7 7 8 8 7 8 8 7 7 7 7 7
			8 7 8 8 7 8 8>;
		larb9 = <7 7 7 7 7 7 8 8 8 8 7 7 8 9 8 6 6 7 7 7
			7 7 7 7 8 8 8 8 7>;
		larb11 = <7 7 7 7 7 7 8 8 8 8 7 7 8 9 8 6 6 7 7 7
			7 7 7 7 8 8 8 8 7>;
		larb13 = <7 8 8 8 8 8 8 8 8 7 8 7>;
		larb14 = <7 8 8 8 7 8>;
		larb16 = <8 8 7 7 8 7 7 7 8 8 8 8 8 8 8 8 7>;
		larb17 = <8 8 7 7 8 7 7 7 8 8 8 8 8 8 8 8 7>;
		larb18 = <8 8 7 7 8 7 7 7 8 8 8 8 8 8 8 8 7>;
		larb19 = <7 8 7 8>;
		larb20 = <7 7 8 8 6 7>;
		vcore-supply = <&mt_pmic_vgpu11_buck_reg>;
		/* include SMI common CCU */
		cam_larb = <13 14 16 17 18 23 24>;
		max_ostd_larb = <0 1>;
		max_ostd = <40>;
		comm_freq = "disp_freq", "mdp_freq";
		disp_step0 = <546 1 0 10>;
		disp_step1 = <416 1 0 11>;
		disp_step2 = <312 1 0 12>;
		disp_step3 = <249 1 0 13>;
		mdp_step0 = <594 1 1 14>;
		mdp_step1 = <416 1 1 11>;
		mdp_step2 = <312 1 1 12>;
		mdp_step3 = <273 1 1 15>;
		cam_step0 = <624 1 2 16>;
		cam_step1 = <499 1 2 17>;
		cam_step2 = <392 1 2 18>;
		cam_step3 = <312 1 2 12>;
		img_step0 = <624 1 3 16>;
		img_step1 = <416 1 3 11>;
		img_step2 = <343 1 3 19>;
		img_step3 = <273 1 3 15>;
		img2_step0 = <624 1 4 16>;
		img2_step1 = <416 1 4 11>;
		img2_step2 = <343 1 4 19>;
		img2_step3 = <273 1 4 15>;
		venc_step0 = <624 1 5 16>;
		venc_step1 = <416 1 5 11>;
		venc_step2 = <312 1 5 12>;
		venc_step3 = <273 1 5 15>;
		vdec_step0 = <546 1 6 10>;
		vdec_step1 = <416 1 6 11>;
		vdec_step2 = <312 1 6 12>;
		vdec_step3 = <249 1 6 13>;
		dpe_step0 = <546 1 7 10>;
		dpe_step1 = <458 1 7 20>;
		dpe_step2 = <364 1 7 21>;
		dpe_step3 = <312 1 7 12>;
		ipe_step0 = <546 1 8 10>;
		ipe_step1 = <416 1 8 11>;
		ipe_step2 = <312 1 8 12>;
		ipe_step3 = <273 1 8 15>;
		ccu_step0 = <499 1 9 17>;
		ccu_step1 = <392 1 9 18>;
		ccu_step2 = <364 1 9 21>;
		ccu_step3 = <312 1 9 12>;
		/* fmeter_mux_ids: Mapping to mux sequence in clocks */
		fmeter_mux_ids = <5 6 11 7 8 56 57 10 9>;
		vopp_steps = <0 1 2 3>;
		disp_freq = "disp_step0", "disp_step1",
				"disp_step2", "disp_step3";
		mdp_freq = "mdp_step0", "mdp_step1",
				"mdp_step2", "mdp_step3";
		cam_freq = "cam_step0", "cam_step1",
				"cam_step2", "cam_step3";
		img_freq = "img_step0", "img_step1",
				"img_step2", "img_step3";
		img2_freq = "img2_step0", "img2_step1",
				"img2_step2", "img2_step3";
		venc_freq = "venc_step0", "venc_step1",
				"venc_step2", "venc_step3";
		vdec_freq = "vdec_step0", "vdec_step1",
				"vdec_step2", "vdec_step3";
		dpe_freq = "dpe_step0", "dpe_step1",
				"dpe_step2", "dpe_step3";
		ipe_freq = "ipe_step0", "ipe_step1",
				"ipe_step2", "ipe_step3";
		ccu_freq = "ccu_step0", "ccu_step1",
				"ccu_step2", "ccu_step3";
		clocks = <&topckgen TOP_MUX_DISP>,		/* 0 */
			<&topckgen TOP_MUX_MDP>,		/* 1 */
			<&topckgen TOP_MUX_CAM>,		/* 2 */
			<&topckgen TOP_MUX_IMG1>,		/* 3 */
			<&topckgen TOP_MUX_IMG2>,		/* 4 */
			<&topckgen TOP_MUX_VENC>,		/* 5 */
			<&topckgen TOP_MUX_VDEC>,		/* 6 */
			<&topckgen TOP_MUX_DPE>,		/* 7 */
			<&topckgen TOP_MUX_IPE>,		/* 8 */
			<&topckgen TOP_MUX_CCU>,		/* 9 */
			<&topckgen TOP_MAINPLL_D4>,		/* 10 */
			<&topckgen TOP_UNIVPLL_D6>,		/* 11 */
			<&topckgen TOP_UNIVPLL_D4_D2>,		/* 12 */
			<&topckgen TOP_UNIVPLL_D5_D2>,		/* 13 */
			<&topckgen TOP_TVDPLL_CK>,		/* 14 */
			<&topckgen TOP_MAINPLL_D4_D2>,		/* 15 */
			<&topckgen TOP_UNIVPLL_D4>,		/* 16 */
			<&topckgen TOP_UNIVPLL_D5>,		/* 17 */
			<&topckgen TOP_MMPLL_D7>,		/* 18 */
			<&topckgen TOP_MMPLL_D4_D2>,		/* 19 */
			<&topckgen TOP_MMPLL_D6>,		/* 20 */
			<&topckgen TOP_MAINPLL_D6>,		/* 21 */
			<&topckgen TOP_MUX_DP>;		/* 22 */
		clock-names = "TOP_MUX_DISP",	/* 0 */
			"TOP_MUX_MDP",		/* 1 */
			"TOP_MUX_CAM",		/* 2 */
			"TOP_MUX_IMG1",		/* 3 */
			"TOP_MUX_IMG2",		/* 4 */
			"TOP_MUX_VENC",		/* 5 */
			"TOP_MUX_VDEC",		/* 6 */
			"TOP_MUX_DPE",		/* 7 */
			"TOP_MUX_IPE",		/* 8 */
			"TOP_MUX_CCU",		/* 9 */
			"TOP_MAINPLL_D4",	/* 10 */
			"TOP_UNIVPLL_D6",	/* 11 */
			"TOP_UNIVPLL_D4_D2",	/* 12 */
			"TOP_UNIVPLL_D5_D2",	/* 13 */
			"TOP_TVDPLL_CK",	/* 14 */
			"TOP_MAINPLL_D4_D2",	/* 15 */
			"TOP_UNIVPLL_D4",	/* 16 */
			"TOP_UNIVPLL_D5",	/* 17 */
			"TOP_MMPLL_D7",		/* 18 */
			"TOP_MMPLL_D4_D2",	/* 19 */
			"TOP_MMPLL_D6",		/* 20 */
			"TOP_MAINPLL_D6",	/* 21 */
			"TOP_MUX_DP";	/* 22 */
	};


	disp_dsc_wrap: disp_dsc_wrap@14124000 {
		compatible = "mediatek,disp_dsc_wrap",
					"mediatek,mt6885-disp-dsc";
		reg = <0 0x14124000 0 0x1000>;
		interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config  MM_DISP_DSC_WRAP>;
	};

	dp_intf: dp_intf@14125000 {
		compatible = "mediatek,dp_intf",
					"mediatek,mt6885-dp-intf";
		reg = <0 0x14125000 0 0x1000>;
		interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&dispsys_config  MM_DISP_DP_INTF>,
			<&dispsys_config MM_DP_INTF>,
			<&topckgen TOP_MUX_DP>,
			<&topckgen TOP_TVDPLL_D2>,
			<&topckgen TOP_TVDPLL_D4>,
			<&topckgen TOP_TVDPLL_D8>,
			<&topckgen TOP_TVDPLL_D16>,
			<&topckgen TOP_TVDPLL_CK>;
		clock-names = "hf_fmm_ck",
		  "hf_fdp_ck",
			"MUX_DP",
			"TVDPLL_D2",
			"TVDPLL_D4",
			"TVDPLL_D8",
			"TVDPLL_D16",
			"DPI_CK";
		phys = <&dp_tx>;
		phy-names = "dp_tx";
	};

	inlinerot@14126000 {
		compatible = "mediatek,inlinerot";
		reg = <0 0x14126000 0 0x1000>;
	};

	dp_tx: dp_tx@14800000 {
		compatible = "mediatek,dp_tx",
					"mediatek,mt6885-dp_tx";
		reg = <0 0x14800000 0 0x8000>;
		clocks = <&scpsys SCP_SYS_DP_TX>;
		clock-names = "dp_tx_faxi";
		interrupts = <GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH>;
	};

	mipi_tx_config0: mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0",
					"mediatek,mt6885-mipi-tx";
		reg = <0 0x11e50000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx0_pll";
	};

	mipi_tx_config1: mipi_tx_config@11e60000 {
		status = "disabled";
		compatible = "mediatek,mipi_tx_config1",
					"mediatek,mt6885-mipi-tx";
		reg = <0 0x11e60000 0 0x1000>;
		clocks = <&clk26m>;
		#clock-cells = <0>;
		#phy-cells = <0>;
		clock-output-names = "mipi_tx1_pll";
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0 0x1a004000 0 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0 0x1a005000 0 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0 0x1a006000 0 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0 0x1a007000 0 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0 0x1a008000 0 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0 0x1a009000 0 0x1000>;
	};

	seninf7@1a00a000 {
		compatible = "mediatek,seninf7";
		reg = <0 0x1a00a000 0 0x1000>;
	};

	seninf8@1a00b000 {
		compatible = "mediatek,seninf8";
		reg = <0 0x1a00b000 0 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0 0x1a004000 0 0x1000>;
#if 0
		interrupts = <GIC_SPI 2>;
		clock-names = "MDP_#w6HTI
	seninf8@1a00mes = "MDP_#w6HTIt-namu#g,
		clocks = <&dispsys_confU6HwCu#P44;
	p1_WRAP>;
	};

	dpNpatible = "mediateR9mdp_rsz4";
		reg = <0 0x14012000 T 0x1000>;
	};
w	mdp_tdshp4@14013000 g 00 0pati00 0pati00 0pati00 0pati00 0pati00 0pati0-O0pati0-O0pati0-O0pati0-O0pati0-O0pati0-O0-eTX>;
		clock-names =w#S 9U#w6HR _step3 = <273 1 5 15>;
		,smi_ O  0patiT26	"MM0 0x1000>;
		interrupts 3 = <273 1 5_DISP_DP_INTF>,
			<&di3 = <273 1 53000 {
		compatible =  0x1000>;
	DPLL_D8@1a004000 {G_LOOP1""mediaeninf_top";
		"MMSYS_DIDP_#w6HTIt		"MMSYS_DIDP_#w6HTIt1		"MMSYS_DIDP_#w6HTIt2		"MMSYS_DIDP_#w6HTIt3		"MMSYS_DIDP_#ti00 		"MMSYS_DIDP_#ti00 2		"MMSYS_DIDP_#dp_rsz		"MMSYS_DIDP_#dp_rs4		"MMSYS_DIDP_#dp_rs5		"MMSYS_DIDP_#dp_rs6		"MMSYS_DICLK	"MMSYS_26M",
			"Mpati0-O0MSYS_26M",
			"Mlock-namMSYS_26M",
			"Mpati0-O4		"MMSYS_DIT26	"MM0 0MSYS_26M",
			"Mpati0-O16MSYS_26M",
			"Mpati0-O30000 {
		ckd_tibera_hw1:kd_tibera_hw1nf7@1a00a000 {
		compatible = "mediatimgek,ssmi_la{
		ctible : tible nf7@1
		reg = <0 0x14800000 0 0x8000>tible 
		d
		inte;
		reg = <0 0x1a00put-names = "sys_config MM_DISP_MERGE1>;
TOPCibera CCF	<&topckgen 0x1a00b000 0 0x1000>;
	};

	sseninf_top@1a004000 {
		comseninf_top@1a004000 {_DRMA
		comseninf_top@1a004000 {_DRMB
		comseninf_top@1a004000 {_DRMC
		comsentible = "mediatek,s0 {_op";
		reg sentible = "mediatek,s0 {TG_op";
		reg sentible = "mediatek,s0 {SV0_op";
		reg sentible = "mediatek,s0 {SV1_op";
		reg sentible = "mediatek,s0 {SV2_op";
		reg sentible = "mediatek,s0 {SV3_op";
		reg sentible = "mediatek,sLARB13_op";
		reg sentible = "mediatek,sLARB14_op";
		reg sentible = "mediatek,sLARB15_op";
		reg sentible = "mediatek,s0CU0_op";
		reg sentible = "mediatek,seninf_top";
		reg sentible _rawa= "mediaDRMAsLARBXtop";
		reg sentible _rawa= "mediaDRMAs0 {_op";
		reg sentible _rawa= "mediaDRMAs0 {TG_op";
		reg sentible _rawb= "mediaDRMBsLARBXtop";
		reg sentible _rawb= "mediaDRMBs0 {_op";
		reg sentible _rawb= "mediaDRMBs0 {TG_op";
		reg sentible _rawc= "mediaDRMCsLARBXtop";
		reg sentible _rawc= "mediaDRMCs0 {_op";
		reg sentible _rawc= "mediaDRMCs0 {TG_op";
		reg sen		<&topckgen TOP_MUX_Ireg sen		<&topckgen TOP_M {TM00 {
		compatible = n_cab0x1000>;
	DPLL_D	 n_cab0x1000>0 {G_LOOP	 n_cab0x1000>DRMAG_LOOP	 n_cab0x1000>DRMBG_LOOP	 n_cab0x1000>DRMCG_LOOP	  "media0 {_op";
G_LOOP	  "media0 {TG_op";
G_LOOP	  "media0 {SV0_op";
G_LOOP	  "media0 {SV1_op";
G_LOOP	  "media0 {SV2_op";
G_LOOP	  "media0 {SV3_op";
G_LOOP	  "mediaLARB13_op";
G_LOOP	  "mediaLARB14_op";
G_LOOP	  "mediaLARB15_op";
G_LOOP	  "media0CU0_op";
G_LOOP	  "mediaeninf_top";
		"MMS	  "mediaDRMALARB16top";
		"MMS	  "mediaDRMA0 {_op";
G_LOOP	  "mediaDRMATG_op";
G_LOOP	  "mediaDRMBLARB17_op";
G_LOOP	  "mediaDRMB0 {_op";
G_LOOP	  "mediaDRMBTG_op";
G_LOOP	  "mediaDRMCLARB18_op";
G_LOOP	  "mediaDRMC0 {_op";
G_LOOP	  "mediaDRMCTG_op";
G_LOOP	 genCKGEN_OP_MUX_CAM",	LOOP	 genCKGEN_OP_MUX_CA {TMmediatek,mupts = <3000 0 0x101seninftek,disp_smi_subcom", "mediatek,0 0 0x101sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4U_PORT_L0_OVL_RDMA0YS_DIS>;
		clock-namees = "scp-mdp";
		mediatek,s31id = <22>;
	};

	smi_larb2: smi_larb2@1f003000 {
		c0 {
		com entible = "mediatek,sLARB13_op";
	0 {
		compatible =  = <tibsp_freq-0x101sGDMA0YS_DIS>;
smi_larb";

		reg = <0 0 0x1014000 0 0x101seninf;
		mediatek,larb-id = <3>;
		int 0 0x101sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4UP_SYS_MDP>;
		clocYS_DIS>;
		clock-name4s = "scp-mdp";
		mediatek,s33";	/* 22 */
	};


	disp_dsc_wrap: dis@1f003000 {
		c0 {
		com entible = "mediatek,sLARB14_op";
	0 {
		compatible =  = <tibsp_freq-0x1014GDMA0YS_DIS>;
smi_larb";
4		reg = <0 0 0x1015000 0 0x101seninf = <&scpsys SCP_SYS_MDP>,
			 <&mdpsys_c15GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4U;
		clock-names = "scp-mdp", "mdp-smi115sp_dsc_wrap: dis@1f003000 {
		c0 {
		com entible = "mediatek,sLARB15_op";
	0 {
		compatible =  = <tibsp_freq-0x1015GDMA0YS_DIS>;
smi_larb";
121000 {
	cupts = iatek,sma				"mediatek,mt6885-disp-dither";cupts = iatek,	reg = <0 0x1f023000 0 0x1000>;
		clocksa1 IRQ_TYPE_LEVEL_HIGc_wrap: dis@1f003000 {
		c0 {
0 {
		compatible =  = <tibsDMA0YS_DIS>;
smi_larb";2921000 {
	cupts = iatek,1nf7@1ediatek,mt6885-disp-rsz";
		reg cupts = iatek,1	reg = <0 0x1f023000 0 0x1000>;
		clocksa1 GH>;
		clocks = <&c_wrap: dis@1f003000 {
		c0 {
0 {
		compatible =  = <tibsDMA0YS_DIS>;
smi_larb";3021000 {
	cupts = iatek,26m>;
TYPE_LEVEL_HIGH>;
		clocks = <&dcupts = iatek,2	reg = <0 0x1f023000 0 0x1000>;
		clocksa1 k,smi-id = <1>;
		c_wrap: dis@1f003000 {
		c0 {
0 {
		compatible =  = <tibsDMA0YS_DIS>;
smi_larb";31		reg = <0 0 0x1016000 0 0x101seninfediatek,larb-id = <1>;
		interrupts 0x101sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4UVEL_HIGH>;
		clock"scp-mdp", "mdp-smi116s = "scp-mdp";
		mediatek,s33-id = <2>;
	};

	smi_larb3: smi_larb3@1f004000 {
		c0 {_DRMA
		com entible _rawa= "mediaDRMAsLARBXtop";
	0 {
		compatible =  = <tib-rawasp_freq-rawa-YPE_LEVELYS_DIS>;
smi_larb";
6		reg = <0 0 0x1017000 0 0x101senin"digital", "hs";
		phys = <&mipi_0 0 0x101sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4{
		compatible = "m"scp-mdp", "mdp-smi117s = "scp-mdp";
		mediatek,s33SZ1>;
	};

	disp_postmask1: disp_postinf_top@1a004000 {_DRMB
		com entible _rawb= "mediaDRMBsLARBXtop";
	0 {
		compatible =  = <tib-rawbsp_freq-rawb-YPE_LEVELYS_DIS>;
smi_larb";
7		reg = <0 0 0x1018000 0 0x101senink,mt6885-dmdp-aal";
		reg = <0 0x0 0 0x101sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cla4{_PORT_L0_OVL_RDMA0YS_DIS>;
		clock-name8s = "scp-mdp";
		mediatek,s33 MM_DISP_COLOR1>;
	};

	disp_ccorr1: inf_top@1a004000 {_DRMC
		com entible _rawc= "mediaDRMCsLARBXtop";
	0 {
		compatible =  = <tib-rawcsp_freq-rawc-YPE_LEVELYS_DIS>;
smi_larb";
821000 {
	cuple _rawa: tible _rawaenin4ediatek,larb-id = <1>;
		interrutible _rawa
		d
		inte;
		reg = <0 0x1a04VEL_HIGH>;
		clocknfig MM_DISP_MERGE1>;0 {
	cuple _rawb: tible _rawbenin6ediatek,larb-id = <1>;
		interrutible _rawb
		d
		inte;
		reg = <0 0x1a06VEL_HIGH>;
		clocknfig MM_DISP_MERGE1>;0 {
	cuple _rawc: tible _rawcenin8ediatek,larb-id = <1>;
		interrutible _rawc
		d
		inte;
		reg = <0 0x1a08VEL_HIGH>;
		clocknfig MM_DISP_MERGE1>;0 {
	cup1_inn				a033@1a006000 {
		compatible = "medcup1_inn		e;
		reg = <0 0x1a030x1a00600 {
		com0 {
	cup2_inn				a053@1a006000 {
		compatible = "medcup2_inn		e;
		reg = <0 0x1a050x1a00600 {
		com0 {
	cup3_inn				a073@1a006000 {
		compatible = "medcup3_inn		e;
		reg = <0 0x1a070x1a00600 {
		com0 {
	cup1: tib1nf7@3
		reg = <0 0x14800000 0 0x8000>tib		reg = <0 0x11e60003@14126000 {
		compscp-mdp";
		mediatek,s31SZ1>;
	};

	disp_postmask0 {
	cup2: tib26m>;;
		reg = <0 0x14800000 0 0x8000>tib2e;
		reg = <0 0x1a05@14126000 {
		compscp-mdp";
		mediatek,s31 MM_DISP_COLOR1>;
	};

	d0 {
	cup3: tibsenin7
		reg = <0 0x14800000 0 0x8000>tibseninf1";
		reg = <07@14126000 {
		compscp-mdp";
		mediatek,s320 {
		compatible = "mediatek,dtiblv1nf7@9
		reg = <0 0x14800000 0 0x8000>tiblv		reg = <0 0x11e60009
		compatible = "mscp-mdp";
		mediatek,s32RT_L1_DISP_POSTMASK1>;
	}tek,dtiblv26m>;9,mt6885-dmdp-aal";
		reg = <0 0xtiblv2	reg = <0 0x11e60009_PORT_L1_OVL_RDMA1>,
			 <&iommu0 M4U_PO32_config MM_DISP_DITHER1>;tek,dtiblvsenin9;
		mediatek,larb-id = <3>;
		intiblvs	reg = <0 0x11e60009L0_OVL_2L_RDMA1>,
			 <&iommu0 M4U_PORT_32P_MUTEX0>;
	};

	smi_larbtek,dtiblvsenin9 = <&scpsys SCP_SYS_MDP>,
			 <&tiblvs	reg = <0 0x11e60009T_L0_OVL_2L_RDMA3>,
			 <&iommu0 M4U_POR32id = <22>;
	};

	smi_larbtek,dtiblvsenin9a00a000 {
		compatible = "mediattiblvs	reg = <0 0x11e60009	"TOP_MAINPLL_D6",	/* 21 */
			"TOP_MUX_32-id = <2>;
	};

	smi_larbtek,dtiblvsenin9		#clock-cells = <0>;
		#phy-celtiblvs	reg = <0 0x11e60009281 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&d32SZ1>;
	};

	disp_postmask0 {
	cupsvsenin91@1a004000 {
		compatible = "medcupsvs	reg = <0 0x11e60009atek,smi-id = <1>;
		iommus = <&iommu0 M33psys_config  MM_DISP_DSC_0 {
	cupsvsenin92@1a005000 {
		compatible = "medcupsvs	reg = <0 0x11e60009*MTK_DRM_OPT_SF_PF*/
			<1>; /*MTK_DRM_O33RT_L1_DISP_POSTMASK1>;
	}tek,dimgeatek,disp_mimgeatek,disp@150ock-names = "scp-dis",
			      "imgeat
		d
		inte;
		reg = <0 0x150ock-naIGH>;
		clocknfig MM_DISP_MERGE1>;isp_ccorr
eg senimgeatek,disp IMGedi1sLARB9_op";
		reg senimgeatek,disp IMGedi1sDIP_op";
		reg senimgeat2ek,disp IMGedi2sLARB11_op";
		reg senimgeat2ek,disp IMGedi2sDIP_op";
		reg senimgeatek,disp IMGedi1sMSS_op";
		reg senimgeatek,disp IMGedi1sMFBtop";
	0 {
		compatible LOOP	 DIP_opAINPsLARB9,	LOOP	 DIP_opAINPsDIP,	LOOP	 DIP_opAINPsLARB11,	LOOP	 DIP_opAINPsDIP2,	LOOP	 DIP_opAINPsDIPsMSS,	LOOP	 DIP_opAINPsMFBtDIP,
	}tek,ddip_a0@150otek,disp_smi_subcom", "mediatek,smp		reg = <0 0x11e6050otek,d11e6cPT_SF_PF*/
			<1>; /*MTK_DRM_O34_config MM_DISP_DITHER1>;tek,ddip_a1@150o_OVL1_2L>;
		mediatek,larb = <&smip_a1	reg = <0 0x11e6050oes = "DRE3_AAL1";
	};
mip_a2@150oP_OVL3_2L>;
		mediatek,larb = <&smp_a2	reg = <0 0x11e6050o00 0 0x1000>;
	};

	mdsmp_a3@150o 17 */
			"TOP_MMPLL_D7",		/* 18 *p_a3	reg = <0 0x11e6050o00 0 0x1000>;
	};

	mdp_p_a4@150oible = "mediatek,mdp_tdshp5";
		rep_a4	reg = <0 0x11e6050omes = "mipi_tx1_pll";
rep_a5@150oek,mt6885-disp-merge";
		reg = <0 p_a5	reg = <0 0x11e6050oL_D2",
			"TVDPLL_D4",
 p_a6@150o_VDS_PATH_SWITCH*/
			<0>, /*MTK_Dp_a6	reg = <0 0x11e6050o0x1a005000 0 0x1000>;
_Dp_a7@150o"mediatek,mt6885-disp-color";
		rep_a7	reg = <0 0x11e6050o0x1a006000 0 0x1000>;
rep_a8@150o				"mediatek,mt6885-disp-ccorr";
p_a8	reg = <0 0x11e6050o0x1a007000 0 0x1000>;
;
p_a9@150oaal";
		reg = <0 0x14109000 0 0x10p_a9	reg = <0 0x11e6050o0x1a008000 0 0x1000>;
mip_a10@150oediatek,mt6885-disp-gamma";
		reg p_a10	reg = <0 0x11e6050o0x1a009000 0 0x1000>;
g p_a11@150o		"mediatek,mt6885-disp-dither";
	p_a11	reg = <0 0x11e6050oIRQ_TYPE_LEVEL_HI0 {
	cupera_af_hw_node: tibera_af_hw_node005000 {
		compatible = "medcupera_af_lens,
	}tek,dflashlight_arb1: flashlight_arb1005000 {
		compatible = "medflashlight_arb1,
	}tek,dflashlights_mt6360: flashlights_mt6360005000 {
		compatible = "medflashlights_mt6360	reg decoupmpatiRGE1>;ishann	l@100500	typPATH",
1>;i	ctATH",
1>;i	partATH",
1>;i}1>;ishann	l@200500	typPATH",
1>;i	ctATH"1
1>;i	partATH",
1>;i}1>;g = <0 0 0x109000 0 0x109@150oTYPE_LEVEL_HIGH>;
		clocks = <&d0 0 0x109GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl50oTYPE__L0_OVL_RDMA0YS_DIS>;
		clock-nam9SF_PF*/
			<1>; /*MTK_DRM_O34RT_L1_DISP_POSTMASK1>;
	};

	dsi1: dsinf_top@1a00400e_ste	com enimgeatek,disp IMGedi1sLARB9_op";
	0 {
		compatible =  = <ispam_freq1-0x109GDMA0YS_DIS>;
smi_larb";921000 {
	0 0 0x1010@150oediatek,larb-id = <1>;
		interrupts 0x101 <0 0x14117000 0 0x1000>;
		interrupts 50oediat_L0_OVL_RDMA0YS_DIS>;
		clock-name1>;
		c_wrap: dis@1f003000 {
		ce_st0 {
		compatible =  = <ispaDMA0YS_DIS>;
smi_larb";1AL1";
	};

ssdl@150_HIGH>;
		clocks = <&dispsys_confissdl0>;
		interrupts 50mes = "DRE3_AAL1";F*/
			<1>; /*MTK_DRM_O34 MM_DISP_COLOR1>;
	};

	d0 {
	wpe_a@150_tek,disp_smi_subcom", "mediatek,wpe_a0>;
		interrupts 50m_PORT_L1_OVL_RDMA1>,
			 <&iommu0 M4U_PO34-id = <2>;
	};

	smi_larb3: smi_la
eg senimgeatek,disp IMGedi1sLARB9_op";
		reg senimgeatek,disp IMGedi1sW>;
op";
	0 {
		compatible LOOP	 W>;
oLKAINPsLARB9,	LOOP	 W>;
oLKAINPsW>;
A"
	d0 {
	wpe_b@158_tek,disp_smi_subcom", "mediatek,wpe_00>;
		interrupts 58m_PORT_L1_OVL_RDMA1>,
			 <&iommu0 M4U_PO35RT_L1_DISP_POSTMASK1>;
	};

	dsi1:reg senimgeat2ek,disp IMGedi2sLARB11_op";
		reg senimgeat2ek,disp IMGedi2sW>;
op";
	0 {
		compatible LOOP	 W>;
oLKAINPsLARB11,	LOOP	 W>;
oLKAINPsW>;
B"1";
	};

sfdl@150_ck-names = "scp-dis",
			      "
sfdl0>;
		interrupts 50m
		compatible = "mscp-mdp";
		mediatek,s34id = <22>;
	};

	smi_larbtek,diss@150_HIGH>;
		clocks = <&dispsys_confiss0>;
		interrupts 50mes = "DRE3_AAL1";F*/
			<1>; /*MTK_DRM_O34 MM_DISP_COLOR1>;
	};

	d&scpsys SCP_SYS_DIS>_mD5_D_THR_PRIO_4>,
		disp_frss_frtib_do,
		p_f/bits/,	/*<_mbox CMDQ_* 20x CMDQ_TX_SYNC_TOKEN_23isp_frss_dirty		p_f/bits/,	/*<_mboxbox CMDQ_SYMSSlarbtek,disf@150_ck-names = "scp-dis",
			      "
sf0>;
		interrupts 50m
		compatible = "mscp-mdp";
		mediatek,s34id = <22>;
	};

	smi_larb&scpsys SCP_SYS_DIS>_mD20D_THR_PRIO_4>,
		disp_frsf_frtib_do,
		p_f/bits/,	/*<_mbox CMDQ_* 20x CMDQ_TX_SYNC_TOKEN_2disp_frsf_dirty		p_f/bits/,	/*<_mboxbox CMDQ_SYMSFlarb3: smi_la
eg senimgeatek,disp IMGedi1sLARB9_op";
		reg senimgeatek,disp IMGedi1sMSS_op";
		reg senimgeatek,disp IMGedi1sMFBtop";
	0 {
		compatible LOOP	 MFBtop_* 20xLARB9,	LOOP	 MFBtop_* 20xMSS,	LOOP	 MFBtop_* 20xMFB"1";
	};
imgeatemfb@150ock-names = "scp-dis",
			      "imgeatemfbe;
		reg = <0 0x150ock-naIGH>;
		cloc
	};
imgeat2ek,disp_mimgeat2ek,disp@158ock-names = "scp-dis",
			      "imgeat2
		d
		inte;
		reg = <0 0x158ock-naIGH>;
		clocknfig MM_DISP_MERGE1>;00>;
g p_x0",58otek,disp_smi_subcom", "mediatek,smp2	reg = <0 0x11e6058otek,d11e6cPT_SF_PF*/
			<1>; /*MTK_DRM_O3T_PRIM_DUAL_PIPE*/
	};

	d00>;
g p_x1",58o_OVL1_2L>;
		mediatek,larb = <&smip_b1	reg = <0 0x11e6058oes = "DRE3_AAL1";
	};
mip_	clo58oP_OVL3_2L>;
		mediatek,larb = <&smp_b2	reg = <0 0x11e6058o00 0 0x1000>;
	};

	mdsmp_000>58o 17 */
			"TOP_MMPLL_D7",		/* 18 *p_b3	reg = <0 0x11e6058o00 0 0x1000>;
	};

	mdp_p_b40>58oible = "mediatek,mdp_tdshp5";
		rep_b4	reg = <0 0x11e6058omes = "mipi_tx1_pll";
rep_b50>58oek,mt6885-disp-merge";
		reg = <0 p_b5	reg = <0 0x11e6058oL_D2",
			"TVDPLL_D4",
 p_b60>58o_VDS_PATH_SWITCH*/
			<0>, /*MTK_Dp_b6	reg = <0 0x11e6058o0x1a005000 0 0x1000>;
_Dp_b70>58o"mediatek,mt6885-disp-color";
		rep_b7	reg = <0 0x11e6058o0x1a006000 0 0x1000>;
rep_b80>58o				"mediatek,mt6885-disp-ccorr";
p_b8	reg = <0 0x11e6058o0x1a007000 0 0x1000>;
;
p_09@158oaal";
		reg = <0 0x14109000 0 0x10p_b9	reg = <0 0x11e6058o0x1a008000 0 0x1000>;
mip_010@158oediatek,mt6885-disp-gamma";
		reg p_b10	reg = <0 0x11e6058o0x1a009000 0 0x1000>;
g p_b11",58o		"mediatek,mt6885-disp-dither";
	p_b11	reg = <0 0x11e6058oIRQ_TYPE_LEVEL_HI0 {
	pts 0x1018000 0 0x1001",58oTYPE_LEVEL_HIGH>;
		clocks = <&d0 0 0x101<GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH>;
		cl58oTYPE__L0_OVL_RDMA0YS_DIS>;
		clock-namees = "scp-dis";
		mediatek,sm54114000 0 0x1000>;
	};

	disp_merge1:@1f003000 {
		ce_s2te	com enimgeat2ek,disp IMGedi2sLARB11_op";
	0 {
		compatible =  = <ispcam_freq -0x101<GDMA0YS_DIS>;
smi_larb";11		reg = <0 0 0x101clo58oediatek,larb-id = <1>;
		interrupts 0x101onfig MDP_SMI1>, <&mdpsys_config MDP_SM58oediat_L0_OVL_RDMA0YS_DIS>;
		clock-name", "mdp-smi2";
		mediatek,sm35psys_config  MM_DISP_DSC_WRAP>;
	};

@1f003000 {
		ce_s2t0 {
		compatible =  = <ispcaDMA0YS_DIS>;
smi_larb";1
		reg = <mfb@158_ck-names = "scp-dis",
			      "
fbe;
		reg = <0 0x158m
		compatible = "g = <mfb@158_HIGH>;
		clocks = <&dispsys_confifbe;
		reg = <0 0x158mes = "DRE3_AAL1";
	};
 "imggc= "m "imggc= @/*MTKIGH>;
		clocks = <&dispsys_conf "imggc= 
		d
		inte;
		reg = <0 0x1*MTKIGH>"DRE3_AA	clocknfig MM_DISP_MERGE1>;00>;
 "im@/*MTKIGH>;
		clocks = <&dispsys_conf>;
		#pvcodec-"ime;
		reg = <0 0x1*Mock-naIGH>ock-ISP_DP_0 0x1*8ock-naIGH>ock-I;
	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy7opckg_RDiateVdpe_stinf8";
		 {
		compatible = "mediatek,7s = "scp-mdp";
		mediatek,s30SZ1>;
	};

	disp_postmask1psys_conf cu = "m cularb3: smi_la
eg "m "imggc=  pckg_GDQ_LEMG1_MUX_DI
eg "m "imgc1ggc=  pckg_C1_GDQ_LEMG1_MUX_D0 {
		compatible LOOP"MTtop_MUX_isp_waitMTtop_MUX_p_aal5",
	ediatek,7000 0 0x107@/*M"digital", "hs";
		phys = <&mipi_0 0 0x10sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl74{
		compatible = "m"scp-mdp", "mdp-smi17s = "scp-mdp";
		mediatek,s30-id = <2>;
	};

	smi_larb3: smi_larb3@1f004000 {
		cMUX_DI
eg  "m "imggc=  pckg_GDQ_LEMG1_MUX_D0 {
		compatible =  = < "imeq = "im-set<GDMA0YS_DIS>;
smi_larb";7		reg = <jpg"im@/*M3
		reg = <0 0x14800000 0 0x8000>jpg"imLEVEL_HIGH>;
		cl743KIGH>"DRE3_AA	clock
		compatible = "mediatek,7s =	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy7oJPGckg_YDRM_OPpe_stinf8";
		 {scp-mdp";
		mediatek,s30 MM_DISP_COLOR1>;
	};

	disp_ccorr1:  "imggc=  pckg_GDQ_LEMG2oJPGckgD0 {
		compatible = jpg"imLEVELcshot-specrr1:368s = "port_larb";ig: dispsy7oJPGckg_YDRM_OPpe_st	reg seig: dispsy7oJPGckg_CDRM_OPpe_st	reg seig: dispsy7oJPGckg_DIS_IDLEpe_st	reg seig: dispsy7oJPGckg_BSM_OPpe_stineg = <jpgdec@/*M4
		reg = <0 0x14800000 0 0x8000>jpgdecLEVEL_HIGH>;
		cl744KIGH>"DRE3_AA	c	reg;
		cl745KIGH>"DRE3_AA	c	reg;
		cl784KIGH>"DRE3_AA	c = "scp-mdp";
		mediatek,s314114000 0 0x1000>;
	};I
eg "diatek,s31_PRIM_DUAL_PIPE*/
	};
I
eg "diatek,s31P_MUTEX0>;
	};

	smi_larb0: smi_larb0 "imggc=  pckg_GDQ_LEMG3oJPGUX_MD
eg "m "imggc=   pckg_GDQ_LEMG4oJPGUX__C1DI
eg "m "imgc1ggc=   pckg_C1_GDQ_LEMG3oJPGUX_M0 {
		compatible = MTtop_MUX_oJPGUX_sp_waitMTtop_MUX_oJPGUX__C1sp_waitMTtop_MUX_oC1_JPGUX_s= "g = <mbist@/*M6
		reg = <0 0x14800000 0 0x8000>mbistLEVEL_HIGH>;
		cl746KIGH>"DRE3_AA	c = 
	};
 "imgc1ggc= "m "imgc1ggc= @/*,
			"TVDPLL_D16",
			"DPI_CK";
		 "imgc1ggc= 
		d
		inte;
		reg = <0 0x1*ot@141260003_AA	clocknfig MM_DISP_MERGE1>;00>;
ediatek,8000 0 0x108@/*,"digital", "hs";
		phys = <&mipi_0 0 0x10sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl78m
		compatiblee = "m"scp-mdp", "mdp-smi18s = "scp-mdp";
		mediatek,s31psys_config  MM_DISP_DSC_WRAP>;
	};

@1f003000 {
		cMUX_oCORE1DI
eg  "m "imgc1ggc=  pckg_C1_GDQ_LEMG1_MUX_D0 {
		compatible =  = < "im-c1eq = "im-c1-set<GDMA0YS_DIS>;
smi_larb";821000 {
	dvs@1b1
			"TVDPLL_D16",
			"DPI_CK";
		dvsLEVEL_HIGH>;
		clb1
			"Tmpatible = "mscp-mdp";
		mediatek,s364114000 0 0x1000>;
	};

	dscpsys SCP_SYS_DIS>_mD56D_THR_PRIO_4>,
		disp_f CMDQ_*0 0DVSTOKEN SCP_mbox CMDQ_*0 0 CMDQ_TX_SYNC_TOKEN_3s =	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy19_*0 0DVSTRM_OPpe_stinf8";
		 {: smi_la
eg sen	<&topckgen TOP_MUX_CAreg senipeeatek,disp IPEinerot;
op";
	0 {
		compatible LOOP	 ot;
en TOP_,	LOOP	 D>;
oLKAI0 0D
			"00 {
	dvp@1b1
	8	"TVDPLL_D16",
			"DPI_CK";
		dv7";
		reg = <0 0x1b1
			"Tmpatible = "mscp-mdp";
		mediatek,s36";	/* 22 */
	};


	disp_ds CMDQ_*0 0DVPTOKEN SCP_mbox CMDQ_*0 0 CMDQ_TX_SYNC_TOKEN_4s =	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy19_*0 0DVSTRM_OPpe_stinf8";
		 {: smi_la
eg sen	<&topckgen TOP_MUX_CAreg senipeeatek,disp IPEinerot;
op";
	0 {
		compatible LOOP	 ot;
en TOP_,	LOOP	 D>;
oLKAI0 0D
			"00 {
	 "im@/*8ock-names = "scp-dis",
			      "v"imLEVEL_HIGH>;
		cl78ock-naIGH>;
			c = "scp-mdp";
		mediatek,s31RT_L1_DISP_POSTMASK1>;
	}tek,djpg"im@/*83
		reg = <0 0x14800000 0 0x8000>jpg"imLEVEL_HIGH>;
		cl783KIGH>"DRE3_AA	clock
		compatible = "mediatek,8s =	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy8oJPGckg_YDRM_OPmdp";
f8";
		 {scp-mdp";
		mediatek,s31_config MM_DISP_DITHER1>;0: smi_larb0 "imgc1ggc=  pckg_GDQ_LEMG2oJPGckgD0 {
		compatible = jpg"imLEVELcshot-specrr1:368s = "port_larb";ig: dispsy8oJPGckg_YDRM_OPmdp"	reg seig: dispsy8oJPGckg_CDRM_OPmdp"	reg seig: dispsy8oJPGckg_DIS_IDLEmdp"	reg seig: dispsy8oJPGckg_BSM_OPmdp";
	g = <mbist@/*86
		reg = <0 0x14800000 0 0x8000>mbistLEVEL_HIGH>;
		cl786KIGH>"DRE3_AA	c = 
	};
 cu"m cu@16MTKIGH>;
		clocks = <&dispsys_conpvcMMON>,
			 <&divcM;
		clocks =
			 <&divcM		<&gce_vcMMON>,_HIGH>;
		cl6MTKIGH>
		c4_AA	c	7 IRQ/* /
		_BASED4_D2", <0 0x1*Mock-naIGH>3_AA	c	RQ/* /ckg_BASED4_D2", <0 0x1*8ock-naIGH>;
			c RQ/* /ckg_C1_BASED4_D	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy4*/
		_MCOPT_Rmdp";
f8";
		 {0 0x8000>mailIS>-SYS SCP_SYS_DIS>cks =
			 <&di2_stSYS_th_num_MERGE1>;=
			 <&di"imggcS_th_num_MER2;

	dscpsys SCP_SYS_DIS>D56D_THR_PRIO_4>,
		diI
eg "mSYS_DIS>D57D_THR_PRIO_4>,
		diI
eg "mSYS_DIS>D58D_THR_PRIO_4>,
		diI
eg "mSYS_DIS>_secr1ps_THR_PRIO_4>,
		disp_fSYS-e "ibled";
		co "imgeog = <0 o "imgeog_c1eq = "im_wp_2nd_do,
eq = "im_wp_3nd_do,
eq <0 o 2_stpistepart "img2_stdecode_do,
eq = 2_stpaus
eq <0 o 2_st2_st-mdoreq = 2_stmc_busy_overflow_timeouteq <0 o 2_stall_druptreq_do,
eq = 2_stini_fetch_rdyeq <0 o 2_stprocess_flag "img2_steearch_epart_code_do,
eq <0 o 2_streftreorder_do,
eq = 2_stwp_t= <_do,
eq <0 o 2_stcount_rruptclr_do,
eq = 2_stSYS_cnt_op_thresholdeq <0 o 2_stlattpistepart "img2_stlattdecode_do,
eq <0 o 2_stlattpaus
eqimg2_stlattdect-mdoreq <0 o 2_stlattmc_busy_overflow_timeouteq <0 o 2_stlattall_druptreq_do,
eq = 2_stlattini_fetch_rdyeq <0 o 2_stlattprocess_flag " <0 o 2_stlatteearch_epart_code_do,
eq <0 o 2_stlattreftreorder_do,
eq = 2_stlattwp_t= <_do,
eq <0 o 2_stlattcount_rruptclr_do,
eq <0 o 2_stlattSYS_cnt_op_thresholde	"MTKSYS-e "ib
		cCP_SYS_DIS>D_mbox CMDQ_/ckg_CmboxSYNC_TOKENiI
eg "mSYS_DIS>D_mbox CMDQ_/ckg_CmboxSYNC_TOKEN_C1DI
eg "mSYS_DIS>D_mbox CMDQ_/ckg_C0_CmboxWP_2ND_STAG_TOKENiI
eg "mSYS_DIS>D_mbox CMDQ_/ckg_C0_CmboxWP_3RD_STAG_TOKENiI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SOF_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_1DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_2DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_3DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_4DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_5DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_SYNC_TOKEN_6DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_1DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_2DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_3DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__CORE0_7DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SOF_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_1DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_2DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_3DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_4DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_5DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_SYNC_TOKEN_6DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_0iI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_1DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_2DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_3DI
eg "mSYS_DIS>D_mbox CMDQ_/UX__LAT_7s =MTKSYS-gpr		medCE_GPR_R1	c	RedCE_GPR_R1GE1>;00>;
 dec@/6MTKIGH>;
		clocks = <&dispsys_conf>;
		#pvcodec-decLEVEL_HIGH>;
		cl60oediat_L0_OVL_R_TVDPL/UX__ineD4_D2", <0 0x16MTKIGH>
		cOVL_R_TVDPL/UX__BASED4_D2", <0 0x160ock-naIGH>;
		c_TVDPL/UX__VLDD4_D2", <0 0x160o1k-naIGH>;
		c_TVDPL/UX__MCD4_D2", <0 0x160o3k-naIGH>;
		c_TVDPL/UX__MVD4_D2", <0 0x160o5IGH>
		c4_AAc_TVDPL/UX__MISCD4_D2", <0 0x160{
		compatible ,Q/* /
		_LAT_MISCD4_D2", <0 0x160{1IGH>
		c4_A ,Q/* /
		_LAT_VLDD4_D2", <0 0x1600a000 0 0x1000>,Q/* /
		_RACING_CTRLD4_D2", <0 0x1600ediat_L0_OVL_RDQ/* /
		_SOg_GDQ_D4_D	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_config: dispsy4*/
		_MCOPT_Rmdp";
f8";
		 {0 0x8000>ible = "mediatek,4s = "scp-mdp";
		mediatek,s42_config MM_DISP_DITHER	reg;diatek,s42P_MUTEX0>;
	};

	smi_larb0psys_conf cu = "m cularb3: smi_la
eg "m 2_steomggc=  p
		_SOg_GDQ__/UX__CKE
		reg =  2_stSY=  p
		_GDQ__/UX__CKE
		reg =  2_steomggc=  p
		_SOg_GDQ__LAT_CKE
	0 {
		compatible LOOP"MTtop_SOgsp_waitMTtop_M
		0sp_waitMTtop_M
		p_aal5",
	 2_stSY= "m 2_stSY= @l60oediatmes = "scp-dis",
			      "v2_stSY= 
		d
		inte;
		reg = <0 0x160oediat_L0_OVL_	clocknfig MM_DISP_MERGE1>;00>;
ediatek,5000 0 0x105@/6MTediatek,mt6885-disp-rsz";
		reg 0 0 0x105GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl61 GH>;
		clocks = <&"scp-mdp", "mdp-smi15s = "scp-mdp";
		mediatek,s42id = <22>;
	};

	smi_larb2: smi_larb2@1f003000 {
		cVUX_MD
eg  =  2_steomggc=  p
		_SOg_GDQ__LARB1_CKE
	0 {
		compatible =  = < decLq = 2_s-eom-YPE_LEVELYS_DIS>;
smi_larb";5E1>;00>;
ediatek,6@/6MTTYPE_LEVEL_HIGH>;
		clocks = <&d0 0 0x10sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl61 k,smi-id = <1>;
		"scp-mdp", "mdp-smi16larb2: smi_larb2@1f003000 {
		cVUX_2t0 {
		compatible =  = < 2_scaDMA0YS_DIS>;
smi_larb";6E1>;00>;
 decteomggc= "m 2_steomggc= @1600ediatmes = "scp-dis",
			      "v2_steomggc= 
		d
		inte;
		reg = <0 0x1600ediat_L0_OVL_	clocknfig MM_DISP_MERGE1>;00>;
v2_s"m 2_s@160ock-names = "scp-dis",
			      "v2_se;
		reg = <0 0x160o
		compatd			c = "scp-mdp";
		mediatek,s42_config MM_DISP_DITHER1>;00>;
ediatek,4000 0 0x104@160oTYPE_LEVEL_HIGH>;
		clocks = <&d0 0 0x10sGIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		cl60oTYPE__L0_OVL_RDMA0YS_DIS>;
		clock-nam4s = "scp-mdp";
		mediatek,s42SZ1>;
	};

	disp_postmask1: disp_postinf_top@1a00400VUX_2tD
eg  =  2_stSY=  p
		_GDQ__LARB1_CKE
	0 {
		compatible =  = < dec= "img2_s-YPE_LEVELYS_DIS>;
smi_larb";4		reg = <bt@18MTKIGH>;
		clocks = <&dispsys_confbtLEVELVDPLY= ntinfra_rguD4_D2"_HIGH>;
		cl8MTKIGH>0 0x1000>,VELVDPLY= ntinfra_cfgopckgen 
		cl8MT1IGH>0 0x1000>,VELVDPL_toprupopckgen 
		cl8M5KIGH>0 0x1000>,VELVDPLY= nthosttcsrinf7opckgen 
		cl8M6KIGH>0 0x1000>,VELVDPLbgf_topbaseopckgen 
		cl88TKIGH>0 0x1000>,VELVDPLbgf_tophw infopbaseopckgen 
		cl88mes = "DRE3_AAL,VELVDPLY= infra cfgoaoopckgen 
		cl04U_PORT_L0_OVL_RDMA0VDPLY= infra ccifpbaseopckgenDPL 
		cl04U33ORT_L0_OVL>,QpckgenDPLbgf2mdpbaseopckgenDPL 
		cl025CPORT_L0_OVLRDQpckgenDPLRx Icp-mdp";Qpckgescp-mdp";
		mediatek,s37id = <22>;
	};

	smi_l,VELVDPLAssert & FW log icp-mdp";Qpckge "diatek,s37-id = <2>;
	};

	smi_larbtek,dtonle : tonle @18MTKIGH>;
		clocks = <&dispsys_conf>;
		#ptonle LEVELVDPLY= ntinfra_rguD4_D2"_HIGH>;
		cl8MTKIGH>0 0x1000>,VELVDPLY= ntinfra_cfgopckgen 
		cl8MT1IGH>0 0x1000>,VELVDPLY= nthosttcsrinf7opckgen 
		cl8M6KIGH>0 0x10000>,VELVDPLinfracfg_aoopckgen 
		cl04U_PORT_L0_OVL_R,VELVDPLTOP RGUopckgen 
		cl04U7PORT_L0_OVL_R,VELVDPLSPMopckgen 
		cl04U6PORT_L0_OVL_R,VELVDPLINSYNCFGopckgen 
		cl02 k,smi-id = <1>,VELVDPLY= ntwt_slp_ctl8 8 opckgen 
		cl8MT5,smi-id = <1>,VELVDPLY= ntafe_ctlopckgen 
		cl8MT3IGH>0 0x1000>,VELVDPLY= ntinfra_le rupopckgen 
		cl8M5KIGH>0 0x10000>,VELVDPLGPIOopckgen 
		cl04U5,smi-id = <1>,VELVDPLY= ntrf_spi_mst8 8 opckgen 
		cl8MT4,smi-id = <1>,VELVDPLY= ntsemaphrb10pckgen 
		cl8M7KIGH>0 0x10000>,VELVDPLY= nttop_therm_ctlopckgen 
		cl8MTes = "DRE3_AAL,VELVDPLIOCFG_RTopckgen 
		cl1eaKIGH>0 0x1000>,VELVDPLdebug_ctrlopckgen 
		cl8MTediat_L0_OVL_RDMA0sp_ccorr1: inf_top@1a004000ON
	0 {
		compatible = Y= n_aal5",
	ccu@1a1ftek,disp_smi_subcom", "mediatek,ccMMON>,_HIGH>;
		cla1ftek,d_L0_OVL_RDMA0_HIGH>;
		clocks = <&d32 MM_DISP_COLOR1>;
	};

	disp_ccorr1: tible = "mediatek,s0CU0_op";
		reg ssen		<&topckgen TOP_MUX_Ireg sseninf_top@1a004000 {
		comsseninf_top@1a00400mdp";
	
		compatible = MUX
oLKA0 {_oM",	LOOP	P	  UX
oLKAen TOP_,	LOOP	P	  "m_PWR,	LOOP	P	 mdp_PWR,aal5",
	wifi: wifi@18MTKIGH>;
		clocks = <&dispsys_confwifiMON>,_HIGH>;
		cl8MTKIGH>0 0x*MTKIGRDMA0_HIGH>;
		clocks = <&d37P_MUTEX0>;
	};

	smi_lI
eg "diatek,s37SZ1>;
	};

	disp_postmask1psmory-_HIi=  r1: wifi_psmlarbtek,dfm: fm@18MTKIGH>;
		clocks = <&dispsys_conffbsDMA0family_larb";0x
		#mask1host_larb";0x
		#mask1Y= n_larb";0xes es = "scp-dis";
		mediatek,sm80 {
		compatible = "mediatek,dgp : gp @18CTKIGH>;
		clocks = <&dispsys_conf>;
		#pgp MON>,_HIGH>;
		cl8MTKIGH>0 0x1
			"ISP_DP_0 0x18CTKIGH>0 0x1
			"ISP_DP_0 0x104U33O4>
		c4ISP_DP_0 0x1041C058D_T0xgD0 {
_HIpatible = Y= ntinfra_basesp_fr= ntgp _basesp_waittx";
	_dummy_creq =tia_gp MON>,scp-dis";
		mediatek,sm8RT_L1_DISP_POSTMASK1>;I
eg "diatek,s38_config MM_DISP_DITHER	reg "diatek,s38P_MUTEX0>;
	};

	smi_lI
eg "diatek,s38id = <22>;
	};

	smi_l,VELV"diatek,s38-id = <2>;
	};

	smi_l,VELV"diatek,s38SZ1>;
	};

	disp_postm,VELV"diatek,s38 MM_DISP_COLOR1>;
	};

	d0 {
	ipeeatek,disp: ipeeatek,disp@1bMTKIGH>;
		clocks = <&dispsys_confipeeatek,disp
		d
		inte;
		reg = <0 0x1bMTKIGH>0 0x1
		clocknfig MM_DISP_MERGE1>;00>;
fdvt@1bMTtek,disp_smi_subcom", "mediatek,fdvte;
		reg = <0 0x1bMT_PORT_L1_OVL_RDMA1>,
			 <&iommu0 M4U_PO35-id = <2>;
	};

	smi_larb3: smi_larb3ipeeatek,disp IPEinerFD_op";
	0 {
		compatible = FD_oLKAI0 0FD"

	dscpsys SCP_SYS_DIS>_mD57D_THR_PRIO_4>,
		diI
eg CP_SYS_DIS>_m_secr11s_THR_PRIO_4>,
		disp_ffdvt_frtib_do,
		CP_mbox CMDQ_*0 0 CMDQ_TX_SYNC_TOKEN_	c = 
	};
fe@1bMTHIGH>;
		clocks = <&dispsys_conffee;
		reg = <0 0x1bMTes = "DRE3_AAL1";F*/
			<1>; /*MTK_DRM_O35 MM_DISP_COLOR1>;
	};

	d0 {
	hcp: hcp@H>;
		clocks = <&dispsys_confhcp,aal5",
	};def DQ_THR_VIDEO_MEDIATEKce_s_RS_DRUPdisp
	rsc@1bMTP_OVL3_2L>;
		mediatek,larb = <&rMPLL_D60 0x8000>ible = "mediatek,2_RDMA0YS_DIS>;
hcp = "mhcp>;
		reg = <0 0x1bMTT_L0_OVL_2L_RDMA3>,
			 <&iommu0 M4U_POR35SZ1>;
	};

	disp_postmask1pcpsys SCP_SYS_DIS>_mD58D_THR_PRIO_4>,
		disp_fSYS-e "ibled";
		corMPgeog sp_fSYS-e "ibs SCP_SYS_DIS>_mD_mbox CMDQ_RS_DEOFlarb3: smi_larb3ipeeatek,disp IPEinerRS_Dop";
	0 {
		compatible = RS_DoLKAI0 0RS_,aal5",#else
	rsc@1bMTP_OVL3_2L>;
		mediatek,larb = <&rMPLL_D60 0x8000>ible = "mediatek,2_RDMA0reg = <0 0x1bMTT_L0_OVL_2L_RDMA3>,
			 <&iommu0 M4U_POR35SZ1>;
	};

	disp_postmask1pcpsys SCP_SYS_DIS>_mD58D_THR_PRIO_4>,
		disp_fSYS-e "ibled";
		corMPgeog sp_fSYS-e "ibs SCP_SYS_DIS>_mD_mbox CMDQ_RS_DEOFlarb3: smi_larb3ipeeatek,disp IPEinerRS_Dop";
	0 {
		compatible = RS_DoLKAI0 0RS_,aal5",#e";
		reipets = iatek,smbMTTYPE_LEVEL_HIGH>;
		clocks = <&dipets = iatek,	reg = <0 0x1f023000 0 0x1000>;
		clocksb1 k,smi-id = <1>;
		c_wrap: dis@1f003000 {
		cIX_CAreg rb3ipeeatek,disp IPEinerI0 0SMIDRUBCOM_op";
	0 {
		compatible =  = <ipesp_fipe-iatek,	EVELYS_DIS>;
smi_larb";2821000 {
	ediatek,2_000 0 0x1020smbMTediatek,larb-id = <1>;
		interrupts 0x102 <0 0x14117000 0 0x1000>;
		interrupts B00F,smi-id = <1>;
		YS_DIS>;
		clock-nam2RDMA3>,
			 <&iommu0 M4U_POR35id = <22>;
	};

	smi_larb2: smi_larb2@1f003000 {
		cIX_CAreg rb3ipeeatek,disp IPEinerI0 0SMIDRUBCOM_op";
	Areg rb3ipeeatek,disp IPEinerLARB20_op";
	0 {
		compatible =  = <ipesp_fipe-iatek,	p_fipe-0x102 <EVELYS_DIS>;
smi_larb";2 0x1000>;
gepth@1b1
			"TVDPLL_D16",
			"DPI_CK";
		depthLEVEL_HIGH>;
		clb1
			"Tmpatible = "mscp-mdp";
		mediatek,s364114000 0 0x1000>;
	};

	g = <0 0 0x1019000 0 0x1019@1b1
ediatek,larb-id = <1>;
		interrupts 0x1019GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>;
		clB10F,smi-id = <1>;
		YS_DIS>;
		clock-nam19SF_PF*/
			<1>; /*MTK_DRM_O35P_MUTEX0>;
	};

	smi_larb0: smi_larb0@1f003000 {
		cIX_CAreg rb3ipeeatek,disp IPEinerI0 0SMIDRUBCOM_op";
	Areg rb3ipeeatek,disp IPEinerLARB19_op";
	0 {
		compatible =  = <ipesp_fipe-iatek,	p_fipe-0x1019GDMA0YS_DIS>;
smi_larb";1921000 {
	mcup,sm43KIGHH>;
		clocks = <&dispsys_conf>cup,LEVEL_HIGH>;
		cl43K_PORT_L1_b8	"ISP_DP_0 0x1031fceRT_L1_a"ISP_DP_0 0x103MT_54>
		c4ISP_DP_0 0x103KIG74>
		c4ISP_DP_0 0x103KI150>
		c4ISP_DP_0 0x103KIG78>
		c4ISP_DP_0 0x1031fd8RT_L1_a"ISP_DP_0 0x103MT_54>
		c4ISP_DP_0 0x103KIG74>
		c4ISP_DP_0 0x103KI150>
		c4ISP_DP_0 0x103KIG78>
		c4ISP_DP_0 0x1031fe2RT_L1_a"ISP_DP_0 0x103MT_54>
		c4ISP_DP_0 0x103KIG74>
		c4ISP_DP_0 0x103KI150>
		c4ISP_DP_0 0x103KIG78>
		c4ISP_DP_0 0x1031fecRT_L1_a"ISP_DP_0 0x103MT_54>
		c4ISP_DP_0 0x103KIG74>
		c4ISP_DP_0 0x103KI150>
		c4ISP_DP_0 0x103KIG78>
		c4ISP_DP_0 0x1031ff6RT_L1_a"ISP_DP_0 0x103MT_54>
		c4ISP_DP_0 0x103KIG74>
		c4ISP_DP_0 0x103KI150>
		c4ISP_DP_0 0x103KIG78>
		c4I =MTK_HIpatible = >cup,_basesp_waitDIS>0_basesp_waitDIS>0_setsp_waitDIS>0_clrsp_waitDIS>0_sendsp_waitDIS>0_recvsp_waitDIS>1_basesp_waitDIS>1_setsp_waitDIS>1_clrsp_waitDIS>1_sendsp_waitDIS>1_recvsp_waitDIS>2_basesp_waitDIS>2_setsp_waitDIS>2_clrsp_waitDIS>2_sendsp_waitDIS>2_recvsp_waitDIS>3_basesp_waitDIS>3_setsp_waitDIS>3_clrsp_waitDIS>3_sendsp_waitDIS>3_recvsp_waitDIS>4_basesp_waitDIS>4_setsp_waitDIS>4_clrsp_waitDIS>4_sendsp_waitDIS>4_recvs =MTK*/
			<1>; /*MTK_DRM_O17SZ1>;
	};

	disp_postm,VELV"diatek,s17 MM_DISP_COLOR1>;
	};
,VELV"diatek,s180 {
		compatible = "me,VELV"diatek,s18_PRIM_DUAL_PIPE*/
	};
I
eg "diatek,s18psys_config  MM_DISP_DSCMTK*/
			<1>patible = >IS>0sp_waitDIS>1sp_waitDIS>2sp_waitDIS>3sp_waitDIS>4,aal5",
	odm: odm>;
		clocks = <&dissimple-bu MON>,/* reserved for overlay by odm>pckg0 {
	msmory_ssmr_features: psmory-ssmr-features>;
		clocks = <&dispsys_conf>smory-ssmr-featuresMON>,svp-_HIi= -based-sizeGH>;
		cl8MTKIGHSF_PF*ris-_Hcogniti= -sizeGH>;
		cl0MTKIGHSF_PF2d_fr-sizeGH>;
		SF_PFtui-sizeGH>;
		c4MTKIGHSF_PFwfd-sizeGH>;
		c4MTKIGHSF_PFprot-_HIi= -based-sizeGH>;
		c8MTKIGHSF_PFta-elf-sizeGH>;
		cl0MTKIGSF_PFta-staompheap-sizeGH>;
		c60MTKIGSF_PFsdsp-tee-ihared>sm-sizeGH>;
		cl0MTKIGSF_PFsdsp-firmware-sizeGH>;
		cl0MTKIGSF_P0 {

VDPLIIC WRAP Ce/
		>pckgimp_iic_wrap_c_mimp_iic_wrap_c@11nf3@1a006000 {
		compatible = "medimp_iic_wrap_c
		d
		inte;
		reg = <0 0x110 0x1a006000 0 0x10knfig MM_DISP_MERGE1>;00>VDPLIIC WRAP East>pckgimp_iic_wrap_e_mimp_iic_wrap_e@11cbHIGH>;
		clocks = <&dispsys_confimp_iic_wrap_e
		d
		inte;
		reg = <0 0x11cbHIGH>06000 0 0x10knfig MM_DISP_MERGE1>;00>VDPLIIC WRAP North>pckgimp_iic_wrap_n_mimp_iic_wrap_n@11fTHIGH>;
		clocks = <&dispsys_confimp_iic_wrap_n
		d
		inte;
		reg = <0 0x11fTes = "DRE3_AAL1";Fnfig MM_DISP_MERGE1>;00>VDPLIIC WRAP South>pckgimp_iic_wrap_s_mimp_iic_wrap_s@11d0ible = "mediatek,mdp_tdshp5";
		imp_iic_wrap_s
		d
		inte;
		reg = <0 0x11d0281 IRQ_TYPE_LEVELnfig MM_DISP_MERGE1>;00>;
epi_000pi_@11nfaal";
		reg = <0 0x14109000 0 0xmt6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110 0x1a008000 0SF_PF*/
			<1>; /*MTK_DRM_O15 MM_DISP_COLOR1>;
	};

	d0: smi_larb0		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI0_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi1000pi1@11n_ck-names = "scp-dis",
			      "
t6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{
		compatiblSF_PF*/
			<1>; /*MTK_DRM_O164114000 0 0x1000>;
	};

	d: smi_larb0		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI1_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi2000pi2@11n_HIGH>;
		clocks = <&dispsys_confit6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{2		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16";	/* 22 */
	};


	disp_dsc_wrap: dis		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI2_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi3000pi3@11n_P_OVL3_2L>;
		mediatek,larb = <&it6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{3		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16psys_config  MM_DISP_DSC_WRAP>;
	};

		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI3_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi4000pi4@11n_3@1a006000 {
		compatible = "medit6765-0piGDMA0YS_DIS>;
pad-selectATH"2
1>;ireg = <0 0x110{8		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16RT_L1_DISP_POSTMASK1>;
	};

	dsi1: ds		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI4_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi5000pi5@11n_				"mediatek,mt6885-disp-ccorr"it6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{9		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16_config MM_DISP_DITHER1>;0: smi_larb0		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI5_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi6000pi6@11n_ediatek,mt6885-disp-rsz";
		reg it6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{d		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16P_MUTEX0>;
	};

	smi_larb0: smi_larb0		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI6_CK_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
epi7000pi7@11n_TYPE_LEVEL_HIGH>;
		clocks = <&dit6765-0piGDMA0YS_DIS>;
pad-selectATH",
1>;ireg = <0 0x110{e		compatiblSF_PF*/
			<1>; /*MTK_DRM_O16id = <22>;
	};

	smi_larb2: smi_larb2		<&topckgen TAINMlock5 5 15>;
	rb0		<&topckgen TP_#wPI	Areg rb3infracfg_aooINSYNCFG_AO#wPI7_CK_op	0 {
		compatible = parent-clk
		d
el-clk
		d
pi-clk
1>;00>;
i2c3000 0 _mi2c3000 0  = "mediatek,mdp_tdshp5";
		i2c3000 0 GDMA0dma_supportp_t/bits/,8 <es = "sdvfsp_t/bits/,8 <disp_fset_dt_divp_t/bits/,8 <disp_fcheck_max_freqp_t/bits/,8 <disp_fverp_t/bits/,8 <2isp_fset_ltimingp_t/bits/,8 <disp_fext_timeek,disp _t/bits/,	/*<	cl8Mdisp_fcnttconstra*/
p_t/bits/,8 <disp_fdma_verp_t/bits/,8 <GE1>;00>;
i2c0_mi2c_@11n1ible = "mediatek,mdp_tdshp5";
		i2PLL_D6;
		clocks =reg = <0 0x110{5,smi-id = <1>,VELV<0 0x110 0 0x 
		c8MSF_PF*/
			<1>; /*MTK_DRM_O11psys_config  MM_DISP_DSC_WRAP>;
	};

imp_iic_wrap_c IMP_IIC_WRAP_C_AP_I2C0_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";2 4SF_PFsda-gpio_larb";2 5s = "gpio_epart = <0x11F2TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0xesSF_PFpu_cfgob";0x8MSF_PFr
el_cfgob";0xDMSF_PFaearb";0x1aE1>;00>;
i2c1_mi2c1@11DTKIGH>;
		clocks = <&dispsys_confi2PLL_D6;
		cl1cks =reg = <0 0x11D
			"Tmpatible ,VELV<0 0x110 010x 
		c8MSF_PF*/
			<1>; /*MTK_DRM_O11RT_L1_DISP_POSTMASK1>;
	};

	dsi1: dsimp_iic_wrap_s IMP_IIC_WRAP_S_AP_I2C1_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";1e8s = "sda-gpio_larb";119SF_PFgpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xAMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;00>;
i2c2_mi2c2@11DTtek,disp_smi_subcom", "mediatek,i2PLL_D6;
		cl2
1>;ireg = <0 0x11DU_PORT_L0_OVL_R,VELV<0 0x110 010x 
		c18MSF_PF*/
			<1>; /*MTK_DRM_O11_config MM_DISP_DITHER1>;0: smi_larb0imp_iic_wrap_s IMP_IIC_WRAP_S_AP_I2C2_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";141s = "sda-gpio_larb";142SF_PFgpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xBMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;fch_offset_default = <0x1<1>;
		ch_offset_ccu = "0xes isp_00>;
i2c3_mi2c3@11CBKIGH>;
		clocks = <&dispsys_confi2PLL_D6;
		cl3
1>;ireg = <0 0x11CBKIGH>_L0_OVL_R,VELV<0 0x110 030x 
		c8MSF_PF*/
			<1>; /*MTK_DRM_O11P_MUTEX0>;
	};

	smi_larb0: smi_larb0imp_iic_wrap_e IMP_IIC_WRAP_E_AP_I2C3_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";160s = "sda-gpio_larb";161SF_PFgpio_epart = <0x11EATKIGSF_PFmem_len b";0xes isp_feh_cfgob";0xesSF_PFpu_cfgob";0x7MSF_PFr
el_cfgob";0xBMSF_PFaearb";0x1aE1>;00>;
i2c4_mi2c4@11DTHIGH>;
		clocks = <&dispsys_confi2PLL_D6;
		cl4
1>;ireg = <0 0x11DUes = "DRE3_AAL,VELV<0 0x110 030x 
		c18MSF_PF*/
			<1>; /*MTK_DRM_O11id = <22>;
	};

	smi_larb2: smi_larb2imp_iic_wrap_s IMP_IIC_WRAP_S_AP_I2C4_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";139s = "sda-gpio_larb";140SF_PFgpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xBMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;fch_offset_default = <0x1<1>;
		ch_offset_ccu = "0xes isp_00>;
i2c5_mi2c5@11FTKIGH>;
		clocks = <&dispsys_confi2PLL_D6;
		cl5
1>;ireg = <0 0x11F
			"Tmpatible ,VELV<0 0x110 050x 
		c8MSF_PF*/
			<1>; /*MTK_DRM_O11-id = <2>;
	};

	smi_larb3: smi_larb3imp_iic_wrap_n IMP_IIC_WRAP_N_AP_I2C5_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";2 2SF_PFsda-gpio_larb";2 3s = "gpio_epart = <0x11F3TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x3sSF_PFpu_cfgob";0x9MSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;00>;
i2c6_mi2c6@11FTtek,disp_smi_subcom", "mediatek,i2PLL_D6;
		cl6
1>;ireg = <0 0x11F
_PORT_L0_OVL_R,VELV<0 0x110 050x 
		c8MSF_PF*/
			<1>; /*MTK_DRM_O11SZ1>;
	};

	disp_postmask1: disp_postimp_iic_wrap_n IMP_IIC_WRAP_N_AP_I2C6_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";2 0s = "sda-gpio_larb";201SF_PFgpio_epart = <0x11F3TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x3sSF_PFpu_cfgob";0x9MSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>p_fext_buck_vmddr_mtk:ext_buck_vmddr@5100500	smi_subcom", "mediatek,ext_buck_vmddrLEVELVreg = <0x51
1>;i	regulator-		<&gce_ext_buck_vmddrLEVELVregulator-min-microvolt = <3MTKIGSF_PFVregulator-max-microvolt = <13MTKIGSF_PFVtx";
	gce_okayLEVEL}1>;00>;
i2c7_mi2c7@11DTP_OVL3_2L>;
		mediatek,larb = <&i2PLL_D6;
		cl7
1>;ireg = <0 0x11DU3IGH>0 0x1000>,VELV<0 0x110 060x 
		c18MSF_PF*/
			<1>; /*MTK_DRM_O11 MM_DISP_COLOR1>;
	};

	d0: smi_larb0imp_iic_wrap_s IMP_IIC_WRAP_S_AP_I2C7_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";124SF_PFsda-gpio_larb";125s = "gpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xBMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;00>;
i2c8_mi2c8@11DT 17 */
			"TOP_MMPLL_D7",		/* 18i2PLL_D6;
		cl8
1>;ireg = <0 0x11DU4,smi-id = <1>,VELV<0 0x110 070x 
		c18MSF_PF*/
			<1>; /*MTK_DRM_O124114000 0 0x1000>;
	};

	d: smi_larb0imp_iic_wrap_s IMP_IIC_WRAP_S_AP_I2C8_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";122SF_PFsda-gpio_larb";123s = "gpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xBMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;fch_offset_default = <0x1<1>;
		ch_offset_ccu = "0xes isp_00>;
i2c9_mi2c9@11CBtek,disp_smi_subcom", "mediatek,i2PLL_D6;
		cl9
1>;ireg = <0 0x11CB_PORT_L0_OVL_R,VELV<0 0x110 090x 
		c18MSF_PF*/
			<1>; /*MTK_DRM_O12";	/* 22 */
	};


	disp_dsc_wrap: disimp_iic_wrap_e IMP_IIC_WRAP_E_AP_I2C9_CG_RO		reg = infracfg_aooINSYNCFG_AO#AP_M_OPop	0 {
		compatible = ma*/
		ddma"0 {
		compdivp_t15s = "scl-gpio_larb";120s = "sda-gpio_larb";121SF_PFgpio_epart = <0x11D1TKIGSF_PFmem_len b";0xes isp_feh_cfgob";0x4sSF_PFpu_cfgob";0xBMSF_PFr
el_cfgob";0xEMSF_PFaearb";0x1aE1>;fch_offset_default = <0x1<1>;
		ch_offset_ccu = "0xes isp_00>;
i2c10_mi2c1_@11n1_VDS_PATH_SWITCH*/
			<0>, /*MTKi2PLL_D6;
		cl1ocks =reg = <0 0x110{0x1a005000 0 0x10F*/
			<1>; /*MTK_DRM_O12psys_config  MM_DISP_DSC_WRAP>;
	};

imp_iic_wrap_c IMP_IIC_WRAP_C_AP_I2C10_CG_RO	0 {
		compatible = ma*/
0 {
		compdivp_t15s = "aearb";0x1aE1>;fpsys_conffifo_onlysp_00>;
i2c11_mi2c11@11n_AVDS_PATH_SWITCH*/
			<0>, /*MTKi2PLL_D6;
		cl11cks =reg = <0 0x11n_AVDS_05000 0 0x10F*/
			<1>; /*MTK_DRM_O12RT_L1_DISP_POSTMASK1>;
	};

	dsi1: dsimp_iic_wrap_c IMP_IIC_WRAP_C_AP_I2C11_CG_RO	0 {
		compatible = ma*/
0 {
		compdivp_t15s = "aearb";0x1aE1>;fpsys_conffifo_onlysp_00>;
i2c12_mi2c12@11n_BVDS_PATH_SWITCH*/
			<0>, /*MTKi2PLL_D6;
		cl12
1>;ireg = <0 0x110{BVDS_05000 0 0x10F*/
			<1>; /*MTK_DRM_O12_config MM_DISP_DITHER1>;0: smi_larb0imp_iic_wrap_c IMP_IIC_WRAP_C_AP_I2C12_CG_RO	0 {
		compatible = ma*/
0 {
		compdivp_t15s = "aearb";0x1aE1>;fpsys_conffifo_onlysp_00>;
i2c13_mi2c13@11n0_VDS_PATH_SWITCH*/
			<0>, /*MTKi2PLL_D6;
		cl13
1>;ireg = <0 0x114U7PORT_L0_OVL_Rx10F*/
			<1>; /*MTK_DRM_O12P_MUTEX0>;
	};

	smi_larb0: smi_larb0imp_iic_wrap_c IMP_IIC_WRAP_C_AP_I2C13_CG_RO	0 {
		compatible = ma*/
0 {
		compdivp_t15s = "aearb";0x1aE1>;fpsys_conffifo_onlysp_00>;
goodix_fp: fingerpr*/
pPATH_SWITCH*/
			<0>, /*MTKgoodix-fp,aal5",
	accdet: accdetpPATH_SWITCH*/
			<0>, /*MTKpmic-accdet,aal5",
	mt6359_gaug1005000 {
		compatible = "medmt6359_gaug1 sp_fSaug1_		<&gce_gaug1 sp_falias_		<&gce_MT6359,aal5",
	Saug1_timerpPATH_SWITCH*/
			<0>, /*MTKgaug1_timer_service,aal5",
	}; (DQ_THR_PRIOGAUGE_VERSION == 30)
	#include	<0>, /*MT/batteetting/>;
		#_bat
		ytprop.dtsi",#e";
		respmi_bus000pmi@OVLo_VDS_PATH_SWITCH*/
			<0>, /*MTK>;
		#ppmif0>;
		interrupts VLo_VDS_upts01 k,s		reg      rupts VLo_fDS_upts01 08c		reg      rupts VLo9VDS_upts01 1<1>;
		_HIpatible = pmif0,= pmifmpu
		d
pmimstLEVEL*/
			<1>; /*MTK_DRM_O22";	/* 22 */
	};


	disp_ds*/
			<1>patible = pmif_irqLEVEL*rq_e "ib_en b";0xupts0pts013KIGHH>ts01 0010x 
x1>;
		c_wrap: disinfracfg_aooINSYNCFG_AO#PMI_Dop_AP		reg = infracfg_aooINSYNCFG_AO#PMI_Dop_TMR		reg = 		<&topckgen TP_#PWRAP_ULPOSC		reg = 		<&topckgen OSC_D10iI
eg "mclk26m		reg = 		<&topckgen TP_#SPMI_MSTiI
eg "mclk26m		reg = 		<&topckgen OSC_D10i0 {
		compatible = pmif_eatekksp_waitpmif_tmrekksp_waitpmif_clk_muxsp_waitpmif_clk_osc_d10sp_waitpmif_clk26msp_waittpmimst_clk_muxsp_waittpmimst_clk26msp_waittpmimst_clk_osc_d10s = "swinf_ch_epart 	cl4
1>;iap_swinf_norb";2
1>;i#addressM_DISP_MER2
1>;i#sizeM_DISP_MER isp_00>;
spmi_mpu@OVLo_VDS_PATH_SWITCH*/
			<0>, /*MTKspmi_mpu0>;
		interrupts VLo_VDS_upts0es isp_00>;
apu0_mapu0@19M3
		reg = <0 0x14800000 0 0x8000>apu0
		d
		inte;
		reg = <0 0x19M3
		reRQ_TYPE_LEVELnfig MM_DISP_MERGE1>;00>;
apu1_mapu1@19M3tek,disp_smi_subcom", "mediatek,apu1
		d
		inte;
		reg = <0 0x19M3_PORT_L1_OVL_RDMA1nfig MM_DISP_MERGE1>;00>;
apu2_mapu1@19M3HIGH>;
		clocks = <&dispsys_confapu2
		d
		inte;
		reg = <0 0x19M3es = "DRE3_AAL1";Fnfig MM_DISP_MERGE1>;00>;
apu_vcore_mapu_vcore@19Mo				"mediatek,mt6885-disp-ccorr"apu_vcore
		d
		inte;
		reg = <0 0x19Mo0x1a007000 0 0x10Fnfig MM_DISP_MERGE1>;00>;
apu_r= n_mapu_r= n@19Mo
		reg = <0 0x14800000 0 0x8000>apu_r= n
		d
		inte;
		reg = <0 0x19Mo
		reRQ_TYPE_LEVELnfig MM_DISP_MERGE1>;00>;
apu_mdla0_mapu_mdla0@19M3 17 */
			"TOP_MMPLL_D7",		/* 18apu_mdla0
		d
		inte;
		reg = <0 0x19M300 0 0x1000>;
	};Lnfig MM_DISP_MERGE1>;00>;
apu_mdla1_mapu_mdla1@19M33@1a006000 {
		compatible = "medapu_mdla1
		d
		inte;
		reg = <0 0x19M30x1a006000 0 0x10knfig MM_DISP_MERGE1>;00>
	mtk_mdla: mdla@19M3ek,mt6885-disp-merge";
	tTK>dlae;
		reg = <0 0x19M300 0 0x1000>;
	RQ/* dla0 k,disp opckge      rupts 9M3ek,mt0x1000>;
	RQ/* dla0 k,mmandopckge      rupts 9M35k,mt0x1000>;
	RQ/* dla0 biu     pckge      rupts 9M38k,mt0x1000>;
	RQ/* dla1 k,disp opckge      rupts 9M3ak,mt0x1000>;
	RQ/* dla1 k,mmandopckge      rupts 9M39k,mt0x1000>;
	RQ/* dla1 biu     pckge      rupts d0
			"Tmpatible>;
	DPLGSM,TODO      pckge      rupts 9Mo
		reRQ_T4_AA	c RQ/* APU DQ_N     pckgescp-mdp";
		mediatek,s41RT_L1_DISP_POSTMASK1>;Areg r    rdiatek,s41_config MM_DISP_DITHER1>;00>;
apueatemnoc@19M6TYPE_LEVEL_HIGH>;
		clocks = <&dapueatemnoce;
		reg = <0 0x19M6e		compatock-ISVDPLmnoc reg  pckge      rupts 9M
_PORT_L0_OVL_R,VDPLapueat icp pckge      rupts 9Mo
		reRQ_TOVL_R,VDPLapu_r= nek,disp pckge      rupts 0M
_PORT_L0_OVL_R,VDPLslp prot 1 pckge      rupts 02{5,smi-id = <1>;VDPLslp prot 2 pckgescp-mdp";
		mediatek,s40id = <22>;
	};

	smi_larb00>;
apueatereviser@19Motek,disp_smi_subcom", "mediatek,apueaterevisere;
		reg = <0 0x19Mo_PORT_L0_OVL_R,VVDPLapu_sctrlereviser D4_D2",  rupts d8TKIGH>0 0x2ble>;
	VDPL/LM          4_D2",  rupts d0
			"Tmpatible>;
	VDPLTCM          4_D2",  rupts 9M
_PORT_L0_OVL_R;	VDPLapueat icp pckgescp-mdp";
		mediatek,s40id = <22>;
	};

	smi_lar	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_co2fig: dispsy21_APU_FAKE_VLM>;
f8";
		 00>;
apueatedevapc@19M6 17 */
			"TOP_MMPLL_D7",		/* 18>;
		#papueatedevapce;
		reg = <0 0x19M600 0 0x1000>;
	};Lscp-mdp";
		mediatek,s40id = <22>;
	};

	smi_larb00>;
apueatepowerpPATH_SWITCH*/
			<0>, /*MTKapueatepower" =MTK_HI = <0 0x19Mf
		reRQ_TOVL_R,kge      rupts 9Mf_PORT_L0_OVL_R,VEL      rupts 9Mo0x1a007000 0 0x1
		_HIpatible = apueaterpceAreg r    apueatepcueAreg r    apueatevcore
x1
		vvpu-supplydispsmt_pmic_vproc1_buck__HI
	};Lv>dla-supplydispsmt_pmic_vproc2_buck__HI
	};Lvrruptapu-supplydispsmt_pmic_vrruptmd_ldo__HI
	};Lvcore-supplydispsmt_pmic_vgpu11_buck__HI
	}
		c_wrap: dis	<&topckgen TOP_MUSP
	VDPLDQ_N pckgen s	<&topckgen TOP_MUSP1
	VDPL/PU_CORE0 pckgen s	<&topckgen TOP_MUSP2
	VDPL/PU_CORE1 pckgen s	<&topckgen TOP_MUSP3
	VDPL/PU_CORE2 pckgen s	<&topckgen TOP_MUSP6
	VDPLMDLA0 &LMDLA1 pckgen s	<&topckgen TOP_MUSP7
	VDPL0x141 pckgen s	<&topckgen TOP_MIPU_IF
	VDPL/CORE pckgen sapu0 APU0_JTAGPop	,kgen sapu0 APU0_AXI_MPop	,kgen sapu0 APU0_APU_Cp	,kgen sapu1 APU1_JTAGPop	,kgen sapu1 APU1_AXI_MPop	,kgen sapu1 APU1_APU_Cp	,kgen sapu2 APU2_JTAGPop	,kgen sapu2 APU2_AXI_MPop	,kgen sapu2 APU2_APU_Cp	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp0	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp1	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp2	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp3	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp4	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp5	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp6	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp7	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp8	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp9	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp10	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp11	,kgen sapu_mdla0 APU_MDLA0_MDLA_Cp12	,kgen sapu_mdla0 APU_MDLA0_APB_Cp	,kgen sapu_mdla0 APU_MDLA0_AXI_MPop	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp0	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp1	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp2	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp3	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp4	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp5	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp6	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp7	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp8	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp9	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp10	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp11	,kgen sapu_mdla1 APU_MDLA1_MDLA_Cp12	,kgen sapu_mdla1 APU_MDLA1_APB_Cp	,kgen sapu_mdla1 APU_MDLA1_AXI_MPop	,kgen sapu_r= n APU_DQ_N_AHB_Cp	,kgen sapu_r= n APU_DQ_N_AXI_Cp	,kgen sapu_r= n APU_DQ_N_e_s_Cp	,kgen sapu_r= n APU_DQ_N_ "m_ADL_Cp	,kgen sapu_r= n APU_DQ_N_eMG_ADL_Cp	,kgen sapu_r= n APU_DQ_N_EMI_26MPop	,kgen sapu_r= n APU_DQ_N_/PU_UDI_Cp	,kgen sapu_r= n APU_DQ_N_EM_OP0_Cp	,kgen sapu_r= n APU_DQ_N_EM_OP1_Cp	,kgen sapu_r= n APU_DQ_N_EM_OLP0_Cp	,kgen sapu_r= n APU_DQ_N_EM_OLP1_Cp	,kgen sapu_r= n APU_DQ_N_MNOC_Cp	,kgen sapu_r= n APU_DQ_N_TCM_Cp	,kgen sapu_r= n APU_DQ_N_MD32_Cp	,kgen sapu_r= n APU_DQ_N_ex141_0_Cp	,kgen sapu_r= n APU_DQ_N_ex141_1_Cp	,kgen sapu_r= n APU_DQ_N_MD32_32K_Cp	,kgen sapu_vcore APU0400VCORE_AHB_Cp	,kgen sapu_vcore APU0400VCORE_AXI_Cp	,kgen sapu_vcore APU0400VCORE_ADL_Cp	,kgen sapu_vcore APU0400VCORE_QOS_Cp	,kgen sclk26m		reg = 		<&topckgen TAINMlock4_D2		reg = 		<&topckgen TAINMlock4_D4		reg = 		<&topckgen UNIVMlock4_D2		reg = 		<&topckgen UNIVMlock6_D2		reg = 		<&topckgen UNIVMlock6_D4		reg = 		<&topckgen MMMlock7		reg = 		<&topckgen MMMlock6		reg = 		<&topckgen MMMlock5		reg = 		<&topckgen MMMlock4		reg = 		<&topckgen UNIVMlock6		reg = 		<&topckgen UNIVMlock5		reg = 		<&topckgen UNIVMlock4		reg = 		<&topckgen UNIVMlock3		reg = 		<&topckgen TAINMlock6		reg = 		<&topckgen MAINMlock4		reg = 		<&topckgen MAINMlock3		reg = 		<&topckgen TVDMlocCK		reg = 		<&topckgen TVDMlocMAINMlock2cCK		reg = 		<&topckgen APUMlocCK		reg = apmixed APMIXED APUMlo		reg = inf_top@1a00400VPU
	}
		c_wrapatible = Ylkttop_dsp_selsp_waitYlkttop_dsp1_selsp_waitYlkttop_dsp2_selsp_waitYlkttop_dsp3_selsp_waitYlkttop_dsp6_selsp_waitYlkttop_dsp7_selsp_waitYlkttop_ipu_if_eelsp_waitYlktapu_r=re0_jtag_cgsp_waitYlktapu_r=re0_axi_m_cgsp_waitYlktapu_r=re0_apu_rgsp_waitYlktapu_r=re1_jtag_cgsp_waitYlktapu_r=re1_axi_m_cgsp_waitYlktapu_r=re1_apu_rgsp_waitYlktapu_r=re2_jtag_cgsp_waitYlktapu_r=re2_axi_m_cgsp_waitYlktapu_r=re2_apu_rgsp_waitYlktapu_mdla0_rg_b0sp_waitYlktapu_mdla0_rg_b1sp_waitYlktapu_mdla0_rg_b2sp_waitYlktapu_mdla0_rg_b3sp_waitYlktapu_mdla0_rg_b4sp_waitYlktapu_mdla0_rg_b5sp_waitYlktapu_mdla0_rg_b6sp_waitYlktapu_mdla0_rg_b7sp_waitYlktapu_mdla0_rg_b8sp_waitYlktapu_mdla0_rg_b9sp_waitYlktapu_mdla0_rg_b10sp_waitYlktapu_mdla0_rg_b11sp_waitYlktapu_mdla0_rg_b12sp_waitYlktapu_mdla0_apb_rgsp_waitYlktapu_mdla0_axi_m_cgsp_waitYlktapu_mdla1_rg_b0sp_waitYlktapu_mdla1_rg_b1sp_waitYlktapu_mdla1_rg_b2sp_waitYlktapu_mdla1_rg_b3sp_waitYlktapu_mdla1_rg_b4sp_waitYlktapu_mdla1_rg_b5sp_waitYlktapu_mdla1_rg_b6sp_waitYlktapu_mdla1_rg_b7sp_waitYlktapu_mdla1_rg_b8sp_waitYlktapu_mdla1_rg_b9sp_waitYlktapu_mdla1_rg_b10sp_waitYlktapu_mdla1_rg_b11sp_waitYlktapu_mdla1_rg_b12sp_waitYlktapu_mdla1_apb_rgsp_waitYlktapu_mdla1_axi_m_cgsp_waitYlktapu_r= ntahb_rgsp_waitYlktapu_r= ntaxi_rgsp_waitYlktapu_r= ntisp_rgsp_waitYlktapu_r= ntcuptadl_rgsp_waitYlktapu_r= ntimgtadl_rgsp_waitYlktapu_r= ntemi_26m_cgsp_waitYlktapu_r= ntvpu_udi_rgsp_waitYlktapu_r= ntedma_0_rgsp_waitYlktapu_r= ntedma_1_rgsp_waitYlktapu_r= ntedmal_0_rgsp_waitYlktapu_r= ntedmal_1_rgsp_waitYlktapu_r= ntmnoc_rgsp_waitYlktapu_r= nttcm_cgsp_waitYlktapu_r= ntmd32_rgsp_waitYlktapu_r= ntis_co_0_rgsp_waitYlktapu_r= ntis_co_1_rgsp_waitYlktapu_r= ntmd32_32k_rgsp_waitYlktapueatevcoretahb_rgsp_waitYlktapueatevcoretaxi_rgsp_waitYlktapueatevcoretadl_rgsp_waitYlktapueatevcoretqos_rgsp_waitYlkttop_clk26msp_waitYlkttop_ma*/pll_d4_d2sp_waitYlkttop_ma*/pll_d4_d4sp_waitYlkttop_univpll_d4_d2sp_waitYlkttop_univpll_d6_d2sp_waitYlkttop_univpll_d6_d4sp_waitYlkttop_mmpll_d7sp_waitYlkttop_mmpll_d6sp_waitYlkttop_mmpll_d5sp_waitYlkttop_mmpll_d4sp_waitYlkttop_univpll_d6sp_waitYlkttop_univpll_d5sp_waitYlkttop_univpll_d4sp_waitYlkttop_univpll_d3sp_waitYlkttop_ma*/pll_d6sp_waitYlkttop_ma*/pll_d4sp_waitYlkttop_ma*/pll_d3sp_waitYlkttop_tvdpll_kksp_waitYlkttop_tvdpll_ma*/pll_d2_kksp_waitYlkttop_apupll_kksp_waitYlktapmixed_apupll_ratesp_waitDtcmos_inf_eatevpu0>;
00>;
edma0: edma0@19Mo_VDS_PATH_SWITCH*/
			<0tk,edma-iate;
		reg = <0xupts 9Mo7GHH>ts0x1000>;
	};Lscp-mdp";
		mediatek,s41P_MUTEX0>;
	};

	smi_larb00>;
edma1: edma1@19M23@1a006000 {
		compatibltk,edma-iate;
		reg = <0xupts 9Mo8GHH>ts0x1000>;
	};Lscp-mdp";
		mediatek,s41id = <22>;
	};

	smi_larb00>;
edma: edma006000 {
		compatibltk,edmas = "sub_nr_MER2
1>;imediatek,edma-iat: disedma0c	ResedmaGE1>;00>;
vpu_r=re0: vpu_r=re0@19M3
		reg = <0 0x14800000 0 0x8000>vpu_r=re0e;
		reg = <0 0x19M3
		reRQ_TYPE_L	reg =upts d1
			"Tmpat4_AA	c	reg =upts d14			"Tmpat3_AA	c	reg =upts0d{9		c"Tmpat4_AA
	};Lscp-mdp";
		mediatek,s41 MM_DISP_COLOR1>;
	};

	d0;
		clocks =reset-vector = <0x7daKIGHH>ts011KIGHH>ts0
1>;ima*/-progob";0x7dbKIGHH>ts013KIGHH>tsible>;
1>;ikernel-libob";0x7deKIGHH>ts015KIGHH>tsffffffff
1>;iwork-buf = <0xupts 2GHH>tsffffffff
1>	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_co2fig: dispsy21_APU_FAKE_CODE>;
f8";
		 00>;
vpu_r=re1: vpu_r=re1@19M3tek,disp_smi_subcom", "mediatek,vpu_r=re1e;
		reg = <0 0x19M3_PORT_L1_OVL_R	reg =upts d2
			"Tmpat4_AA	c	reg =upts d24			"Tmpat3_AA	c	reg =upts0d{940c"Tmpat4_AA
	};Lscp-mdp";
		mediatek,s424114000 0 0x1000>;
	};

	d;
		cl1cks =reset-vector = <0x7e3KIGHH>ts011KIGHH>ts4ble>;
1>;ima*/-progob";0x7e4KIGHH>ts013KIGHH>ts5ble>;
1>;ikernel-libob";0x7e7KIGHH>ts015KIGHH>tsffffffff
1>;iwork-buf = <0xupts 2GHH>tsffffffff
1>	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_co2fig: dispsy21_APU_FAKE_CODE>;
f8";
		 00>;
vpu_r=re2: vpu_r=re2@19M3HIGH>;
		clocks = <&dispsys_confvpu_r=re2e;
		reg = <0 0x19M3es = "DRE3_AAL	reg =upts d3KIGHH>tpat4_AA	c	reg =upts d34			"Tmpat3_AA	c	reg =upts0d{980c"Tmpat4_AA
	};Lscp-mdp";
		mediatek,s42";	/* 22 */
	};


	disp_ds*
		cl2
1>;ireset-vector = <0x7ecKIGHH>ts011KIGHH>ts8ble>;
1>;ima*/-progob";0x7edKIGHH>ts013KIGHH>ts9ble>;
1>;ikernel-libob";0x7f
		rHH>ts015KIGHH>tsffffffff
1>;iwork-buf = <0xupts 2GHH>tsffffffff
1>	};def DQ_THR_PRIO0x141_V2
;
	};

	dispsys_co2fig: dispsy21_APU_FAKE_CODE>;
f8";
		 00>;	};def DQ_THR_PRIO0x141_V2
;i0 _mis_co_PATH_SWITCH*/
			<0>, /*MTKinte;
			};

	dispsys_config: dispsy0_De_s_FAKE isp_00>;
pseudo_m4o_PATH_SWITCH*/
			<0>, /*MTKmt-pseudo_m4oe;
			};

	dispsys_config: dispsy0_De_s_FAKE isp_00>;
pseudo_m4o-0x10 */
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clocks =	};

	dispsys_config: dispsy0_De_s_POSTMASK0	Areg rb3is_config: dispsy0_mdp_RDMA4	Areg rb3is_config: dispsy0_OVL_RDMA0_HDR	Areg rb3is_config: dispsy0_OVL_2L_RDMA1_HDR	Areg rb3is_config: dispsy0_OVL_2L_RDMA3_HDR	Areg rb3is_config: dispsy0_OVL_RDMA0	Areg rb3is_config: dispsy0_OVL_2L_RDMA1	Areg rb3is_config: dispsy0_OVL_2L_RDMA3	Areg rb3is_config: dispsy0_OVL_RDMA10040R {
		comrb3is_config: dispsy0_OVL_2L_RDMA00040R {
		comrb3is_config: dispsy0_OVL_2L_RDMA20040R {
		comrb3is_config: dispsy0_De_s_WDMA0	Areg rb3is_config: dispsy0_De_s_RDMA0	Areg rb3is_config: dispsy0_De_s_UFBC_WDMA0	Areg rb3is_config: dispsy0_De_s_FAKE isp_00>;
pseudo_m4o-0x101*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl1cks =	};

	dispsys_config: dispsy1_De_s_POSTMASK1	Areg rb3is_config: dispsy1_mdp_RDMA5	Areg rb3is_config: dispsy1_OVL_RDMA10HDR	Areg rb3is_config: dispsy1_OVL_2L_RDMA00HDR	Areg rb3is_config: dispsy1_OVL_2L_RDMA20HDR	Areg rb3is_config: dispsy1_OVL_RDMA1	Areg rb3is_config: dispsy1_OVL_2L_RDMA0	Areg rb3is_config: dispsy1_OVL_2L_RDMA2	Areg rb3is_config: dispsy1_OVL_RDMA00040R {
		comrb3is_config: dispsy1_OVL_2L_RDMA1_040R {
		comrb3is_config: dispsy1_OVL_2L_RDMA3_040R {
		comrb3is_config: dispsy1_De_s_WDMA1	Areg rb3is_config: dispsy1_De_s_RDMA1	Areg rb3is_config: dispsy1_De_s_UFBC_WDMA1	Areg rb3is_config: dispsy1_De_s_FAKE1isp_00>;
pseudo_m4o-0x102*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl2cks =	};

	dispsys_co1fig: dispsy2_mdp_RDMA0	Areg rb3is_co1fig: dispsy2_mdp_RDMA2	Areg rb3is_co1fig: dispsy2_mdp_WROT0	Areg rb3is_co1fig: dispsy2_mdp_WROT2	Areg rb3is_co1fig: dispsy2_mdp_FILMGRAIN0	Areg rb3is_co1fig: dispsy2_mdp_FAKE isp_00>;
pseudo_m4o-0x103*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl3cks =	};

	dispsys_co1fig: dispsy3_mdp_RDMA1	,kgen sys_co1fig: dispsy3_mdp_RDMA3	,kgen sys_co1fig: dispsy3_mdp_WROT1	,kgen sys_co1fig: dispsy3_mdp_WROT3	,kgen sys_co1fig: dispsy3_mdp_FILMGRAIN1	,kgen sys_co1fig: dispsy3_mdp_FAKE1isp_00>;
pseudo_m4o-0x104*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl4cks =	};

	dispsys_co1fig: dispsy40VUX__MC_EXT0mdp",kgen sys_co1fig: dispsy40VUX__UFO_EXT0mdp",kgen sys_co1fig: dispsy40VUX__PP_EXT0mdp",kgen sys_co1fig: dispsy40VUX__PRED_RD_EXT0mdp",kgen sys_co1fig: dispsy40VUX__PRED_WR_EXT0mdp",kgen sys_co1fig: dispsy40VUX__PPWRAP_EXT0mdp",kgen sys_co1fig: dispsy40VUX__TILE_EXT0mdp",kgen sys_co1fig: dispsy40VUX__VLD_EXT0mdp",kgen sys_co1fig: dispsy40VUX__VLD2_EXT0mdp",kgen sys_co1fig: dispsy40VUX__AV__MV_EXT0mdp",kgen sys_co1fig: dispsy40VUX__RG_CTRL_M_OPEXT0mdp"sp_00>;
pseudo_m4o-0x105*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl5cks =	};

	dispsys_config: dispsy50VUX__LAT0_VLD_EXT0De_s",kgen sys_config: dispsy50VUX__LAT0_VLD2_EXT0De_s",kgen sys_config: dispsy50VUX__LAT0_AV__MV_EXT0De_s",kgen sys_config: dispsy50VUX__LAT0_PRED_RD_EXT0De_s",kgen sys_config: dispsy50VUX__LAT0_TILE_EXT0De_s",kgen sys_config: dispsy50VUX__LAT0_WM_OPEXT0De_s",kgen sys_config: dispsy50VUX__LAT0_RG_CTRL_M_OPEXT0De_s",kgen sys_config: dispsy50VUX__UFO_ENCPEXT0De_s"sp_00>;
pseudo_m4o-0x107*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl7cks =	};

	dispsys_config: dispsy7_VENCPRCPU_De_s",kgen sys_config: dispsy7_VENCPRX__De_s",kgen sys_config: dispsy7_VENCPBSM_OPDe_s",kgen sys_config: dispsy7_VENCPSV_COMV_De_s",kgen sys_config: dispsy7_VENCPRD_COMV_De_s",kgen sys_config: dispsy7_VENCPNBM_RDMA_De_s",kgen sys_config: dispsy7_VENCPNBM_RDMA_LITE_De_s",kgen sys_config: dispsy7_JPGENCPY_RDMA_De_s",kgen sys_config: dispsy7_JPGENCPC_RDMA_De_s",kgen sys_config: dispsy7_JPGENCPQ_TABLE_De_s",kgen sys_config: dispsy7_JPGENCPBSM_OPDe_s",kgen sys_config: dispsy7_JPGENCPWDMA0_De_s",kgen sys_config: dispsy7_JPGENCPBSM_O0_De_s",kgen sys_config: dispsy7_VENCPNBM_WDMA_De_s",kgen sys_config: dispsy7_VENCPNBM_WDMA_LITE_De_s",kgen sys_config: dispsy7_VENCPCUR_LUMA_De_s",kgen sys_config: dispsy7_VENCPCUR_CHROMA_De_s",kgen sys_config: dispsy7_VENCPREF_LUMA_De_s",kgen sys_config: dispsy7_VENCPREF_CHROMA_De_s",kgen sys_config: dispsy7_VENCPSUB_R_LUMA_De_s",kgen sys_config: dispsy7_VENCPSUB_W_LUMA_De_s",kgen sys_config: dispsy7_VENCPFCSPNBM_RDMA_De_s",kgen sys_config: dispsy7_VENCPFCSPNBM_WDMA_De_s",kgen sys_config: dispsy7_JPGENCPWDMA1_De_s",kgen sys_config: dispsy7_JPGENCPBSM_O1_De_s",kgen sys_config: dispsy7_JPGENCPHUFF_OFFSET1_De_s",kgen sys_config: dispsy7_JPGENCPHUFF_OFFSET00De_s"sp_00>;
pseudo_m4o-0x108*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl8cks =	};

	dispsys_co1fig: dispsy8_VENCPRCPU_mdp",kgen sys_co1fig: dispsy8_VENCPRX__mdp",kgen sys_co1fig: dispsy8_VENCPBSM_OPmdp",kgen sys_co1fig: dispsy8_VENCPSV_COMV_mdp",kgen sys_co1fig: dispsy8_VENCPRD_COMV_mdp",kgen sys_co1fig: dispsy8_VENCPNBM_RDMA_mdp",kgen sys_co1fig: dispsy8_VENCPNBM_RDMA_LITE_mdp",kgen sys_co1fig: dispsy8_JPGENCPY_RDMA_mdp",kgen sys_co1fig: dispsy8_JPGENCPC_RDMA_mdp",kgen sys_co1fig: dispsy8_JPGENCPQ_TABLE_mdp",kgen sys_co1fig: dispsy8_JPGENCPBSM_OPmdp",kgen sys_co1fig: dispsy8_JPGENCPWDMA0_mdp",kgen sys_co1fig: dispsy8_JPGENCPBSM_O0_mdp",kgen sys_co1fig: dispsy8_VENCPNBM_WDMA_mdp",kgen sys_co1fig: dispsy8_VENCPNBM_WDMA_LITE_mdp",kgen sys_co1fig: dispsy8_VENCPCUR_LUMA_mdp",kgen sys_co1fig: dispsy8_VENCPCUR_CHROMA_mdp",kgen sys_co1fig: dispsy8_VENCPRXF_LUMA_mdp",kgen sys_co1fig: dispsy8_VENCPREF_CHROMA_mdp",kgen sys_co1fig: dispsy8_VENCPSUB_R_LUMA_mdp",kgen sys_co1fig: dispsy8_VENCPSUB_W_LUMA_mdp",kgen sys_co1fig: dispsy8_VENCPFCSPNBM_RDMA_mdp",kgen sys_co1fig: dispsy8_VENCPFCSPNBM_WDMA_mdp",kgen sys_co1fig: dispsy8_JPGENCPWDMA1_mdp",kgen sys_co1fig: dispsy8_JPGENCPBSM_O1_mdp",kgen sys_co1fig: dispsy8_JPGENCPHUFF_OFFSET1_mdp",kgen sys_co1fig: dispsy8_JPGENCPHUFF_OFFSET00mdp"sp_00>;
pseudo_m4o-0x109*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl9cks =	};

	dispsys_co1fig: dispsy9_eMG_eMGI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_eMGBI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_DMGI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_DEPI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_eCE_D1_mdp",kgen sys_co1fig: dispsy9_eMG_SMTI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_SMTOck2cmdp",kgen sys_co1fig: dispsy9_eMG_SMTOck1_mdp",kgen sys_co1fig: dispsy9_eMG_CRZOck1_mdp",kgen sys_co1fig: dispsy9_eMG_eMG3Ock1_mdp",kgen sys_co1fig: dispsy9_eMG_VIPI_D1_mdp",kgen sys_co1fig: dispsy9_eMG_SMTI_D5_mdp",kgen sys_co1fig: dispsy9_eMG_TeMGOck1_mdp",kgen sys_co1fig: dispsy9_eMG_UFBC_W0_mdp",kgen sys_co1fig: dispsy9_eMG_UFBC_R0_mdp",kgen sys_co1fig: dispsy9_eMG_W0 0RM_O1_mdp",kgen sys_co1fig: dispsy9_eMG_W0 0RM_O0_mdp",kgen sys_co1fig: dispsy9_eMG_W0 0WDMA_mdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O0_mdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O1_mdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O2cmdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O3cmdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O4cmdp",kgen sys_co1fig: dispsy9_eMG_MFB0RM_O5_mdp",kgen sys_co1fig: dispsy9_eMG_MFB0WDMA0_mdp",kgen sys_co1fig: dispsy9_eMG_MFB0WDMA1_mdp",kgen sys_co1fig: dispsy9_eMG_RESERVE6_mdp",kgen sys_co1fig: dispsy9_eMG_RESERVE7_mdp",kgen sys_co1fig: dispsy9_eMG_RESERVE80mdp"sp_00>;
pseudo_m4o-0x1011*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl11cks =	};

	dispsys_config: dispsy11_eMG_eMGI_D1_De_s",kgen sys_config: dispsy11_eMG_eMGBI_D1_De_s",kgen sys_config: dispsy11_eMG_DMGI_D1_De_s",kgen sys_config: dispsy11_eMG_DEPI_D1_De_s",kgen sys_config: dispsy11_eMG_eCE_D1_De_s",kgen sys_config: dispsy11_eMG_SMTI_D1_De_s",kgen sys_config: dispsy11_eMG_SMTOck2cDe_s",kgen sys_config: dispsy11_eMG_SMTOck1_De_s",kgen sys_config: dispsy11_eMG_CRZOck1_De_s",kgen sys_config: dispsy11_eMG_eMG3Ock1_De_s",kgen sys_config: dispsy11_eMG_VIPI_D1_De_s",kgen sys_config: dispsy11_eMG_SMTI_D5_De_s",kgen sys_config: dispsy11_eMG_TeMGOck1_De_s",kgen sys_config: dispsy11_eMG_UFBC_W0_De_s",kgen sys_config: dispsy11_eMG_UFBC_R0_De_s",kgen sys_config: dispsy11_eMG_W0 0RM_O1_De_s",kgen sys_config: dispsy11_eMG_W0 0RM_O0_De_s",kgen sys_config: dispsy11_eMG_W0 0WDMA_De_s",kgen sys_config: dispsy11_eMG_MFB0RM_O0_De_s",kgen sys_config: dispsy11_eMG_MFB0RM_O1_De_s",kgen sys_config: dispsy11_eMG_MFB0RM_O2cDe_s",kgen sys_config: dispsy11_eMG_MFB0RM_O3cDe_s",kgen sys_config: dispsy11_eMG_MFB0RM_O4cDe_s",kgen sys_config: dispsy11_eMG_MFB0RM_O5_De_s",kgen sys_config: dispsy11_eMG_MFB0WDMA0_De_s",kgen sys_config: dispsy11_eMG_MFB0WDMA1_De_s",kgen sys_config: dispsy11_eMG_RESERVE6_De_s",kgen sys_config: dispsy11_eMG_RESERVE7_De_s",kgen sys_config: dispsy11_eMG_RESERVE80De_s"sp_00>;
pseudo_m4o-0x1013*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl13cks =	};

	dispsys_co1fig: dispsy13_CAM_MRAWI_mdp",kgen sys_co1fig: dispsy13_CAM_MRAWO0_mdp",kgen sys_co1fig: dispsy13_CAM_MRAWO1_mdp",kgen sys_co1fig: dispsy13_CAM_CAMSV1_mdp",kgen sys_co1fig: dispsy13_CAM_CAMSV2cmdp",kgen sys_co1fig: dispsy13_CAM_CAMSV3cmdp",kgen sys_co1fig: dispsy13_CAM_CAMSV4cmdp",kgen sys_co1fig: dispsy13_CAM_CAMSV5_mdp",kgen sys_co1fig: dispsy13_CAM_CAMSV6_mdp",kgen sys_co1fig: dispsy13_CAM_CCUI_mdp",kgen sys_co1fig: dispsy13_CAM_CCUO_mdp",kgen sys_co1fig: dispsy13_CAM_FAKE_mdp"sp_00>;
pseudo_m4o-0x1014*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl14cks =	};

	dispsys_config: dispsy14_CAM_MRAWI_De_s",kgen sys_config: dispsy14_CAM_MRAWO0_De_s",kgen sys_config: dispsy14_CAM_MRAWO1_De_s",kgen sys_config: dispsy14_CAM_CAMSV0_De_s",kgen sys_config: dispsy14_CAM_CCUI_De_s",kgen sys_config: dispsy14_CAM_CCUO0De_s"sp_00>;
pseudo_m4o-0x1016*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl16cks =	};

	dispsys_co1fig: dispsy16_CAM_eMGOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_RRZOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_CQIcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_BPCIcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_YUVOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_UFDIcR2_A_mdp",kgen sys_co1fig: dispsy16_CAM_RAWI_R2_A_mdp",kgen sys_co1fig: dispsy16_CAM_RAWI_R3_A_mdp",kgen sys_co1fig: dispsy16_CAM_AAOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_AFOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_FLKOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_LCESOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_CRZOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_LTMSOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_RSSOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_AAHOcR1_A_mdp",kgen sys_co1fig: dispsy16_CAM_LSCIcR1_A_mdp"sp_00>;
pseudo_m4o-0x1017*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl17cks =	};

	dispsys_config: dispsy17_CAM_eMGOcR1_B_De_s",kgen sys_config: dispsy17_CAM_RRZOcR1_B_De_s",kgen sys_config: dispsy17_CAM_CQIcR1_B_De_s",kgen sys_config: dispsy17_CAM_BPCIcR1_B_De_s",kgen sys_config: dispsy17_CAM_YUVOcR1_B_De_s",kgen sys_config: dispsy17_CAM_UFDIcR2_B_De_s",kgen sys_config: dispsy17_CAM_RAWI_R2_B_De_s",kgen sys_config: dispsy17_CAM_RAWI_R3_B_De_s",kgen sys_config: dispsy17_CAM_AAOcR1_B_De_s",kgen sys_config: dispsy17_CAM_AFOcR1_B_De_s",kgen sys_config: dispsy17_CAM_FLKOcR1_B_De_s",kgen sys_config: dispsy17_CAM_LCESOcR1_B_De_s",kgen sys_config: dispsy17_CAM_CRZOcR1_B_De_s",kgen sys_config: dispsy17_CAM_LTMSOcR1_B_De_s",kgen sys_config: dispsy17_CAM_RSSOcR1_B_De_s",kgen sys_config: dispsy17_CAM_AAHOcR1_B_De_s",kgen sys_config: dispsy17_CAM_LSCIcR1_B_De_s"sp_00>;
pseudo_m4o-0x1018*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl18cks =	};

	dispsys_co1fig: dispsy18_CAM_eMGOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_RRZOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_CQIcR1___mdp",kgen sys_co1fig: dispsy18_CAM_BPCIcR1___mdp",kgen sys_co1fig: dispsy18_CAM_YUVOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_UFDIcR2___mdp",kgen sys_co1fig: dispsy18_CAM_RAWI_R2___mdp",kgen sys_co1fig: dispsy18_CAM_RAWI_R3___mdp",kgen sys_co1fig: dispsy18_CAM_AAOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_AFOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_FLKOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_LCESOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_CRZOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_LTMSOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_RSSOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_AAHOcR1___mdp",kgen sys_co1fig: dispsy18_CAM_LSCIcR1___mdp"sp_00>;
pseudo_m4o-0x1019*/
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl19cks =	};

	dispsys_config: dispsy19_IPE_DVS_RDMA_De_s",kgen sys_config: dispsy19_IPE_DVS_WDMA_De_s",kgen sys_config: dispsy19_IPE_DVP_RDMA_De_s",kgen sys_config: dispsy19_IPE_DVP_WDMA_De_s"sp_00>;
pseudo_m4o-0x102 */
			"TOP_MMPLL_D7",		/* 18>;-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		cl2ocks =	};

	dispsys_config: dispsy20_IPE_FDVT_RDA_De_s",kgen sys_config: dispsy20_IPE_FDVT_RDB_De_s",kgen sys_config: dispsy20_IPE_FDVT_WRA_De_s",kgen sys_config: dispsy20_IPE_FDVT_WRB_De_s",kgen sys_config: dispsy20_IPE_RSC0RM_O0_De_s",kgen sys_config: dispsy20_IPE_RSC0WDMA_De_s"sp_00>;
pseudo_m4o-ccu-nod1005000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clCCU_PSEUDO_LARBID_NODE>;
 =	};

	dispsys_co1fig: dispsy23_CCU_mdp"sp_00>;
pseudo_m4o-ccu-0x10005000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clCCU_PSEUDO_LARBID_LARB>;
 =	};

	dispsys_co1fig: dispsy22_CCU_De_s"sp_00>;
pseudo_m4o-vpu-cod1005000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clAPU_PSEUDO_LARBID_CODE>;
 =	};

	dispsys_co2fig: dispsy21_APU_FAKE_CODE>;
_00>;
pseudo_m4o-vpu-data006000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clAPU_PSEUDO_LARBID_DATA>;
 =	};

	dispsys_co3fig: dispsy21_APU_FAKE_DATA>;
 00>;
pseudo_m4o-vpu-vlm006000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clAPU_PSEUDO_LARBID_VLM>;
;
	};

	dispsys_co2fig: dispsy21_APU_FAKE_VLM>;
 00>;
pseudo_m4o-misc-disp006000 {
		compatible = "medmt-pseudo_m4o-portGDMA0YS_DIS>;
0x10;
		clMISC0PSEUDO_LARBID_De_s"sp_		};

	dispsys_config: dispsy0_De_s_FAKE isp_00>;#e";
		reaudio: audio@11o_POR,disp_smi_subcom", "mediatek,audio
		d
		inte;
		reg = <0 0x11o_POR,dmpatock-I;
		nfig MM_DISP_MERGE1>;00>;
afe: >;
		#pafe-pcm@11o_POR,disp_smi_subcom", "mediatek,>;
		#psounde;
		reg = <0 0x11o_POR,dmpatock-I;
		*/
			<1>; /*MTK_DRM_O20psys_config  MM_DISP_DSC_W		<&topck dis	<&topck
1>;iapmixed  disapmixedI;
		*/fracfg_aoo disinfracfg_ao>;
		c_wrap: disaudio AUDIO_PDN_AFE",kgen saudio AUDIO_PDN_DAC",kgen saudio AUDIO_PDN_DAC_PREDIS",kgen saudio AUDIO_PDN_ADC",kgen saudio AUDIO_PDN_ADDA6_ADC",kgen saudio AUDIO_PDN_22M",kgen saudio AUDIO_PDN_24M",kgen saudio AUDIO_PDN_AMlocTUNER",kgen saudio AUDIO_PDN_AMlo2cTUNER",kgen saudio AUDIO_PDN_TDMcCK		reg = audio AUDIO_PDN_TML		reg = audio AUDIO_PDN_NLE",kgen saudio AUDIO_PDN_DACDISRES",kgen saudio AUDIO_PDN_ADCDISRES",kgen saudio AUDIO_PDN_ADCDISRES_TML		reg = audio AUDIO_PDN_ADDA6_ADCDISRES",kgen saudio AUDIO_PDN_3RD_DAC",kgen saudio AUDIO_PDN_3RD_DAC_PREDIS",kgen saudio AUDIO_PDN_3RD_DAC_TML		reg = audio AUDIO_PDN_3RD_DAC_ISRES",kgen sinf_top@1a00400AUDIO",kgen synfracfg_aooINSYNCFG_AO#AUDIO_Cp	,kgen synfracfg_aooINSYNCFG_AO#AUDIO_26MPBCLKcCK		reg = 		<&topckgen OP_MAUDIO",kgen s		<&topckgen OP_MAUD_INTBUS",kgen s		<&topckgen OAINMlock4_D4		reg = 		<&topckgen OP_MAUD_1		reg = 		<&topckgen AMlo1cCK		reg = 		<&topckgen OP_MAUD_2		reg = 		<&topckgen AMlo2cCK		reg = 		<&topckgen OP_MAUD_ENGEN1		reg = 		<&topckgen AMlo1cD4		reg = 		<&topckgen OP_MAUD_ENGEN2		reg = 		<&topckgen AMlo2cD4		reg = 		<&topckgen I2S0_M_SEL		reg = 		<&topckgen I2S1_M_SEL		reg = 		<&topckgen I2S2_M_SEL		reg = 		<&topckgen I2S3_M_SEL		reg = 		<&topckgen I2S4_M_SEL		reg = 		<&topckgen I2S5_M_SEL		reg = 		<&topckgen I2S6_M_SEL		reg = 		<&topckgen I2S7_M_SEL		reg = 		<&topckgen I2S8_M_SEL		reg = 		<&topckgen I2S9_M_SEL		reg = 		<&topckgen AMlo12cDeV0		reg = 		<&topckgen AMlo12cDeV1		reg = 		<&topckgen AMlo12cDeV2		reg = 		<&topckgen AMlo12cDeV3		reg = 		<&topckgen AMlo12cDeV4		reg = 		<&topckgen AMlo12cDeVB		reg = 		<&topckgen AMlo12cDeV5		reg = 		<&topckgen AMlo12cDeV6		reg = 		<&topckgen AMlo12cDeV7		reg = 		<&topckgen AMlo12cDeV8		reg = 		<&topckgen AMlo12cDeV9		reg = 		<&topckgen OP_MAUDIO_H		reg = clk26m		}
		c_wrapatible = aud_afe_clksp_waitaud_dac_clksp_waitaud_dac_predis_clksp_waitaud_adc_clksp_waitaud_adda6_adc_clksp_waitaud_apll22m_clksp_waitaud_apll24m_clksp_waitaud_apll1_tuner_clksp_waitaud_apll2_tuner_clksp_waitaud_tdm_clksp_waitaud_tml_clksp_waitaud_nlesp_waitaud_dac_hires_clksp_waitaud_adc_hires_clksp_waitaud_adc_hires_tmlsp_waitaud_adda6_adc_hires_clksp_waitaud_3rd_dac_clksp_waitaud_3rd_dac_predis_clksp_waitaud_3rd_dac_tmlsp_waitaud_3rd_dac_hires_clksp_waitinf_eateaudio
	_waitaud_ynfra_clksp_waitaud_ynfra_26m_clksp_waittop_muxeaudio
	_waittop_muxeaudio_ynt
	_waittop_ma*/pll_d4_d4sp_waittop_muxeaud_1sp_waittop_apll1_cksp_waittop_muxeaud_2sp_waittop_apll2_cksp_waittop_muxeaud_eng1sp_waittop_apll1_d4sp_waittop_muxeaud_eng2sp_waittop_apll2_d4sp_waittop_i2s0_m_eelsp_waittop_i2s1_m_eelsp_waittop_i2s2_m_eelsp_waittop_i2s3_m_eelsp_waittop_i2s4_m_eelsp_waittop_i2s5_m_eelsp_waittop_i2s6_m_eelsp_waittop_i2s7_m_eelsp_waittop_i2s8_m_eelsp_waittop_i2s9_m_eelsp_waittop_apll12_div0sp_waittop_apll12_div1sp_waittop_apll12_div2sp_waittop_apll12_div3sp_waittop_apll12_div4sp_waittop_apll12_divbsp_waittop_apll12_div5sp_waittop_apll12_div6sp_waittop_apll12_div7sp_waittop_apll12_div8sp_waittop_apll12_div9
	_waittop_muxeaudio_h
	_waittop_clk26m_clks	}
		pinctrlpatible = aud_clk_mosi_off
	_wai	 aud_clk_mosi_on
	_wai	 aud_dat_mosi_off
	_wai	 aud_dat_mosi_on
	_wai	 aud_dat_miso_off
	_wai	 aud_dat_miso_on
	_wai	 vow_dat_miso_off
	_wai	 vow_dat_miso_on
	_wai	 vow_clk_miso_off
	_wai	 vow_clk_miso_on
	_wai	 aud_nle_mosi_off
	_wai	 aud_nle_mosi_on
	_wai	 aud_dat_miso2_off
	_wai	 aud_dat_miso2_on
	_wai	 aud_gpio_i2s0_off
	_wai	 aud_gpio_i2s0_on
	_wai	 aud_gpio_i2s1_off
	_wai	 aud_gpio_i2s1_on
	_wai	 aud_gpio_i2s2_off
	_wai	 aud_gpio_i2s2_on
	_wai	 aud_gpio_i2s3_off
	_wai	 aud_gpio_i2s3_on
	_wai	 aud_gpio_i2s5_off
	_wai	 aud_gpio_i2s5_on
	_wai	 aud_gpio_i2s6_off
	_wai	 aud_gpio_i2s6_on
	_wai	 aud_gpio_i2s7_off
	_wai	 aud_gpio_i2s7_on
	_wai	 aud_gpio_i2s8_off
	_wai	 aud_gpio_i2s8_on
	_wai	 aud_gpio_i2s9_off
	_wai	 aud_gpio_i2s9_on
	_wai	 aud_dat_mosi_ch34_off
	_wai	 aud_dat_mosi_ch34_on
	_wai	 aud_dat_miso_ch34_off
	_wai	 aud_dat_miso_ch34_ote;
		pinctrlp0: disaud_clk_mosi_off>;
		pinctrlp1: disaud_clk_mosi_on>;
		pinctrlp2: disaud_dat_mosi_off>;
		pinctrlp3: disaud_dat_mosi_on>;
		pinctrlp4: disaud_dat_miso_off>;
		pinctrlp5: disaud_dat_miso_on>;
		pinctrlp6: disvow_dat_miso_off>;
		pinctrlp7: disvow_dat_miso_on>;
		pinctrlp8: disvow_clk_miso_off>;
		pinctrlp9: disvow_clk_miso_on>;
		pinctrlp10: disaud_nle_mosi_off>;
		pinctrlp11: disaud_nle_mosi_on>;
		pinctrlp12: disaud_dat_miso2_off>;
		pinctrlp13: disaud_dat_miso2_on>;
		pinctrlp14: disaud_gpio_i2s0_off>;
		pinctrlp15: disaud_gpio_i2s0_on>;
		pinctrlp16: disaud_gpio_i2s1_off>;
		pinctrlp17: disaud_gpio_i2s1_on>;
		pinctrlp18: disaud_gpio_i2s2_off>;
		pinctrlp19: disaud_gpio_i2s2_on>;
		pinctrlp20: disaud_gpio_i2s3_off>;
		pinctrlp21: disaud_gpio_i2s3_on>;
		pinctrlp22: disaud_gpio_i2s5_off>;
		pinctrlp23: disaud_gpio_i2s5_on>;
		pinctrlp24: disaud_gpio_i2s6_off>;
		pinctrlp25: disaud_gpio_i2s6_on>;
		pinctrlp26: disaud_gpio_i2s7_off>;
		pinctrlp27: disaud_gpio_i2s7_on>;
		pinctrlp28: disaud_gpio_i2s8_off>;
		pinctrlp29: disaud_gpio_i2s8_on>;
		pinctrlp30: disaud_gpio_i2s9_off>;
		pinctrlp31: disaud_gpio_i2s9_on>;
		pinctrlp32: disaud_dat_mosi_ch34_off>;
		pinctrlp33: disaud_dat_mosi_ch34_ot>;
		pinctrlp34: disaud_dat_miso_ch34_off>;
		pinctrlp35: disaud_dat_miso_ch34_ot>;
	5",
	mt6359_snd: >;
359_snd005000 {
		compatible = "medmt6359psounde;
		0>, /*MTKpwrap-regmap: dispwrap>;
	5",
	sound: sounddisp_smi_subcom", "mediatek,>;
		#pmt6359psounde;
		0>, /*MTKaudio-cod1c ispsmt
359_snd
1>;imediatek,platform: disafe
1>;imediatek,sndeaudio_dsp: dissndeaudio_dsp
1>;imtk_spk_i2s_out		cl3cks =mtk_spk_i2s_in		clocks =DPLmtk_spk_i2s_mck		cl3ck pckge0>, /*MTKspeaker-cod1c isp_	sound-dai: disspeaker_amp
1>;i};
	5",
	DPLfeature : $enacom"$dl_mem $ul_mem $ref_mem $size pckgsndeaudio_dsp: sndeaudio_dsp:isp_smi_subcom", "mediatek,sndeaudio_dsp"ks =mtk_dsp_voip: di0x1f>tsffffffff>tsffffffff>tsffffffff>ts3le>;
1>;imtk_dsp_primary: di0x5>tsffffffff>tsffffffff>\_wai	  >tsffffffff>ts3le>;
1>;imtk_dsp_offloaarb";0x1d>tsffffffff>tsffffffff>\_wai	  >tsffffffff>ts4ble>;
1>;imtk_dsp_deep: di0x5>tsffffffff>tsffffffff>tsffffffff>ts3le>;
1>;imtk_dsp_playback		cl0x1>ts4>tsffffffff>ts14>ts3le>;
1>;imtk_dsp_music		cl0x1>tsffffffff>tsffffffff>tsffffffff>ts;
1>;imtk_dsp_capture1		cl0x1>tsffffffff>tsd>ts13:0x2ble>
1>;imtk_dsp_a2dp		cl0x1>tsffffffff>tsffffffff>tsffffffff>ts4le>;
1>;imtk_dsp_dataprovider = <0x0>tsffffffff>tsf>tsffffffff>ts3le>;
1>;imtk_dsp_call_final: di0x5>ts4DRE3_>ts14>ts18e>;
1>;imtk_dsp_fast: di0x5>tsffffffff>tsffffffff>tsffffffff>ts5e>;
1>;imtk_dsp_ktv		cl0x1>ts8pts 2>tsffffffff>ts1le>;
1>;imtk_dsp_capture_raw		cl0x1>tsffffffff>tsffffffff>tsffffffff>ts2ble>
1>;imtk_dsp_fm		cl0x1>tsffffffff>ts10>tsffffffff>ts1le>;
1>;imtk_dsp_ver = <0x1cks =swdsp_smartpa_process_enacom" di0x5
1>;imtk_dsp_mem_afe		cl0x1>ts4le>;
1Q/* always enacom"pckg00>;
audio_rrup@11o_HIGH>;
		clocks = <&dispsys_confaudio_rrupe;
		reg = <0 0x11o_es = "DRE38e>;
1>;iprefer_mod10	clocks =mod1_size 	cl0x12GHH>ts38e>;
1>;ib_wra_size 	cl0x1e>;
1>;00>;
btcvsd_snd: >;k-btcvsd-snd@1883
		reg = <0 0x14800000 0 0x8000>>;k-btcvsd-snde;
		reg=<0 0x1883
		rempatock-ISQ/*PKV_PHYSICAL_BASEpckge    <0 0x1884
		rempatock-;
1Q/*0R {_BANK2pckgescp-mdp";
		mediatek,s37RT_L1_DISP_POSTMASK1>;1>;imediatek,ynfracfgo disinfracfg_ao>;
		/*INSYN MISC, r= ntbt_cvsd_maskpckge/*cvsd_mcu_read, write, packet_indicatorpckge0>, /*MTKoffset: l0xfHH>ts8bl>ts14l>ts144>ts148cks =disacom_write_silence_MERGE1>;00>;
mt_soc_playback_offloaarg = <0 0x14800000 0 0x8000>>;_soc_offloaa_k,mmote;
	5",
	slbc: slbc:isp_smi_subcom", "mediatek,slbcs = "statule = enacome;
	5",
	mmrrup@1f015KIGrg = <0 0x14800000 0 0x8000>>mrrupe;
		reg = <0 0x1f015KIGr"DRE3_AAL	reg =upts e
		rHH>tpts 6le>;
1>;iscp-mdp";
		mediatek,s49P_MUTEX0>;
	};

	smi_lar#ifndef DQ_THR_FPGA_EARLY dispING
		c_wrap: disinf_top@1a00400mdp",kgen smdf_toek,disp mdp_APMCU_GALS",kgen smdf_toek,disp mdp_SMI0c	Resmdf_toek,disp mdp_SMI1",kgen smdf_toek,disp mdp_SMI2",kgen smdf_toek,disp mdp_MM040R {
;
		c_wrapatible = inf_mdf
		dmdftapmcu_gals
	_wai	 mdftsmi0
		dmdftsmi1
	_wai	 mdftsmi2
		dmdft>mryrrupe;
f8";
		 00>;
irtx_pwm:irtx_pwm_PATH_SWITCH*/
			<0>, /*MTKirtx-pwme;
		pwm_ch		cl3cks =pwm_data_invert0	clocks 00>;
mt_charger: >;_charger006000 {
		compatible = "medmt-chargere;
	5",
	lk_charger: lk_charger006000 {
		compatible = "medlk_chargere;
		enacom_animeks =DPLenacom_pm_plusk pckgeenacom_pd20_resetks =power_
		h_supportks =max_charger_voltage_MER65ble>;
1>;ifast_charge_voltage_MER3KIGHH 0x1
		DPLcharging currecp pckgeusb_charger_currecp 	cl5ble>;
1>;iac_charger_currecp 	cl215KIGH
1>;iac_charger_input_currecp 	cl32ble>;
1>;inon_stdeac_charger_currecp 	cl5ble>;
1>;icharging_host_charger_currecp 	cl15ble>;
1>;ita_ac_charger_currecp 	cl3KIGHH 0x1 =pd_charger_currecp 	cl5ble>;
1>
		DPLbatp-my temperature protection pckgetemp_t4_threshol
		cl5;
1>;itemp_t3_threshol
		cl45
1>;itemp_t1_threshol
		clocks 00>;
charger: charger006000 {
		compatible = "medchargere;
		algorithm_atibatibSwitchCharging2e;
		DPLenacom_sw_jeitak pckgeDPLenacom_pm_plusk pckgeDPLenacom_pm_2k pckgeDPLenacom_pm_3k pckgeDPLenacom_pm_4k pckgeenacom_typm_cks =power_
		h_supportks =enacom_dyatiic_mivrx1
		DPLc,mmot pckgebatp-my_cv		cl435KIGH
1>;imax_charger_voltage_MER65ble>;
1>;imin_charger_voltage_MER46ble>;
1>
		DPLdyatiic mivr pckge0in_charger_voltage_1		cl44ble>;
1>;imin_charger_voltage_2: di42ble>;
1>;imax_dmivr_charger_currecp 	cl14ble>;
1>
		DPLcharging currecp pckgeusb_charger_currecp_suspen
		clocks =usb_charger_currecp_unk,dispure
		cl7le>;
1>;iusb_charger_currecp_k,dispure
		cl5ble>;
1>;iusb_charger_currecp 	cl5ble>;
1>;iac_charger_currecp 	cl215KIGH
1>;iac_charger_input_currecp 	cl32ble>;
1>;inon_stdeac_charger_currecp 	cl5ble>;
1>;icharging_host_charger_currecp 	cl15ble>;
1>;iappom_1_0a_charger_currecp 	cl65le>;
1>;iappom_2_1a_charger_currecp 	cl8ble>;
1>;ita_ac_charger_currecp 	cl3KIGHH 0x1
		DPLsw jeita pckgejeita_temp_above_t4_cv		cl424le>;
1>;ijeita_temp_t3_to_t4_cv		cl424le>;
1>;ijeita_temp_t2_to_t3_cv		cl434le>;
1>;ijeita_temp_t1_to_t2_cv		cl424le>;
1>;ijeita_temp_t0_to_t1_cv		cl404le>;
1>;ijeita_temp_below_t0_cv		cl404le>;
1>;itemp_t4_thres		cl5;
1>;itemp_t4_thres_minus_x_degree_MER47
1>;itemp_t3_thres		cl45
1>;itemp_t3_thres_minus_x_degree_MER39
1>;itemp_t2_thres		cl10
1>;itemp_t2_thres_plus_x_degree_MER16cks =temp_t1_thres		clocks =temp_t1_thres_plus_x_degree_MER6cks =temp_t0_thres		clocks =temp_t0_thres_plus_x_degree_MERocks =temp_neg_10_thres		clocks
		DPLbatp-my temperature protection pckgeenacom_min_charge_temp1>;imin_charge_temp0	clocks =min_charge_temp_plus_x_degree_MER6cks =max_charge_temp0	cl5H
1>;imax_charge_temp_minus_x_degree_MER47
1>
		DPLPE pckgeta_12v_supportks =ta_9v_supportks =pm_ichg_level_threshol
		cl1KIGHH 0xQ/* uA pckgeta_ac_12v_input_currecp 	cl32ble>;
1>;ita_ac_9v_input_currecp 	cl32ble>;
1>;ita_ac_7v_input_currecp 	cl32ble>;
1>
		DPLPE 2.0 pckgepe20_ichg_level_threshol
		cl1KIGHH 0xQ/* uA pckgeta_start_batp-my_soc_MERocks =ta_stop_batp-my_soc_MER85
1>
		DPLPE 4.0 pckgehigh_temp_to_leavm_pm40_MER46cks =high_temp_to_ecp-m_pm40_MER39
1>;ilow_temp_to_leavm_pm40_MER10
1>;ilow_temp_to_ecp-m_pm40_MER16cks
		DPLPE 4.0 singmpachargerpckgepe40_singmp_charger_input_currecp 	cl3KIGHH 0x1 =pe40_singmp_charger_currecp 	cl3KIGHH 0x1
		DPLPE 4.0 dualachargerpckgepe40_dual_charger_input_currecp 	cl3KIGHH 0x1 =pe40_dual_charger_chg1_currecp 	cl21IGHH 0x1 =pe40_dual_charger_chg2_currecp 	cl21IGHH 0x1 =pe40_stop_batp-my_soc_MER8 0x1
		DPLPE 4.0 cacom"impedance_(mohm) pckgepe40_r_cacom_1a_lower0	cl5760x1 =pe40_r_cacom_2a_lower0	cl4350x1 =pe40_r_cacom_3a_lower0	cl293
1>
		DPLdualacharger pckgechg1_ta_ac_charger_currecp 	cl15ble>;
1>;ichg2_ta_ac_charger_currecp 	cl15ble>;
1>;islavm_mivr_;
	f		cl1KIGHHcks =dual_polling_ieoc_MER75GHH 0x1
		DPLcacom"measuremecp impedance_pckgecacom_imp_threshol
		cl699
1>;ivbat_cacom_imp_threshol
		cl39ble>;
1Q/* uV_pck
		DPLbif pckgebif_threshol
1		cl425le>;
1>;ibif_threshol
2: di430le>;
1>;ibif_cv_under_threshol
2: di445GHH 0x1
		DPLPD pckgepd_vbus_low_boundd	cl5ble>; 0x1 =pd_vbus_upper_boundd	cl5ble>; 0x1 =pd_ichg_level_threshol
		cl1KIGHH 0xQ/* uA pckgepd_stop_batp-my_soc_MER8 0x1
		ibus_err 	cl14
1>;iv_toewatpd	cl5ble>; 0x1 00>;
pd_adapter: pd_adapter006000 {
		compatible = "medpd_adaptere;
		adapter_atibatibpd_adaptere;
	00>;
rt-pd-manager006000 {
		compatible = "medrt-pd-managere;
	5",
	subpiic_pmu_eint: >;
360_pmu_eint006000>;
piic_c_wra_buffer_ctrl: piic_c_wra_buffer_ctrl006000 {
		compatible = "medpiic_c_wra_buffere;
		0>, /*MTKclkbuf-quantity: di7>;
		0>, /*MTKclkbuf-k,disp 	cl2 1 1 2>tpt 1>;
		0>, /*MTKclkbuf-output-impedance_	cl6 6 4 6 tpt 4>;
		0>, /*MTKclkbuf-k,dtrols-for-desense_MERo 4 o 4 o o ocks 00>;
mrdump_ext_rst: >rdump_ext_rst006000 {
		compatible = "med >rdump_ext_rst-eint"ks =mod1atibIRQs = "statule = okaye;
	5",
	touch: touch006000 {
		compatible = "medtouche;
	5",
	tcpc_pd: tcpc_pd006000>;
smart_
	: smart_
	006000>;
md1_sim1_hot_plug_eint: >d1_sim1_hot_plug_eint006000>;
md1_sim2_hot_plug_eint: >d1_sim2_hot_plug_eint006000>;
drcc: drcc006000 {
		compatible = "meddrccs = "state_MERocks =drcc0_Vref		cl255cks =drcc1_Vref		cl255cks =drcc2_Vref		cl255cks =drcc3_Vref		cl255cks =drcc4_Vref		cl255cks =drcc5_Vref		cl255cks =drcc6_Vref		cl255cks =drcc7_Vref		cl255cks =drcc0_Hwgatepct		cl255cks =drcc1_Hwgatepct		cl255cks =drcc2_Hwgatepct		cl255cks =drcc3_Hwgatepct		cl255cks =drcc4_Hwgatepct		cl255cks =drcc5_Hwgatepct		cl255cks =drcc6_Hwgatepct		cl255cks =drcc7_Hwgatepct		cl255cks =drcc0_Cod10	cl255cks =drcc1_Cod10	cl255cks =drcc2_Cod10	cl255cks =drcc3_Cod10	cl255cks =drcc4_Cod10	cl255cks =drcc5_Cod10	cl255cks =drcc6_Cod10	cl255cks =drcc7_Cod10	cl255cks 00>;	};def DQ_THR_PRIOSCHED_MONITOR;
sched_m0 _msched_m0 :isp_smi_subcom", "mediatek,sched_m0 "x1
		DPLirq tiibatracer pck	};def DQ_THR_PRIOENG_BUILD
		irq_tiib_tracer =cl1cks =	rq_tiib_th1_ms		cl100cks =	rq_tiib_th2_ms		cl500cks =	rq_tiib_aee_limit0	clocks#else
		irq_tiib_tracer =cl0cks =	rq_tiib_th1_ms		cl5cks =	rq_tiib_th2_ms		cl5cks =	rq_tiib_aee_limit0	clocks#e";
		 	DPLirq countatracer pck	};def DQ_THR_PRIOMUTECOUNT_TRACERk	};def DQ_THR_PRIOENG_BUILD
		irq_count_tracer =cl1cks =	rq_period_th1_ns 	cl21IGHHcks =	rq_period_th2_ns 	cl21IGHHcks =	rq_count_aee_limit0	cl1cks#else
		irq_count_tracer =clHcks =	rq_period_th1_ns 	cl21IGHHcks =	rq_period_th2_ns 	cl21IGHHcks =	rq_count_aee_limit0	clocks#e";
		#e";
		 	DPLirq o	f	tracer pck	};def DQ_THR_PRIOMUTEOFF_TRACERk	};def DQ_THR_PRIOENG_BUILD
		irq_o	f_tracer =cl1cks =	rq_o	f_tracer_trace =cl1cks =	rq_o	f_th1_ms		cl50cks =	rq_o	f_th2_ms		cl500cks =	rq_o	f_th3_ms		cl500cks =	rq_o	f_aee_limit0	clocks =	rq_o	f_aee_debounce_ms		cl6le>;
1>#else
		irq_o	f_tracer =cl0cks =	rq_o	f_tracer_trace =cl1cks =	rq_o	f_th1_ms		cl5cks =	rq_o	f_th2_ms		cl5cks =	rq_o	f_th3_ms		cl5cks =	rq_o	f_aee_limit0	clocks =	rq_o	f_aee_debounce_ms		cl3le>;
1>#e";
		#e";
		 	DPLpreempt o	f	tracer pck	};def DQ_THR_PRIOPREEMPT_TRACERk	};def DQ_THR_PRIOENG_BUILD
		preempt_tracer =cl0cks =preempt_tracer_trace =cl0cks =preempt_th1_ms		cl6le>;
1>;ipreempt_th2_ms		cl38e>;;
1>;ipreempt_th3_ms		cl38e>;;
1>;ipreempt_aee_limit0	clocks#else
		preempt_tracer =cl0cks =preempt_tracer_trace =cl0cks =preempt_th1_ms		cl3le>;
1>;ipreempt_th2_ms		cl9e>;;
1>;ipreempt_th3_ms		cl9e>;;
1>;ipreempt_aee_limit0	clocks#e";
		#e";
		 };;#e";
		ressusb_ip_sleep: ssusb_ip_sleep:isp_smi_subcom", "mediatek,usb_ipsleepe;
			cp-mdp";-parecp 	cl&pio>;
		scp-mdp";
		me21 MM_DISP_COLOR1>;LOW 223 ocks 00>00>;&spii_bus:is	};def DQ_THR_FPGA_EARLY dispING
	grp;
		cl8cks >;
315_10: >;
315@1,disp_smi_subcom", "mediatek,>;
315
		dmtTKspmi-piice;
		reg = <0xa SPMI_USID>ts8pSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks 00> >;
315_11: >;
315@11*/
			"TOP_MMPLL_D7",		/* 18>;
315
		dmtTKspmi-piice;
		reg = <0xb SPMI_USID>ts8pSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks 00> >;
315_12: >;
315@12*/
			"TOP_MMPLL_D7",		/* 18>;
315
		dmtTKspmi-piice;
		reg = <0xc SPMI_USID>ts8pSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks 00>#else
	grp;
		cl11cks >;
315_6: >;
315@6*/
			"TOP_MMPLL_D7",		/* 18>;
315
		dmtTKspmi-piice;
		reg = <0x6 SPMI_USID>tsbpSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks  >;
315_6_regulator: >;
315_6_regulator isp_		"TOP_MMPLL_D7",		/* 18>;
315_6-regulatore;
				cp-mdp";-parecp 	cl&pio>;
			scp-mdp";
		me";	/* 22 */
	};


	di 1 ocks  }ks 00> >;
315_7: >;
315@7*/
			"TOP_MMPLL_D7",		/* 18>;
315
		dmtTKspmi-piice;
		reg = <0x7 SPMI_USID>tsbpSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks  >;
315_7_regulator: >;
315_7_regulator isp_		"TOP_MMPLL_D7",		/* 18>;
315_7-regulatore;
				cp-mdp";-parecp 	cl&pio>;
			scp-mdp";
		me"67;	/* 22 */
	};


	di 167;ocks  }ks 00> >;
315_3: >;
315@3*/
			"TOP_MMPLL_D7",		/* 18>;
315
		dmtTKspmi-piice;
		reg = <0x3 SPMI_USID>tsbpSPMI_GSID>;
		#addressM_DISP_MERGE1>;	#sizeM_DISP_MERocks  >;
315_3_regulator: >;
315_3_regulator isp_		"TOP_MMPLL_D7",		/* 18>;
315_3-regulatore;
				cp-mdp";-parecp 	cl&pio>;
			scp-mdp";
		mepsys_config  MM_DISP_ 2>tcks  }ks 00>#e";
		00>;&>;
360_pmic0060ldo6*/
		/delete-property/ regulator-always-onks 00>00>;&i2c6*/
	speaker_amp: speaker_amp@34*/
			"TOP_MMPLL_D7",		/* 18speaker_amp"1>;	#sound-daiM_DISP_MERocks  reg = <0x34>;
		statule = okaye;
	5",00>;&pio*/
	aud_clk_mosi_off: aud_clk_mosi_off*/
		pins_cmd0_dat isp_	pinmux = <PINOP_MGPIO214__FUNCMGPIO214>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO215__FUNCMGPIO215>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_clk_mosi_on: aud_clk_mosi_on*/
		pins_cmd0_dat isp_	pinmux = <PINOP_MGPIO214__FUNCMAUD_CLKcMOSI>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO215__FUNCMAUD_SYNCMMOSI>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_dat_mosi_off: aud_dat_mosi_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO216__FUNCMGPIO216>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO217__FUNCMGPIO217>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_dat_mosi_on: aud_dat_mosi_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO216__FUNCMAUD_DATMMOSI0>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO217__FUNCMAUD_DATMMOSI1>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_dat_mosi_ch34_off: aud_dat_mosi_ch34_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO196__FUNCMGPIO196>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_dat_mosi_ch34_ot: aud_dat_mosi_ch34_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO196__FUNCMAUD_DATMMOSI2>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_dat_miso_off: aud_dat_miso_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO218__FUNCMGPIO218>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO219__FUNCMGPIO219>;
			scput-enacom;
			bias-disacomks  }ks }ks aud_dat_miso_on: aud_dat_miso_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO218__FUNCMAUD_DATMMISO0>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO219__FUNCMAUD_DATMMISO1>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_dat_miso_ch34_off: aud_dat_miso_ch34_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO199__FUNCMGPIO199>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_dat_miso_ch34_ot: aud_dat_miso_ch34_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO199__FUNCMAUD_DATMMISO2>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks vow_dat_miso_off: vow_dat_miso_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO218__FUNCMGPIO218>;
			scput-enacom;
			bias-pull-downks  }ks }ks vow_dat_miso_on: vow_dat_miso_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO218__FUNCMVOW_DATMMISO>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks vow_clk_miso_off: vow_clk_miso_off*/
		pins_cmd3_dat isp_	pinmux = <PINOP_MGPIO219__FUNCMGPIO219>;
			scput-enacom;
			bias-pull-downks  }ks }ks vow_clk_miso_on: vow_clk_miso_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO219__FUNCMVOW_CLKcMISO>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_nle_mosi_off: aud_nle_mosi_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO197__FUNCMGPIO197>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO198__FUNCMGPIO198>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_nle_mosi_on: aud_nle_mosi_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO197__FUNCMAUD_NLE_mOSI1>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO198__FUNCMAUD_NLE_mOSI0>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_dat_miso2_off: aud_dat_miso2_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO199__FUNCMGPIO199>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_dat_miso2_ot: aud_dat_miso2_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO199__FUNCMAUD_DATMMISO2>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_gpio_i2s0_off: aud_gpio_i2s0_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO34__FUNCMGPIO34>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_gpio_i2s0_on: aud_gpio_i2s0_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO34__FUNCMI2S0_DI>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_gpio_i2s1_off: aud_gpio_i2s1_off*/
	}ks aud_gpio_i2s1_on: aud_gpio_i2s1_on*/
	}ks aud_gpio_i2s2_off: aud_gpio_i2s2_off*/
	}ks aud_gpio_i2s2_on: aud_gpio_i2s2_on*/
	}ks aud_gpio_i2s3_off: aud_gpio_i2s3_off*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO32__FUNCMGPIO32>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO33__FUNCMGPIO33>;
			scput-enacom;
			bias-pull-downks  }ks 	pins_cmd3_dat isp_	pinmux = <PINOP_MGPIO35__FUNCMGPIO35>;
			scput-enacom;
			bias-pull-downks  }ks }ks aud_gpio_i2s3_on: aud_gpio_i2s3_on*/
		pins_cmd1_dat isp_	pinmux = <PINOP_MGPIO32__FUNCMI2S3_BCK>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd2_dat isp_	pinmux = <PINOP_MGPIO33__FUNCMI2S3_LRCK>;
			scput-schmitt-enacom;
			bias-disacomks  }ks 	pins_cmd3_dat isp_	pinmux = <PINOP_MGPIO35__FUNCMI2S3_DO>;
			scput-schmitt-enacom;
			bias-disacomks  }ks }ks aud_gpio_i2s5_off: aud_gpio_i2s5_off*/
	}ks aud_gpio_i2s5_on: aud_gpio_i2s5_on*/
	}ks aud_gpio_i2s6_off: aud_gpio_i2s6_off*/
	}ks aud_gpio_i2s6_on: aud_gpio_i2s6_on*/
	}ks aud_gpio_i2s7_off: aud_gpio_i2s7_off*/
	}ks aud_gpio_i2s7_on: aud_gpio_i2s7_on*/
	}ks aud_gpio_i2s8_off: aud_gpio_i2s8_off*/
	}ks aud_gpio_i2s8_on: aud_gpio_i2s8_on*/
	}ks aud_gpio_i2s9_off: aud_gpio_i2s9_off*/
	}ks aud_gpio_i2s9_on: aud_gpio_i2s9_on*/
	}ks00>;	}ncludeD7",		/* 1/>;
315_s6.dtsi";	}ncludeD7",		/* 1/>;
315_s7.dtsi";	}ncludeD7",		/* 1/>;
315_s3.dtsi";	}ncludeD7",		/* 1/>;
359p.dtsi";	}ncludeD7",		/* 1/cust_m;
		#_msdc.dtsi";	}ncludeD7",		/* 1/>;
360_pd.dtsi";	};def DQ_THR_PRIOENABLE_GENIEZONE;	}ncludeD7",		/* 1/trusty.dtsi";	e";
		