.. _start_templates:

Getting started
===============

With the template generator function you can generate code snippets from a module or entity.

Supported templates
-------------------

.. csv-table:: Supported templates
    :header: "Verilog", "VHDL" 
    :widths: auto
    :align: center

    "Testbench", "Testbench"
    "cocotb", "cocotb"  
    "VUnit", "VUnit"   
    "Signals", "Signals" 
    "Component", "Component"
    "Instance", "Instance"
    "VHDL instance", "Verilog instance"
    "Verilator", ""    


Usage instructions
-------------------

1. Open a Verilog/SV/VHDL file and push the template generation button.

.. image:: images/sample_templates_select.png

2. Select the desired template from the list.

.. image:: images/sample_templates_type.png

3. The template will be stored in the clipboard and ready to be pasted ``Ctrl+v`` anywhere.
