;redcode
;assert 1
	SPL 0, <332
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SLT 100, @2
	MOV 12, @616
	SUB <0, @2
	SUB <0, @2
	SLT 0, @2
	SUB @127, 106
	ADD 210, 30
	SLT 0, @2
	SLT 0, @2
	SUB @121, 103
	MOV -1, <-20
	SUB @127, 106
	SUB @127, 106
	SUB <300, 91
	SUB #12, @200
	CMP 270, -1
	SUB @123, 136
	ADD 270, -1
	ADD 210, 30
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, 103
	SLT -1, <-20
	SPL -100, -309
	SLT 121, 3
	MOV -7, <-20
	MOV <-403, <-20
	MOV <-403, <-20
	SLT 100, @2
	JMP 121, 160
	ADD 210, 30
	SLT 121, 3
	ADD 210, 30
	JMN 12, #10
	SLT @121, 63
	ADD 270, 350
	SLT 121, 3
	SPL 0, <332
	SPL 0, <332
	ADD 270, 350
	ADD 270, 350
	ADD 270, 350
	SUB @121, 106
	SPL 0, <332
	MOV 12, @616
	MOV -1, <-20
	MOV -7, <-20
