Here is a minimal, synthesizable Verilog implementation of a decade counter that counts from **0** to **9** (inclusive) and wraps back to **0** after reaching **9**.  
The counter is synchronous, so the reset is sampled on the rising edge of `clk`.  
The output `q` is a 4‑bit register.

```verilog
// ---------------------------------------------------------------------------
//  TopModule
//  ---------
//  Decade counter (0‑9) with synchronous active‑high reset.
//  The counter increments on every rising edge of clk.
//  When reset is asserted, the counter is set to 0.
// ---------------------------------------------------------------------------

module TopModule (
    input  wire        clk,   // Clock input
    input  wire        reset, // Active‑high synchronous reset
    output reg  [3:0]  q      // 4‑bit counter output
);

    // Synchronous logic
    always @(posedge clk) begin
        if (reset) begin
            // Reset the counter to 0
            q <= 4'd0;
        end
        else if (q == 4'd9) begin
            // Wrap around after reaching 9
            q <= 4'd0;
        end
        else begin
            // Normal counting
            q <= q + 1'b1;
        end
    end

endmodule
```

### How it works
1. **Reset** – When `reset` is high on the rising edge of `clk`, `q` is set to `0`.  
2. **Wrap‑around** – If `q` is already `9` (decimal) and the counter is not reset, the next value is again `0`.  
3. **Increment** – For all other values, `q` simply increments by one.

This module satisfies the requirement of a decade counter with a period of 10 and a synchronous active‑high reset.