// Seed: 2005458499
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = id_2;
  logic id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_17 = 32'd92,
    parameter id_6  = 32'd15
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12
);
  inout tri0 id_12;
  output wire _id_11;
  output wire id_10;
  input wire id_9;
  output tri1 id_8;
  inout wire id_7;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_4
  );
  input wire _id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_13;
  logic [(  1  )  >>  id_11 : id_6] id_14;
  localparam id_15 = "";
  wire id_16;
  assign id_8 = -1;
  specify
    (_id_17 *> id_18) = (id_17  : id_17  : $realtime, id_17  : id_17  : id_16);
    specparam id_19 = id_14;
    (id_20 *> id_21) = (id_12  : -1'b0 : -1 == id_19, id_6);
  endspecify
  assign id_12 = -1;
  localparam id_22 = id_15 !=? -1;
  logic [-1 : 1] id_23;
  ;
  logic [id_17 : !  -1] id_24;
  ;
  assign id_16 = 1;
  assign id_10 = id_22;
  wire [-1 : -1 'b0] id_25;
  assign id_23 = id_4;
  wire id_26, id_27, id_28, id_29, id_30, id_31;
endmodule
