# Implementation-of-Mano-s-Base-Machine-VHDL
![alt text](http://uupload.ir/files/zk9u_capture.png) <br>
The Mano machine is a computer theoretically described by M. Morris Mano. It contains a central processing unit, random access memory, and an input-output bus. In this project we have implemented it using VHDL language.

## SINGLE CYCLE MODULES
 Instruction Decoder <br>
 Four Bit Sequence Counter <br>
 Decoder(4-16 time generator) <br>
 Control Unit <br>
 Base Computer <br>
 Interface <br>
 Ram <br>
 Top Level <br>
### SINGLE CYCLE RTL VIEW
![alt text](http://uupload.ir/files/zah7_capture2.png)
## PIPE LINE MODULES
 auxReg1 <br>
 auxReg2 <br>
 auxReg3 <br>
 auxReg4 <br>
 auxReg5 <br>
 auxReg6 <br>
 auxReg7 <br>
 auxReg8 <br>
 auxReg9 <br>
### PIPE LINE RTL VIEW
![alt text](http://uupload.ir/files/c2ui_capture1.png)


 
