

================================================================
== Vitis HLS Report for 'float_layernorm_Pipeline_layer_loop_1'
================================================================
* Date:           Fri Oct  3 15:43:18 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  3.160 us|  3.160 us|  316|  316|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |      314|      314|        30|          3|          1|    96|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 3, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 33 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 34 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_31, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_30, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_29, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_28, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_27, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_26, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_25, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_9, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_8, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_7, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_6, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_5, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_4, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_3, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_2, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 67 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48.7"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:371]   --->   Operation 71 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.91ns)   --->   "%icmp_ln362 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:362]   --->   Operation 72 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 96, i64 96, i64 96"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.end70.exitStub, void %for.inc48.7.split" [activation_accelerator.cpp:362]   --->   Operation 74 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:371]   --->   Operation 75 'partselect' 'lshr_ln2' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i5 %lshr_ln2" [activation_accelerator.cpp:371]   --->   Operation 76 'zext' 'zext_ln371' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 77 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 78 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 79 'getelementptr' 'x_16_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 80 'getelementptr' 'x_24_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln371 = trunc i10 %i" [activation_accelerator.cpp:371]   --->   Operation 81 'trunc' 'trunc_ln371' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:371]   --->   Operation 82 'load' 'x_0_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:371]   --->   Operation 83 'load' 'x_8_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:371]   --->   Operation 84 'load' 'x_16_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:371]   --->   Operation 85 'load' 'x_24_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 86 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 87 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_17_addr = getelementptr i32 %x_17, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 88 'getelementptr' 'x_17_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%x_25_addr = getelementptr i32 %x_25, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 89 'getelementptr' 'x_25_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:371]   --->   Operation 90 'load' 'x_1_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:371]   --->   Operation 91 'load' 'x_9_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 92 [2/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:371]   --->   Operation 92 'load' 'x_17_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:371]   --->   Operation 93 'load' 'x_25_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 94 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 95 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 96 'getelementptr' 'x_18_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 97 'getelementptr' 'x_26_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:371]   --->   Operation 98 'load' 'x_2_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:371]   --->   Operation 99 'load' 'x_10_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:371]   --->   Operation 100 'load' 'x_18_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:371]   --->   Operation 101 'load' 'x_26_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 102 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 103 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_19_addr = getelementptr i32 %x_19, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 104 'getelementptr' 'x_19_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%x_27_addr = getelementptr i32 %x_27, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 105 'getelementptr' 'x_27_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:371]   --->   Operation 106 'load' 'x_3_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:371]   --->   Operation 107 'load' 'x_11_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:371]   --->   Operation 108 'load' 'x_19_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:371]   --->   Operation 109 'load' 'x_27_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 110 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 111 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 112 'getelementptr' 'x_20_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 113 'getelementptr' 'x_28_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:371]   --->   Operation 114 'load' 'x_4_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:371]   --->   Operation 115 'load' 'x_12_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:371]   --->   Operation 116 'load' 'x_20_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:371]   --->   Operation 117 'load' 'x_28_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 118 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 119 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_21_addr = getelementptr i32 %x_21, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 120 'getelementptr' 'x_21_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%x_29_addr = getelementptr i32 %x_29, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 121 'getelementptr' 'x_29_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:371]   --->   Operation 122 'load' 'x_5_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:371]   --->   Operation 123 'load' 'x_13_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:371]   --->   Operation 124 'load' 'x_21_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:371]   --->   Operation 125 'load' 'x_29_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 126 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 127 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 128 'getelementptr' 'x_22_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 129 'getelementptr' 'x_30_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 130 [2/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:371]   --->   Operation 130 'load' 'x_6_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:371]   --->   Operation 131 'load' 'x_14_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 132 [2/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:371]   --->   Operation 132 'load' 'x_22_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 133 [2/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:371]   --->   Operation 133 'load' 'x_30_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 134 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 135 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%x_23_addr = getelementptr i32 %x_23, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 136 'getelementptr' 'x_23_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%x_31_addr = getelementptr i32 %x_31, i64 0, i64 %zext_ln371" [activation_accelerator.cpp:371]   --->   Operation 137 'getelementptr' 'x_31_addr' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_1 : Operation 138 [2/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:371]   --->   Operation 138 'load' 'x_7_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 139 [2/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:371]   --->   Operation 139 'load' 'x_15_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 140 [2/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:371]   --->   Operation 140 'load' 'x_23_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 141 [2/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:371]   --->   Operation 141 'load' 'x_31_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln362 = add i10 %i, i10 8" [activation_accelerator.cpp:362]   --->   Operation 142 'add' 'add_ln362' <Predicate = (icmp_ln362)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln362 = store i10 %add_ln362, i10 %idx" [activation_accelerator.cpp:362]   --->   Operation 143 'store' 'store_ln362' <Predicate = (icmp_ln362)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.11>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%x_0_load = load i5 %x_0_addr" [activation_accelerator.cpp:371]   --->   Operation 144 'load' 'x_0_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%x_8_load = load i5 %x_8_addr" [activation_accelerator.cpp:371]   --->   Operation 145 'load' 'x_8_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%x_16_load = load i5 %x_16_addr" [activation_accelerator.cpp:371]   --->   Operation 146 'load' 'x_16_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%x_24_load = load i5 %x_24_addr" [activation_accelerator.cpp:371]   --->   Operation 147 'load' 'x_24_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/1] (0.87ns)   --->   "%xi = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_0_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_8_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_16_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_24_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 148 'mux' 'xi' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%x_1_load = load i5 %x_1_addr" [activation_accelerator.cpp:371]   --->   Operation 149 'load' 'x_1_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%x_9_load = load i5 %x_9_addr" [activation_accelerator.cpp:371]   --->   Operation 150 'load' 'x_9_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%x_17_load = load i5 %x_17_addr" [activation_accelerator.cpp:371]   --->   Operation 151 'load' 'x_17_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%x_25_load = load i5 %x_25_addr" [activation_accelerator.cpp:371]   --->   Operation 152 'load' 'x_25_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/1] (0.87ns)   --->   "%xi_1 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_1_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_9_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_17_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_25_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 153 'mux' 'xi_1' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_2_load = load i5 %x_2_addr" [activation_accelerator.cpp:371]   --->   Operation 154 'load' 'x_2_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%x_10_load = load i5 %x_10_addr" [activation_accelerator.cpp:371]   --->   Operation 155 'load' 'x_10_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_18_load = load i5 %x_18_addr" [activation_accelerator.cpp:371]   --->   Operation 156 'load' 'x_18_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_26_load = load i5 %x_26_addr" [activation_accelerator.cpp:371]   --->   Operation 157 'load' 'x_26_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/1] (0.87ns)   --->   "%xi_2 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_2_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_10_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_18_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_26_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 158 'mux' 'xi_2' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_3_load = load i5 %x_3_addr" [activation_accelerator.cpp:371]   --->   Operation 159 'load' 'x_3_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_11_load = load i5 %x_11_addr" [activation_accelerator.cpp:371]   --->   Operation 160 'load' 'x_11_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_19_load = load i5 %x_19_addr" [activation_accelerator.cpp:371]   --->   Operation 161 'load' 'x_19_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_27_load = load i5 %x_27_addr" [activation_accelerator.cpp:371]   --->   Operation 162 'load' 'x_27_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 163 [1/1] (0.87ns)   --->   "%xi_3 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_3_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_11_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_19_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_27_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 163 'mux' 'xi_3' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_4_load = load i5 %x_4_addr" [activation_accelerator.cpp:371]   --->   Operation 164 'load' 'x_4_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_12_load = load i5 %x_12_addr" [activation_accelerator.cpp:371]   --->   Operation 165 'load' 'x_12_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 166 [1/2] (1.23ns)   --->   "%x_20_load = load i5 %x_20_addr" [activation_accelerator.cpp:371]   --->   Operation 166 'load' 'x_20_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 167 [1/2] (1.23ns)   --->   "%x_28_load = load i5 %x_28_addr" [activation_accelerator.cpp:371]   --->   Operation 167 'load' 'x_28_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 168 [1/1] (0.87ns)   --->   "%xi_4 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_4_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_12_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_20_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_28_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 168 'mux' 'xi_4' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/2] (1.23ns)   --->   "%x_5_load = load i5 %x_5_addr" [activation_accelerator.cpp:371]   --->   Operation 169 'load' 'x_5_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 170 [1/2] (1.23ns)   --->   "%x_13_load = load i5 %x_13_addr" [activation_accelerator.cpp:371]   --->   Operation 170 'load' 'x_13_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 171 [1/2] (1.23ns)   --->   "%x_21_load = load i5 %x_21_addr" [activation_accelerator.cpp:371]   --->   Operation 171 'load' 'x_21_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 172 [1/2] (1.23ns)   --->   "%x_29_load = load i5 %x_29_addr" [activation_accelerator.cpp:371]   --->   Operation 172 'load' 'x_29_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 173 [1/1] (0.87ns)   --->   "%xi_5 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_5_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_13_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_21_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_29_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 173 'mux' 'xi_5' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/2] (1.23ns)   --->   "%x_6_load = load i5 %x_6_addr" [activation_accelerator.cpp:371]   --->   Operation 174 'load' 'x_6_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 175 [1/2] (1.23ns)   --->   "%x_14_load = load i5 %x_14_addr" [activation_accelerator.cpp:371]   --->   Operation 175 'load' 'x_14_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%x_22_load = load i5 %x_22_addr" [activation_accelerator.cpp:371]   --->   Operation 176 'load' 'x_22_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%x_30_load = load i5 %x_30_addr" [activation_accelerator.cpp:371]   --->   Operation 177 'load' 'x_30_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 178 [1/1] (0.87ns)   --->   "%xi_6 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_6_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_14_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_22_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_30_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 178 'mux' 'xi_6' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/2] (1.23ns)   --->   "%x_7_load = load i5 %x_7_addr" [activation_accelerator.cpp:371]   --->   Operation 179 'load' 'x_7_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%x_15_load = load i5 %x_15_addr" [activation_accelerator.cpp:371]   --->   Operation 180 'load' 'x_15_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%x_23_load = load i5 %x_23_addr" [activation_accelerator.cpp:371]   --->   Operation 181 'load' 'x_23_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 182 [1/2] (1.23ns)   --->   "%x_31_load = load i5 %x_31_addr" [activation_accelerator.cpp:371]   --->   Operation 182 'load' 'x_31_load' <Predicate = (icmp_ln362)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 183 [1/1] (0.87ns)   --->   "%xi_7 = mux i32 @_ssdm_op_Mux.ap_auto.25f32.i5, i32 %x_7_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_15_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_23_load, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %x_31_load, i5 %trunc_ln371" [activation_accelerator.cpp:371]   --->   Operation 183 'mux' 'xi_7' <Predicate = (icmp_ln362)> <Delay = 0.87> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 184 [4/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 184 'fsub' 'd' <Predicate = (icmp_ln362)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [4/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 185 'fsub' 'd_1' <Predicate = (icmp_ln362)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [4/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 186 'fsub' 'd_2' <Predicate = (icmp_ln362)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [4/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 187 'fsub' 'd_3' <Predicate = (icmp_ln362)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [4/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 188 'fsub' 'd_4' <Predicate = (icmp_ln362)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 189 [3/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 189 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [3/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 190 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [3/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 191 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [3/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 192 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [3/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 193 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [4/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 194 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [4/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 195 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [4/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 196 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 197 [2/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 197 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [2/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 198 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [2/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 199 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [2/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 200 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [2/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 201 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [3/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 202 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [3/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 203 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [3/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 204 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 205 [1/4] (6.43ns)   --->   "%d = fsub i32 %xi, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 205 'fsub' 'd' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/4] (6.43ns)   --->   "%d_1 = fsub i32 %xi_1, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 206 'fsub' 'd_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 207 [1/4] (6.43ns)   --->   "%d_2 = fsub i32 %xi_2, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 207 'fsub' 'd_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/4] (6.43ns)   --->   "%d_3 = fsub i32 %xi_3, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 208 'fsub' 'd_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/4] (6.43ns)   --->   "%d_4 = fsub i32 %xi_4, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 209 'fsub' 'd_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [2/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 210 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [2/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 211 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [2/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 212 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 213 [3/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:373]   --->   Operation 213 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:373]   --->   Operation 214 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:373]   --->   Operation 215 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/4] (6.43ns)   --->   "%d_5 = fsub i32 %xi_5, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 216 'fsub' 'd_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/4] (6.43ns)   --->   "%d_6 = fsub i32 %xi_6, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 217 'fsub' 'd_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/4] (6.43ns)   --->   "%d_7 = fsub i32 %xi_7, i32 %mean_read" [activation_accelerator.cpp:372]   --->   Operation 218 'fsub' 'd_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 219 [2/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:373]   --->   Operation 219 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:373]   --->   Operation 220 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:373]   --->   Operation 221 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:373]   --->   Operation 222 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [3/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:373]   --->   Operation 223 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [3/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:373]   --->   Operation 224 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 225 [1/3] (7.01ns)   --->   "%mul = fmul i32 %d, i32 %d" [activation_accelerator.cpp:373]   --->   Operation 225 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %d_1, i32 %d_1" [activation_accelerator.cpp:373]   --->   Operation 226 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %d_2, i32 %d_2" [activation_accelerator.cpp:373]   --->   Operation 227 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:373]   --->   Operation 228 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:373]   --->   Operation 229 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:373]   --->   Operation 230 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [3/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:373]   --->   Operation 231 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [3/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:373]   --->   Operation 232 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 233 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %d_3, i32 %d_3" [activation_accelerator.cpp:373]   --->   Operation 233 'fmul' 'mul_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 234 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %d_4, i32 %d_4" [activation_accelerator.cpp:373]   --->   Operation 234 'fmul' 'mul_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %d_5, i32 %d_5" [activation_accelerator.cpp:373]   --->   Operation 235 'fmul' 'mul_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 236 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:373]   --->   Operation 236 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:373]   --->   Operation 237 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [4/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:377]   --->   Operation 238 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 239 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %d_6, i32 %d_6" [activation_accelerator.cpp:373]   --->   Operation 239 'fmul' 'mul_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %d_7, i32 %d_7" [activation_accelerator.cpp:373]   --->   Operation 240 'fmul' 'mul_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [3/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:377]   --->   Operation 241 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [4/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:378]   --->   Operation 242 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [4/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:379]   --->   Operation 243 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 244 [2/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:377]   --->   Operation 244 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [3/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:378]   --->   Operation 245 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [3/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:379]   --->   Operation 246 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 247 [1/4] (6.43ns)   --->   "%p0 = fadd i32 %mul, i32 %mul_1" [activation_accelerator.cpp:377]   --->   Operation 247 'fadd' 'p0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [2/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:378]   --->   Operation 248 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [2/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:379]   --->   Operation 249 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 250 [4/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:380]   --->   Operation 250 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 251 [1/4] (6.43ns)   --->   "%p1 = fadd i32 %mul_2, i32 %mul_3" [activation_accelerator.cpp:378]   --->   Operation 251 'fadd' 'p1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/4] (6.43ns)   --->   "%p2 = fadd i32 %mul_4, i32 %mul_5" [activation_accelerator.cpp:379]   --->   Operation 252 'fadd' 'p2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 253 [3/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:380]   --->   Operation 253 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 254 [2/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:380]   --->   Operation 254 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 255 [1/4] (6.43ns)   --->   "%p3 = fadd i32 %mul_6, i32 %mul_7" [activation_accelerator.cpp:380]   --->   Operation 255 'fadd' 'p3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 256 [4/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:381]   --->   Operation 256 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [4/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:382]   --->   Operation 257 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 258 [3/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:381]   --->   Operation 258 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 259 [3/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:382]   --->   Operation 259 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 260 [2/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:381]   --->   Operation 260 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [2/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:382]   --->   Operation 261 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 262 [1/4] (6.43ns)   --->   "%q0 = fadd i32 %p0, i32 %p1" [activation_accelerator.cpp:381]   --->   Operation 262 'fadd' 'q0' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 263 [1/4] (6.43ns)   --->   "%q1 = fadd i32 %p2, i32 %p3" [activation_accelerator.cpp:382]   --->   Operation 263 'fadd' 'q1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 264 [4/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:383]   --->   Operation 264 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 265 [3/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:383]   --->   Operation 265 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 266 [2/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:383]   --->   Operation 266 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 267 [1/4] (6.43ns)   --->   "%block = fadd i32 %q0, i32 %q1" [activation_accelerator.cpp:383]   --->   Operation 267 'fadd' 'block' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.89>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%var_load = load i32 %var" [activation_accelerator.cpp:385]   --->   Operation 268 'load' 'var_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:385]   --->   Operation 269 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 277 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var"   --->   Operation 277 'load' 'var_load_1' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_27 : Operation 278 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_out, i32 %var_load_1"   --->   Operation 278 'write' 'write_ln0' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 279 'ret' 'ret_ln0' <Predicate = (!icmp_ln362)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 4.89>
ST_28 : Operation 270 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:385]   --->   Operation 270 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.89>
ST_29 : Operation 271 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:385]   --->   Operation 271 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.32>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%specpipeline_ln363 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:363]   --->   Operation 272 'specpipeline' 'specpipeline_ln363' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%specloopname_ln359 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [activation_accelerator.cpp:359]   --->   Operation 273 'specloopname' 'specloopname_ln359' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 274 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %block" [activation_accelerator.cpp:385]   --->   Operation 274 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln362 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:362]   --->   Operation 275 'store' 'store_ln362' <Predicate = true> <Delay = 0.42>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc48.7" [activation_accelerator.cpp:362]   --->   Operation 276 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	'alloca' operation ('idx') [36]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:371) on local variable 'idx' [74]  (0 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:371) [84]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:371) on array 'x_0' [89]  (1.24 ns)
	blocking operation 0.102 ns on control path)

 <State 2>: 2.11ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:371) on array 'x_0' [89]  (1.24 ns)
	'mux' operation ('xi', activation_accelerator.cpp:371) [93]  (0.877 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:372) [94]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:372) [94]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:372) [94]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('d', activation_accelerator.cpp:372) [94]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:373) [95]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:373) [95]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul', activation_accelerator.cpp:373) [95]  (7.02 ns)

 <State 10>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_3', activation_accelerator.cpp:373) [128]  (7.02 ns)

 <State 11>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_6', activation_accelerator.cpp:373) [161]  (7.02 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p0', activation_accelerator.cpp:377) [173]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p0', activation_accelerator.cpp:377) [173]  (6.44 ns)

 <State 14>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p1', activation_accelerator.cpp:378) [174]  (6.44 ns)

 <State 15>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p3', activation_accelerator.cpp:380) [176]  (6.44 ns)

 <State 16>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('p3', activation_accelerator.cpp:380) [176]  (6.44 ns)

 <State 17>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:381) [177]  (6.44 ns)

 <State 18>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:381) [177]  (6.44 ns)

 <State 19>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:381) [177]  (6.44 ns)

 <State 20>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('q0', activation_accelerator.cpp:381) [177]  (6.44 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:383) [179]  (6.44 ns)

 <State 24>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:383) [179]  (6.44 ns)

 <State 25>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:383) [179]  (6.44 ns)

 <State 26>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('block', activation_accelerator.cpp:383) [179]  (6.44 ns)

 <State 27>: 4.89ns
The critical path consists of the following:
	'load' operation ('var_load', activation_accelerator.cpp:385) on local variable 'var' [79]  (0 ns)
	'fadd' operation ('var', activation_accelerator.cpp:385) [180]  (4.89 ns)

 <State 28>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:385) [180]  (4.89 ns)

 <State 29>: 4.89ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:385) [180]  (4.89 ns)

 <State 30>: 5.32ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:385) [180]  (4.89 ns)
	'store' operation ('store_ln362', activation_accelerator.cpp:362) of variable 'var', activation_accelerator.cpp:385 on local variable 'var' [183]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
