<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln65_fu_655_p2" SOURCE="gemm_no_taffoin2.c:65" VARIABLE="icmp_ln65" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_661_p2" SOURCE="gemm_no_taffoin2.c:65" VARIABLE="add_ln65" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln66_fu_673_p2" SOURCE="gemm_no_taffoin2.c:66" VARIABLE="icmp_ln66" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_fu_679_p3" SOURCE="gemm_no_taffoin2.c:65" VARIABLE="select_ln65" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_687_p2" SOURCE="gemm_no_taffoin2.c:65" VARIABLE="add_ln65_1" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln65_1_fu_693_p3" SOURCE="gemm_no_taffoin2.c:65" VARIABLE="select_ln65_1" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="mul_ln67_fu_715_p0" SOURCE="gemm_no_taffoin2.c:67" VARIABLE="add_ln67" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5s_5s_5_1_1_U4" SOURCE="gemm_no_taffoin2.c:67" VARIABLE="mul_ln67" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitofp" ID="" IMPL="auto" LATENCY="1" OPTYPE="sitofp" PRAGMA="" RTLNAME="sitofp_32ns_32_2_no_dsp_1_U3" SOURCE="gemm_no_taffoin2.c:67" VARIABLE="conv" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_726_p2" SOURCE="gemm_no_taffoin2.c:66" VARIABLE="add_ln66" MODULE="mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6" LOOP="VITIS_LOOP_65_5_VITIS_LOOP_66_6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln84_fu_5050_p2" SOURCE="gemm_no_taffoin2.c:84" VARIABLE="icmp_ln84" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_5056_p2" SOURCE="gemm_no_taffoin2.c:84" VARIABLE="add_ln84" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_32" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_33" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_34" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_35" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_36" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_37" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_38" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_39" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_40" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_41" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_42" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_43" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_44" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_45" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_46" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_47" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_48" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_49" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_50" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_51" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_52" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_53" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_54" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_55" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_56" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_57" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_58" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_59" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_60" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_61" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_1_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_1_30" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_63" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_64" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_65" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_66" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_67" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_68" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_69" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_70" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_71" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_72" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_73" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_74" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_75" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_76" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_77" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_78" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_79" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_80" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_81" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_82" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_83" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_84" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_85" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_86" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_87" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_88" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_89" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_90" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_91" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_2_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_2_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_93" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_94" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_95" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_96" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_97" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_98" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_99" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_100" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_101" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_102" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_103" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_104" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_105" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_106" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_107" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_108" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_109" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_110" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_111" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_112" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_113" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_114" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_115" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_116" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_117" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_118" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_119" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_120" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_121" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_3_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_3_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_123" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_124" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_125" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_126" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_127" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_128" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_129" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_130" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_131" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_132" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_133" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_134" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_135" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_136" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_137" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_138" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_139" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_140" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_141" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_142" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_143" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_144" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_145" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_146" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_147" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_148" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_149" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_4_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_4_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_150" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_151" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_152" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_153" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_154" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_155" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_156" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_157" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_158" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_159" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_160" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_161" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_162" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_163" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_164" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_165" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_166" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_167" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_168" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_169" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_170" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_171" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_172" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_173" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_174" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_175" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_176" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_177" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_5_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_5_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_179" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_180" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_181" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_182" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_183" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_184" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_185" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_186" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_187" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_188" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_189" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_190" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_191" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_192" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_193" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_194" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_195" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_196" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_197" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_198" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_199" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_200" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_201" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_202" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_203" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_204" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_205" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_6_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_6_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_207" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_208" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_209" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_210" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_211" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_212" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_213" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_214" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_215" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_216" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_217" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_218" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_219" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_220" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_221" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_222" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_223" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_224" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_225" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_226" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_227" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_228" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_229" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_230" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_231" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_232" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_233" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_7_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_7_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_235" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_236" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_237" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_238" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_239" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_240" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_241" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_242" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_243" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_244" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_245" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_246" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_247" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_248" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_249" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_250" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_251" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_252" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_253" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_254" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_255" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_256" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_257" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_8_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_8_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_258" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_259" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_260" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_261" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_262" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_263" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_264" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_265" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_266" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_267" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_268" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_269" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_270" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_271" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_272" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_273" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_274" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_275" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_276" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_277" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_278" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_279" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_280" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_281" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_9_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_9_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_283" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_284" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_285" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_286" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_287" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_288" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_289" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_290" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_291" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_292" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_293" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_294" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_295" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_296" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_297" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_298" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_299" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_300" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_301" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_302" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_303" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_304" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_305" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_10_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_10_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U49" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_307" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_308" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_309" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_310" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_311" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_312" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_313" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_314" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_315" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_316" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_317" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_318" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_319" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_320" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_321" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_322" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_323" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_324" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_325" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_326" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_327" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_328" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_329" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_11_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_11_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_330" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U50" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_331" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_332" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_333" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_334" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_335" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_336" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_337" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_338" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_339" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_340" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_341" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_342" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_343" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_344" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_345" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_346" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_347" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_348" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_349" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_350" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_351" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_352" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_353" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_12_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_12_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U51" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_355" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_356" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_357" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_358" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_359" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_360" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_361" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_362" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_363" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_364" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_365" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_366" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_367" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_368" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_369" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_370" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_371" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_372" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_373" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_374" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_375" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_376" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_377" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_13_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_13_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_378" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U52" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_379" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_380" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_381" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_382" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_383" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_384" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_385" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_386" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_387" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_388" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_389" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_390" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_391" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_392" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_393" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_394" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_395" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_396" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_397" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_398" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_399" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_400" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_401" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_14_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_14_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U53" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_403" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_404" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_405" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_406" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_407" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_408" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_409" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_410" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_411" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_412" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_413" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_414" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_415" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_416" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_417" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_418" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_419" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_420" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_421" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_422" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_423" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_424" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_15_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_15_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_426" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U54" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_427" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_428" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_429" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_430" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_431" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_432" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_433" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_434" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_435" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_436" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_437" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_438" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_439" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_440" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_441" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_16_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_16_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_442" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U55" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_443" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_444" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_445" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_446" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_447" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_448" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_449" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_450" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_451" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_452" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_453" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_454" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_455" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_456" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_457" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_17_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_17_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U56" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_459" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_460" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_461" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_462" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_463" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_464" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_465" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_466" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_467" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_468" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_469" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_470" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_471" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_472" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_473" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_18_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_18_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_474" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U57" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_475" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_476" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_477" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_478" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_479" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_480" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_481" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_482" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_483" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_484" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_485" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_486" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_487" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_488" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_489" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_19_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_19_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U58" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_491" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_492" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_493" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_494" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_495" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_496" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_497" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_498" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_499" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_500" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_501" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_502" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_503" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_504" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_505" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_20_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_20_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U59" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_507" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_508" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_509" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_510" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_511" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_512" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_513" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_514" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_515" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_516" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_517" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_518" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_519" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_520" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_521" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_21_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_21_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_522" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U60" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_523" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_524" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_525" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_526" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_527" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_528" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_529" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_530" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_531" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_532" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_533" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_534" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_535" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_536" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_537" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_22_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_22_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U61" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_539" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_540" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_541" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_542" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_543" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_544" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_545" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_546" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_547" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_548" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_549" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_550" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_551" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_552" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_553" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_23_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_23_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U62" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_555" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_556" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_557" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_558" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_559" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_560" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_561" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_562" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_563" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_564" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_565" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_566" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_567" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_568" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_569" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_24_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_24_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_570" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U63" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_571" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_572" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_573" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_574" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_575" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_576" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_577" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_578" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_579" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_580" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_581" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_582" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_583" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_584" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_585" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_25_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_25_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_586" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U64" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_587" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_588" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_589" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_590" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_591" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_592" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_593" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_594" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_595" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_596" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_597" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_598" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_599" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_600" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_601" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_26_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_26_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_602" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U65" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_603" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_604" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_605" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_606" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_607" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_608" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_609" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_610" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_611" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_612" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_613" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_614" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_615" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_616" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_617" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_27_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_27_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U66" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_619" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_620" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_621" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_622" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_623" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_624" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_625" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_626" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_627" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_628" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_629" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_630" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_631" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_632" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_28_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_28_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_634" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U67" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_635" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_636" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_637" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_638" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_639" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_640" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_641" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_642" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_643" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_644" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_645" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_646" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_647" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_648" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_649" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_29_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_29_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_650" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U97" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U68" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_30" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_651" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_652" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_653" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_654" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_655" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_656" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_657" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_658" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_659" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U110" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_660" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U111" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_661" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U112" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U98" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_662" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U113" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U99" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_663" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U100" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_664" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U101" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_665" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_30_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U102" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_30_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_666" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_30" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U103" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U69" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_31" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_667" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_668" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_669" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_670" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_671" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_s" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_672" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_673" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_674" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U71" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_675" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_16" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_17" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U114" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_676" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_18" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_19" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U115" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_677" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_20" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_21" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U116" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U104" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_678" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_22" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_23" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U117" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U105" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_679" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_24" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_25" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U106" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_680" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_26" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_27" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U107" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_681" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_28" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="add84_31_29" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U108" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="mul78_31_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="gemm_no_taffoin2.c:92" VARIABLE="z_682" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:93" VARIABLE="tmp_31" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U109" SOURCE="gemm_no_taffoin2.c:95" VARIABLE="mul96_30" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U70" SOURCE="gemm_no_taffoin2.c:96" VARIABLE="add109_30" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fabric" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_no_dsp_1_U72" SOURCE="gemm_no_taffoin2.c:97" VARIABLE="sum_32" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="VITIS_LOOP_84_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_0_U" SOURCE="" VARIABLE="A_0" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_1_U" SOURCE="" VARIABLE="A_1" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_2_U" SOURCE="" VARIABLE="A_2" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_3_U" SOURCE="" VARIABLE="A_3" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_4_U" SOURCE="" VARIABLE="A_4" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_5_U" SOURCE="" VARIABLE="A_5" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_6_U" SOURCE="" VARIABLE="A_6" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_7_U" SOURCE="" VARIABLE="A_7" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_8_U" SOURCE="" VARIABLE="A_8" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_9_U" SOURCE="" VARIABLE="A_9" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_10_U" SOURCE="" VARIABLE="A_10" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_11_U" SOURCE="" VARIABLE="A_11" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_12_U" SOURCE="" VARIABLE="A_12" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_13_U" SOURCE="" VARIABLE="A_13" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_14_U" SOURCE="" VARIABLE="A_14" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="A_15_U" SOURCE="" VARIABLE="A_15" MODULE="mm_Pipeline_VITIS_LOOP_84_7" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_1" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_2_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_2" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_3_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_3" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_4_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_4" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_5_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_5" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_6_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_6" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_7_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_7" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_8_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_8" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_9_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_9" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_10_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_10" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_11_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_11" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_12_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_12" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_13_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_13" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_14_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_14" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_15_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_15" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_16_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_16" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_17_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_17" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_18_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_18" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_19_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_19" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_20_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_20" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_21_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_21" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_22_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_22" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_23_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_23" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_24_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_24" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_25_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_25" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_26_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_26" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_27_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_27" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_28_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_28" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_29_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_29" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_30_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_30" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_31_U" SOURCE="gemm_no_taffoin2.c:54" VARIABLE="D_31" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U169" SOURCE="gemm_no_taffoin2.c:104" VARIABLE="mul" MODULE="mm" LOOP="" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
</BindInfo>
