// Copyright (c) 2025. Battelle Energy Alliance, LLC
// ALL RIGHTS RESERVED

#ifndef BINARYNINJA_API_TRICORE_OPCODES_H
#define BINARYNINJA_API_TRICORE_OPCODES_H

/*
 * Instructions begin with a primary opcode that determines the
 * format of the instruction. Opcode formats are described in
 * the TriCore Arch. Vol. 2 -- section 2.2
 *
 * Some instructions have primary + secondary opcodes, others
 * just have primary opcodes.
 */

/*** Instruction Opcodes -- TriCore Architecture Volume 2: Instruction Set,
 * sec. 3.1 ***/

/* PRIMARY OPCODES (for instructions with 2 opcodes) */
#define OP1_x00_SR 0x00
#define OP1_x46_SR 0x46
#define OP1_x32_SR 0x32
#define OP1_xDC_SR 0xDC
#define OP1_x01_RR 0x01
#define OP1_x03_RRR2 0x03
#define OP1_x05_ABS 0x05
#define OP1_x07_BIT 0x07
#define OP1_x09_BO 0x09
#define OP1_x0B_RR 0x0B
#define OP1_x0D_SYS 0x0D
#define OP1_x0F_RR 0x0F
#define OP1_x13_RCR 0x13
#define OP1_x15_ABS 0x15
#define OP1_x17_RRRR 0x17
#define OP1_x1F_BRR 0x1F
#define OP1_x23_RRR2 0x23
#define OP1_x25_ABS 0x25
#define OP1_x27_BIT 0x27
#define OP1_x29_BO 0x29
#define OP1_x2B_RRR 0x2B
#define OP1_x2D_RR 0x2D
#define OP1_x2F_SYS 0x2F
#define OP1_x33_RCR 0x33
#define OP1_x37_RRPW 0x37
#define OP1_x3F_BRR 0x3F
#define OP1_x43_RRR1 0x43
#define OP1_x45_ABS 0x45
#define OP1_x47_BIT 0x47
#define OP1_x49_BO 0x49
#define OP1_x4B_RR 0x4B
#define OP1_x53_RC 0x53
#define OP1_x57_RRRW 0x57
#define OP1_x5F_BRR 0x5F
#define OP1_x63_RRR1 0x63
#define OP1_x65_ABS 0x65
#define OP1_x67_BIT 0x67
#define OP1_x69_BO 0x69
#define OP1_x6B_RRR 0x6B
#define OP1_x6F_BRN 0x6F
#define OP1_x73_RR2 0x73
#define OP1_x75_RR 0x75
#define OP1_x77_RRPW 0x77
#define OP1_x7D_BRR 0x7D
#define OP1_x7F_BRR 0x7F
#define OP1_x83_RRR1 0x83
#define OP1_x85_ABS 0x85
#define OP1_x87_BIT 0x87
#define OP1_x89_BO 0x89
#define OP1_x8B_RC 0x8B
#define OP1_x8F_RC 0x8F
#define OP1_x93_RR1 0x93
#define OP1_x97_RCRR 0x97
#define OP1_x9F_BRC 0x9F
#define OP1_xA3_RRR1 0xA3
#define OP1_xA5_ABS 0xA5
#define OP1_xA7_BIT 0xA7
#define OP1_xA9_BO 0xA9
#define OP1_xAB_RCR 0xAB
#define OP1_xAD_RC 0xAD
#define OP1_xB3_RR1 0xB3
#define OP1_xB7_RCPW 0xB7
#define OP1_xBD_BRR 0xBD
#define OP1_xBF_BRC 0xBF
#define OP1_xC3_RRR1 0xC3
#define OP1_xC5_ABS 0xC5
#define OP1_xC7_BIT 0xC7
#define OP1_xD5_ABSB 0xD5
#define OP1_xD7_RCRW 0xD7
#define OP1_xDF_BRC 0xDF
#define OP1_xE3_RRR1 0xE3
#define OP1_xE5_ABS 0xE5
#define OP1_xFD_BRR 0xFD
#define OP1_xFF_BRC 0xFF

/* 16-bit single-opcode */
#define ADD_DA_CONST4 0xC2
#define ADD_DA_D15_CONST4 0x92
#define ADD_D15_DA_CONST4 0x9A
#define ADD_DA_DB 0x42
#define ADD_DA_D15_DB 0x12
#define ADD_D15_DA_DB 0x1A
#define ADDA_AA_CONST4 0xB0
#define ADDA_AA_AB 0x30
#define ADDS_DA_DB 0x22
#define ADDSCA_AA_AB_D15_N 0x10

#define AND_D15_CONST8 0x16
#define AND_DA_DB 0x26

#define BISR_CONST8 0xE0

#define CADD_DA_D15_CONST4 0x8A
#define CADDN_DA_D15_CONST4 0xCA

#define CALL_DISP8 0x5C

#define CMOV_DA_D15_CONST4 0xAA
#define CMOV_DA_D15_DB 0x2A
#define CMOVN_DA_D15_CONST4 0xEA
#define CMOVN_DA_D15_DB 0x6A

#define EQ_D15_DA_CONST4 0xBA
#define EQ_D15_DA_DB 0x3A

#define J_DISP8 0x3C
#define JEQ_D15_CONST4_DISP4 0x1E
#define JEQ_D15_CONST4_DISP4_EX 0x9E  // TCv1.6 ISA only
#define JEQ_D15_DB_DISP4 0x3E
#define JEQ_D15_DB_DISP4_EX 0xBE  // TCv1.6 ISA only
#define JGEZ_DB_DISP4 0xCE
#define JGTZ_DB_DISP4 0x4E
#define JLEZ_DB_DISP4 0x8E
#define JLTZ_DB_DISP4 0x0E
#define JNE_D15_CONST4_DISP4 0x5E
#define JNE_D15_CONST4_DISP4_EX 0xDE  // TCv1.6 ISA only
#define JNE_D15_DB_DISP4 0x7E
#define JNE_D15_DB_DISP4_EX 0xFE  // TCv1.6 ISA only
#define JNZ_D15_DISP8 0xEE
#define JNZ_DB_DISP4 0xF6
#define JNZA_AB_DISP4 0x7C
#define JNZT_D15_N_DISP4 0xAE
#define JZ_D15_DISP8 0x6E
#define JZ_DB_DISP4 0x76
#define JZA_AB_DISP4 0xBC
#define JZT_D15_N_DISP4 0x2E

#define LDA_A15_A10_CONST8 0xD8
#define LDA_AC_AB 0xD4
#define LDA_AC_AB_POSTINC 0xC4
#define LDA_AC_A15_OFF4 0xC8
#define LDA_A15_AB_OFF4 0xCC
#define LDBU_DC_AB 0x14
#define LDBU_DC_AB_POSTINC 0x04
#define LDBU_DC_A15_OFF4 0x08
#define LDBU_D15_AB_OFF4 0x0C
#define LDH_DC_AB 0x94
#define LDH_DC_AB_POSTINC 0x84
#define LDH_DC_A15_OFF4 0x88
#define LDH_D15_AB_OFF4 0x8C
#define LDW_D15_A10_CONST8 0x58
#define LDW_DC_AB 0x54
#define LDW_DC_AB_POSTINC 0x44
#define LDW_DC_A15_OFF4 0x48
#define LDW_D15_AB_OFF4 0x4C

#define LOOP_AB_DISP4 0xFC

#define LT_D15_DA_CONST4 0xFA
#define LT_D15_DA_DB 0x7A

#define MOV_D15_CONST8 0xDA
#define MOV_DA_CONST4 0x82
#define MOV_EA_CONST4 0xD2  // TCv1.6 ISA only
#define MOV_DA_DB 0x02
#define MOVA_AA_CONST4 0xA0
#define MOVA_AA_DB 0x60
#define MOVAA_AA_AB 0x40
#define MOVD_DA_AB 0x80

#define MUL_DA_DB 0xE2

#define OR_D15_CONST8 0x96
#define OR_DA_DB 0xA6

#define SH_DA_CONST4 0x06
#define SHA_DA_CONST4 0x86

#define STA_A10_CONST8_A15 0xF8
#define STA_AB_OFF4_A15 0xEC
#define STA_AB_AA 0xF4
#define STA_AB_AA_POSTINC 0xE4
#define STA_A15_OFF4_AA 0xE8
#define STB_AB_OFF4_D15 0x2C
#define STB_AB_DA 0x34
#define STB_AB_DA_POSTINC 0x24
#define STB_A15_OFF4_DA 0x28
#define STH_AB_OFF4_D15 0xAC
#define STH_AB_DA 0xB4
#define STH_AB_DA_POSTINC 0xA4
#define STH_A15_OFF4_DA 0xA8
#define STW_A10_CONST8_D15 0x78
#define STW_AB_OFF4_D15 0x6C
#define STW_AB_DA 0x74
#define STW_AB_DA_POSTINC 0x64
#define STW_A15_OFF4_DA 0x68

#define SUB_DA_DB 0xA2
#define SUB_DA_D15_DB 0x52
#define SUB_D15_DA_DB 0x5A
#define SUBA_A10_CONST8 0x20
#define SUBS_DA_DB 0x62

#define XOR_DA_DB 0xC6

/* 16-bit dual-opcode */
// PRIMARY OPCODE: 0x00 (SR)
#define NOP16 0x00
#define FRET16 0x07  // TCv1.6 ISA only
#define RFE16 0x08
#define RET16 0x09
#define DEBUG16 0x0A

// PRIMARY OPCODE: 0x46 (SR)
#define NOT_DA 0x00

// PRIMARY OPCODE: 0x32 (SR)
#define RSUB_DA 0x05
#define SATB_DA 0x00
#define SATBU_DA 0x01
#define SATH_DA 0x02
#define SATHU_DA 0x03

// PRIMARY OPCODE: 0xDC (SR)
#define JI_AA_16 0x00

/* 32-bit single-opcode */
#define ADDI_DC_DA_CONST16 0x1B
#define ADDIH_DC_DA_CONST16 0x9B
#define ADDIHA_AC_AA_CONST16 0x11

#define CALL_DISP24 0x6D
#define CALLA_DISP24 0xED

#define J_DISP24 0x1D
#define JA_DISP24 0x9D
#define JL_DISP24 0x5D
#define JLA_DISP24 0xDD

#define LDA_AA_AB_OFF16 0x99
#define LDB_DA_AB_OFF16 0x79   // TCv1.6 ISA only
#define LDBU_DA_AB_OFF16 0x39  // TCv1.6 ISA only
#define LDH_DA_AB_OFF16 0xC9   // TCv1.6 ISA only
#define LDHU_DA_AB_OFF16 0xB9  // TCv1.6 ISA only
#define LDW_DA_AB_OFF16 0x19
#define LEA_AA_AB_OFF16 0xD9

#define MFCR_DC_CONST16 0x4D

#define MOV_DC_CONST16 0x3B
#define MOV_EC_CONST16 0xFB  // TCv1.6 ISA only
#define MOVU_DC_CONST16 0xBB
#define MOVH_DC_CONST16 0x7B
#define MOVHA_AC_CONST16 0x91

#define MTCR_CONST16_DA 0xCD

#define STB_AB_OFF16_DA 0xE9  // TCv1.6 ISA only
#define STH_AB_OFF16_DA 0xF9  // TCv1.6 ISA only
#define STA_AB_OFF16_AA 0xB5  // TCv1.6 ISA only
#define STW_AB_OFF16_DA 0x59

#define FCALL_DISP24 0x61   // TCv1.6 ISA only
#define FCALLA_DISP24 0xE1  // TCv1.6 ISA only

/* 32-bit dual-opcode */
// PRIMARY OPCODE: 0x01 (RR)
#define ADDA_AC_AA_AB 0x01
#define ADDSCA_AC_AB_DA_N 0x60
#define ADDSCAT_AC_AB_DA 0x62

#define EQA_DC_AA_AB 0x40
#define EQZA_DC_AA 0x48

#define GEA_DC_AA_AB 0x43

#define LTA_DC_AA_AB 0x42

#define MOVA_AC_DB 0x63
#define MOVAA_AC_AB 0x00
#define MOVD_DC_AB 0x4C

#define NEA_DC_AA_AB 0x41
#define NEZA_DC_AA 0x49

#define SUBA_AC_AA_AB 0x02

// PRIMARY OPCODE: 0x03 (RRR2)
#define MADD_DC_DD_DA_DB 0x0A
#define MADD_EC_ED_DA_DB 0x6A
#define MADDS_DC_DD_DA_DB 0x8A
#define MADDS_EC_ED_DA_DB 0xEA
#define MADDU_EC_ED_DA_DB 0x68
#define MADDSU_DC_DD_DA_DB 0x88
#define MADDSU_EC_ED_DA_DB 0xE8

// PRIMARY OPCODE: 0x05 (ABS)
#define LDB_DA_OFF18 0x00
#define LDBU_DA_OFF18 0x01
#define LDH_DA_OFF18 0x02
#define LDHU_DA_OFF18 0x03

// PRIMARY OPCODE: 0x07 (BIT)
#define NANDT_DC_DA_POS1_DB_POS2 0x00
#define ORNT_DC_DA_POS1_DB_POS2 0x01
#define XNORT_DC_DA_POS1_DB_POS2 0x02
#define XORT_DC_DA_POS1_DB_POS2 0x03

// PRIMARY OPCODE: 0x09 (BO)
#define LDA_AA_AB_OFF10 0x26
#define LDA_AA_AB_OFF10_POSTINC 0x06
#define LDA_AA_AB_OFF10_PREINC 0x16
#define LDB_DA_AB_OFF10 0x20
#define LDB_DA_AB_OFF10_POSTINC 0x00
#define LDB_DA_AB_OFF10_PREINC 0x10
#define LDBU_DA_AB_OFF10 0x21
#define LDBU_DA_AB_OFF10_POSTINC 0x01
#define LDBU_DA_AB_OFF10_PREINC 0x11
#define LDD_EA_AB_OFF10 0x25
#define LDD_EA_AB_OFF10_POSTINC 0x05
#define LDD_EA_AB_OFF10_PREINC 0x15
#define LDDA_PA_AB_OFF10 0x27
#define LDDA_PA_AB_OFF10_POSTINC 0x07
#define LDDA_PA_AB_OFF10_PREINC 0x17
#define LDH_DA_AB_OFF10 0x22
#define LDH_DA_AB_OFF10_POSTINC 0x02
#define LDH_DA_AB_OFF10_PREINC 0x12
#define LDHU_DA_AB_OFF10 0x23
#define LDHU_DA_AB_OFF10_POSTINC 0x03
#define LDHU_DA_AB_OFF10_PREINC 0x13
#define LDQ_DA_AB_OFF10 0x28
#define LDQ_DA_AB_OFF10_POSTINC 0x08
#define LDQ_DA_AB_OFF10_PREINC 0x18
#define LDW_DA_AB_OFF10 0x24
#define LDW_DA_AB_OFF10_POSTINC 0x04
#define LDW_DA_AB_OFF10_PREINC 0x14

// PRIMARY OPCODE: 0x0B (RR)
#define ABS_DC_DB 0x1C
#define ABSB_DC_DB 0x5C
#define ABSH_DC_DB 0x7C
#define ABSDIF_DC_DA_DB 0x0E
#define ABSDIFB_DC_DA_DB 0x4E
#define ABSDIFH_DC_DA_DB 0x6E
#define ABSDIFS_DC_DA_DB 0x0F
#define ABSDIFSH_DC_DA_DB 0x6F
#define ABSS_DC_DB 0x1D
#define ABSSH_DC_DB 0x7D

#define ADD_DC_DA_DB 0x00
#define ADDB_DC_DA_DB 0x40
#define ADDH_DC_DA_DB 0x60
#define ADDC_DC_DA_DB 0x05
#define ADDS_DC_DA_DB 0x02
#define ADDSH_DC_DA_DB 0x62
#define ADDSHU_DC_DA_DB 0x63
#define ADDSU_DC_DA_DB 0x03
#define ADDX_DC_DA_DB 0x04

#define ANDEQ_DC_DA_DB 0x20
#define ANDGE_DC_DA_DB 0x24
#define ANDGEU_DC_DA_DB 0x25
#define ANDLT_DC_DA_DB 0x22
#define ANDLTU_DC_DA_DB 0x23
#define ANDNE_DC_DA_DB 0x21

#define EQ_DC_DA_DB 0x10
#define EQB_DC_DA_DB 0x50
#define EQH_DC_DA_DB 0x70
#define EQW_DC_DA_DB 0x90
#define EQANYB_DC_DA_DB 0x56
#define EQANYH_DC_DA_DB 0x76

#define GE_DC_DA_DB 0x14
#define GEU_DC_DA_DB 0x15

#define LT_DC_DA_DB 0x12
#define LTU_DC_DA_DB 0x13
#define LTB_DC_DA_DB 0x52
#define LTBU_DC_DA_DB 0x53
#define LTH_DC_DA_DB 0x72
#define LTHU_DC_DA_DB 0x73
#define LTW_DC_DA_DB 0x92
#define LTWU_DC_DA_DB 0x93

#define MAX_DC_DA_DB 0x1A
#define MAXU_DC_DA_DB 0x1B
#define MAXB_DC_DA_DB 0x5A
#define MAXBU_DC_DA_DB 0x5B
#define MAXH_DC_DA_DB 0x7A
#define MAXHU_DC_DA_DB 0x7B

#define MIN_DC_DA_DB 0x18
#define MINU_DC_DA_DB 0x19
#define MINB_DC_DA_DB 0x58
#define MINBU_DC_DA_DB 0x59
#define MINH_DC_DA_DB 0x78
#define MINHU_DC_DA_DB 0x79

#define MOV_DC_DB 0x1F
#define MOV_EC_DB 0x80     // TCv1.6 ISA only
#define MOV_EC_DA_DB 0x81  // TCv1.6 ISA only

#define NE_DC_DA_DB 0x11

#define OREQ_DC_DA_DB 0x27
#define ORGE_DC_DA_DB 0x2B
#define ORGEU_DC_DA_DB 0x2C
#define ORLT_DC_DA_DB 0x29
#define ORLTU_DC_DA_DB 0x2A
#define ORNE_DC_DA_DB 0x28

#define SATB_DC_DA 0x5E
#define SATBU_DC_DA 0x5F
#define SATH_DC_DA 0x7E
#define SATHU_DC_DA 0x7F

#define SHEQ_DC_DA_DB 0x37
#define SHGE_DC_DA_DB 0x3B
#define SHGEU_DC_DA_DB 0x3C
#define SHLT_DC_DA_DB 0x39
#define SHLTU_DC_DA_DB 0x3A
#define SHNE_DC_DA_DB 0x38

#define SUB_DC_DA_DB 0x08
#define SUBB_DC_DA_DB 0x48
#define SUBH_DC_DA_DB 0x68
#define SUBC_DC_DA_DB 0x0D
#define SUBS_DC_DA_DB 0x0A
#define SUBSU_DC_DA_DB 0x0B
#define SUBSH_DC_DA_DB 0x6A
#define SUBSHU_DC_DA_DB 0x6B
#define SUBX_DC_DA_DB 0x0C

#define XOREQ_DC_DA_DB 0x2F
#define XORGE_DC_DA_DB 0x33
#define XORGEU_DC_DA_DB 0x34
#define XORLT_DC_DA_DB 0x31
#define XORLTU_DC_DA_DB 0x32
#define XORNE_DC_DA_DB 0x30

// PRIMARY OPCODE: 0x0D (SYS)
#define FRET32 0x03  // TCv1.6 ISA only
#define DEBUG32 0x04
#define DISABLE 0x0D
#define DISABLE_DA 0x0F  // TCv1.6 ISA only
#define DSYNC 0x12
#define ENABLE 0x0C
#define ISYNC 0x13
#define NOP32 0x00
#define RESTORE_DA 0x0E  // TCv1.6 ISA only
#define RET32 0x06
#define RFE32 0x07
#define RFM 0x05
#define RSLCX 0x09
#define SVLCX 0x08
#define TRAPSV 0x15
#define TRAPV 0x14
#define WAIT 0x16  // TCv1.6 ISA only

// PRIMARY OPCODE: 0x0F (RR)
#define AND_DC_DA_DB 0x08
#define ANDN_DC_DA_DB 0x0E

#define CLO_DC_DA 0x1C
#define CLOH_DC_DA 0x7D

#define CLS_DC_DA 0x1D
#define CLSH_DC_DA 0x7E

#define CLZ_DC_DA 0x1B
#define CLZH_DC_DA 0x7C

#define NAND_DC_DA_DB 0x09

#define NOR_DC_DA_DB 0x0B

#define OR_DC_DA_DB 0x0A
#define ORN_DC_DA_DB 0x0F

#define SH_DC_DA_DB 0x00
#define SHH_DC_DA_DB 0x40
#define SHA_DC_DA_DB 0x01
#define SHAH_DC_DA_DB 0x41
#define SHAS_DC_DA_DB 0x02

#define XNOR_DC_DA_DB 0x0D
#define XOR_DC_DA_DB 0x0C

// PRIMARY OPCODE: 0x13 (RCR)
#define MADD_DC_DD_DA_CONST9 0x01
#define MADD_EC_ED_DA_CONST9 0x03
#define MADDS_DC_DD_DA_CONST9 0x05
#define MADDS_EC_ED_DA_CONST9 0x07
#define MADDU_EC_ED_DA_CONST9 0x02
#define MADDSU_DC_DD_DA_CONST9 0x04
#define MADDSU_EC_ED_DA_CONST9 0x06

// PRIMARY OPCODE: 0x15 (ABS)
#define LDLCX_OFF18 0x02
#define LDUCX_OFF18 0x03

#define STLCX_OFF18 0x00
#define STUCX_OFF18 0x01

// PRIMARY OPCODE: 0x17 (RRRR)
#define DEXTR_DC_DA_DB_DD 0x04
#define EXTR_DC_DA_ED 0x02
#define EXTRU_DC_DA_ED 0x03

#define INSERT_DC_DA_DB_ED 0x00

// PRIMARY OPCODE: 0x1F (BRR)
#define JNED_DA_DB_DISP15 0x01
#define JNEI_DA_DB_DISP15 0x00

// PRIMARY OPCODE: 0x23 (RRR2)
#define MSUB_DC_DD_DA_DB 0x0A
#define MSUB_EC_ED_DA_DB 0x6A
#define MSUBS_DC_DD_DA_DB 0x8A
#define MSUBS_EC_ED_DA_DB 0xEA
#define MSUBU_EC_ED_DA_DB 0x68
#define MSUBSU_DC_DD_DA_DB 0x88
#define MSUBSU_EC_ED_DA_DB 0xE8

// PRIMARY OPCODE: 0x25 (ABS)
#define STB_OFF18_DA 0x00
#define STH_OFF18_DA 0x02

// PRIMARY OPCODE: 0x27 (BIT)
#define SHANDT_DC_DA_POS1_DB_POS2 0x00
#define SHANDNT_DC_DA_POS1_DB_POS2 0x03
#define SHNORT_DC_DA_POS1_DB_POS2 0x02
#define SHORT_DC_DA_POS1_DB_POS2 0x01

// PRIMARY OPCODE: 0x29 (BO)
#define LDA_AA_PB 0x06
#define LDA_AA_PB_OFF10 0x16
#define LDB_DA_PB 0x00
#define LDB_DA_PB_OFF10 0x10
#define LDBU_DA_PB 0x01
#define LDBU_DA_PB_OFF10 0x11
#define LDD_EA_PB 0x05
#define LDD_EA_PB_OFF10 0x15
#define LDDA_PA_PB 0x07
#define LDDA_PA_PB_OFF10 0x17
#define LDH_DA_PB 0x02
#define LDH_DA_PB_OFF10 0x12
#define LDHU_DA_PB 0x03
#define LDHU_DA_PB_OFF10 0x13
#define LDQ_DA_PB 0x08
#define LDQ_DA_PB_OFF10 0x18
#define LDW_DA_PB 0x04
#define LDW_DA_PB_OFF10 0x14

// PRIMARY OPCODE: 0x2B (RRR)
#define CADD_DC_DD_DA_DB 0x00
#define CADDN_DC_DD_DA_DB 0x01

#define CSUB_DC_DD_DA_DB 0x02
#define CSUBN_DC_DD_DA_DB 0x03

#define SEL_DC_DD_DA_DB 0x04
#define SELN_DC_DD_DA_DB 0x05

// PRIMARY OPCODE: 0x2D (RR)
#define CALLI_AA 0x00
#define FCALLI_AA 0x01  // TCv1.6 ISA only
#define JLI_AA 0x02
#define JI_AA_32 0x03

// PRIMARY OPCODE: 0x2F (SYS)
#define RSTV 0x00

// PRIMARY OPCODE: 0x33 (RCR)
#define MSUB_DC_DD_DA_CONST9 0x01
#define MSUB_EC_ED_DA_CONST9 0x03
#define MSUBS_DC_DD_DA_CONST9 0x05
#define MSUBS_EC_ED_DA_CONST9 0x07
#define MSUBU_EC_ED_DA_CONST9 0x02
#define MSUBSU_DC_DD_DA_CONST9 0x04
#define MSUBSU_EC_ED_DA_CONST9 0x06

// PRIMARY OPCODE: 0x37 (RRPW)
#define EXTR_DC_DA_POS_WIDTH 0x02
#define EXTRU_DC_DA_POS_WIDTH 0x03

#define IMASK_EC_DB_POS_WIDTH 0x01

#define INSERT_DC_DA_DB_POS_WIDTH 0x00

// PRIMARY OPCODE: 0x3F (BRR)
#define JLT_DA_DB_DISP15 0x00
#define JLTU_DA_DB_DISP15 0x01

// PRIMARY OPCODE: 0x43 (RRR1)
#define MADDQ_DC_DD_DA_DB_N 0x02
#define MADDQ_EC_ED_DA_DB_N 0x1B
#define MADDQ_DC_DD_DA_DBL_N 0x01
#define MADDQ_EC_ED_DA_DBL_N 0x19
#define MADDQ_DC_DD_DA_DBU_N 0x00
#define MADDQ_EC_ED_DA_DBU_N 0x18
#define MADDQ_DC_DD_DAL_DBL_N 0x05
#define MADDQ_EC_ED_DAL_DBL_N 0x1D
#define MADDQ_DC_DD_DAU_DBU_N 0x04
#define MADDQ_EC_ED_DAU_DBU_N 0x1C
#define MADDSQ_DC_DD_DA_DB_N 0x22
#define MADDSQ_EC_ED_DA_DB_N 0x3B
#define MADDSQ_DC_DD_DA_DBL_N 0x21
#define MADDSQ_EC_ED_DA_DBL_N 0x39
#define MADDSQ_DC_DD_DA_DBU_N 0x20
#define MADDSQ_EC_ED_DA_DBU_N 0x38
#define MADDSQ_DC_DD_DAL_DBL_N 0x25
#define MADDSQ_EC_ED_DAL_DBL_N 0x3D
#define MADDSQ_DC_DD_DAU_DBU_N 0x24
#define MADDSQ_EC_ED_DAU_DBU_N 0x3C
#define MADDRQ_DC_DD_DAL_DBL_N 0x07
#define MADDRQ_DC_DD_DAU_DBU_N 0x06
#define MADDRSQ_DC_DD_DAL_DBL_N 0x27
#define MADDRSQ_DC_DD_DAU_DBU_N 0x26
#define MADDRH_DC_ED_DA_DBUL_N 0x1E
#define MADDRSH_DC_ED_DA_DBUL_N 0x3E

// PRIMARY OPCODE: 0x45 (ABS)
#define LDQ_DA_OFF18 0x00

// PRIMARY OPCODE: 0x47 (BIT)
#define ANDANDT_DC_DA_POS1_DB_POS2 0x00
#define ANDANDNT_DC_DA_POS1_DB_POS2 0x03
#define ANDNORT_DC_DA_POS1_DB_POS2 0x02
#define ANDORT_DC_DA_POS1_DB_POS2 0x01

// PRIMARY OPCODE: 0x49 (BO)
#define CMPSWAPW_AB_OFF10_EA_POSTINC 0x03  // TCv1.6 ISA only
#define CMPSWAPW_AB_OFF10_EA_PREINC 0x13   // TCv1.6 ISA only
#define CMPSWAPW_AB_OFF10_EA 0x23          // TCv1.6 ISA only

#define LDLCX_AB_OFF10 0x24
#define LDMST_AB_OFF10_EA 0x21
#define LDMST_AB_OFF10_EA_POSTINC 0x01
#define LDMST_AB_OFF10_EA_PREINC 0x11
#define LDUCX_AB_OFF10 0x25
#define LEA_AA_AB_OFF10 0x28

#define STLCX_AB_OFF10 0x26
#define STUCX_AB_OFF10 0x27

#define SWAPW_AB_OFF10_DA 0x20
#define SWAPW_AB_OFF10_DA_POSTINC 0x00
#define SWAPW_AB_OFF10_DA_PREINC 0x10

// PRIMARY OPCODE: 0x4B (RR)
#define BMERGE_DC_DA_DB 0x01

#define BSPLIT_EC_DA 0x09

#define CRC32_DC_DB_DA 0x03  // TCv1.6 ISA only

#define DIV_EC_DA_DB 0x20   // TCv1.6 ISA only
#define DIVU_EC_DA_DB 0x21  // TCv1.6 ISA only
#define DVINITB_EC_DA_DB 0x5A
#define DVINITBU_EC_DA_DB 0x4A
#define DVINITH_EC_DA_DB 0x3A
#define DVINITHU_EC_DA_DB 0x2A
#define DVINIT_EC_DA_DB 0x1A
#define DVINITU_EC_DA_DB 0x0A

#define PARITY_DC_DA 0x02

#define UNPACK_EC_DA 0x08

// FPU Instructions
#define CMPF_DC_DA_DB 0x00
#define DIVF_DC_DA_DB 0x05
#define FTOI_DC_DA 0x10
#define FTOIZ_DC_DA 0x13
#define FTOQ31_DC_DA_DB 0x11
#define FTOQ31Z_DC_DA_DB 0x18
#define FTOU_DC_DA 0x12
#define FTOUZ_DC_DA 0x17
#define ITOF_DC_DA 0x14
#define MULF_DC_DA_DB 0x04
#define Q31TOF_DC_DA_DB 0x15
#define QSEEDF_DC_DA 0x19
#define UPDFL_DA 0x0C
#define UTOF_DC_DA 0x16

// PRIMARY OPCODE: 0x53 (RC)
#define MUL_DC_DA_CONST9 0x01
#define MUL_EC_DA_CONST9 0x03
#define MULS_DC_DA_CONST9 0x05
#define MULU_EC_DA_CONST9 0x02
#define MULSU_DC_DA_CONST9 0x04

// PRIMARY OPCODE: 0x57 (RRRW)
#define EXTR_DC_DA_DD_WIDTH 0x02
#define EXTRU_DC_DA_DD_WIDTH 0x03

#define IMASK_EC_DB_DD_WIDTH 0x01

#define INSERT_DC_DA_DB_DD_WIDTH 0x00

// PRIMARY OPCODE: 0x5F (BRR)
#define JEQ_DA_DB_DISP15 0x00
#define JNE_DA_DB_DISP15 0x01

// PRIMARY OPCODE: 0x63 (RRR1)
#define MSUBQ_DC_DD_DA_DB_N 0x02
#define MSUBQ_EC_ED_DA_DB_N 0x1B
#define MSUBQ_DC_DD_DA_DBL_N 0x01
#define MSUBQ_EC_ED_DA_DBL_N 0x19
#define MSUBQ_DC_DD_DA_DBU_N 0x00
#define MSUBQ_EC_ED_DA_DBU_N 0x18
#define MSUBQ_DC_DD_DAL_DBL_N 0x05
#define MSUBQ_EC_ED_DAL_DBL_N 0x1D
#define MSUBQ_DC_DD_DAU_DBU_N 0x04
#define MSUBQ_EC_ED_DAU_DBU_N 0x1C
#define MSUBSQ_DC_DD_DA_DB_N 0x22
#define MSUBSQ_EC_ED_DA_DB_N 0x3B
#define MSUBSQ_DC_DD_DA_DBL_N 0x21
#define MSUBSQ_EC_ED_DA_DBL_N 0x39
#define MSUBSQ_DC_DD_DA_DBU_N 0x20
#define MSUBSQ_EC_ED_DA_DBU_N 0x38
#define MSUBSQ_DC_DD_DAL_DBL_N 0x25
#define MSUBSQ_EC_ED_DAL_DBL_N 0x3D
#define MSUBSQ_DC_DD_DAU_DBU_N 0x24
#define MSUBSQ_EC_ED_DAU_DBU_N 0x3C
#define MSUBRH_DC_ED_DA_DBUL_N 0x1E
#define MSUBRSH_DC_ED_DA_DBUL_N 0x3E
#define MSUBRQ_DC_DD_DAL_DBL_N 0x07
#define MSUBRQ_DC_DD_DAU_DBU_N 0x06
#define MSUBRSQ_DC_DD_DAL_DBL_N 0x27
#define MSUBRSQ_DC_DD_DAU_DBU_N 0x26

// PRIMARY OPCODE: 0x65 (ABS)
#define STQ_OFF18_DA 0x00

// PRIMARY OPCODE: 0x67 (BTI)
#define INST_DC_DA_POS1_DB_POS2 0x00
#define INSNT_DC_DA_POS1_DB_POS2 0x01

// PRIMARY OPCODE: 0x69 (BO)
#define CMPSWAPW_PB_EA 0x03        // TCv1.6 ISA only
#define CMPSWAPW_PB_OFF10_EA 0x13  // TCv1.6 ISA only

#define LDMST_PB_EA 0x01
#define LDMST_PB_OFF10_EA 0x11

#define SWAPW_PB_DA 0x00
#define SWAPW_PB_OFF10_DA 0x10

// PRIMARY OPCODE: 0x6B (RRR)
#define DVADJ_EC_ED_DB 0x0D
#define DVSTEP_EC_ED_DB 0x0F
#define DVSTEPU_EC_ED_DB 0x0E

#define IXMAX_EC_ED_DB 0x0A
#define IXMAXU_EC_ED_DB 0x0B
#define IXMIN_EC_ED_DB 0x08
#define IXMINU_EC_ED_DB 0x09

#define PACK_DC_ED_DA 0x00

// FPU Instructions
#define ADDF_DC_DD_DA 0x02
#define MADDF_DC_DD_DA_DB 0x06
#define MSUBF_DC_DD_DA_DB 0x07
#define SUBF_DC_DD_DA 0x03

// PRIMARY OPCODE: 0x6F (BRN)
#define JNZT_DA_N_DISP15 0x01
#define JZT_DA_N_DISP15 0x00

// PRIMARY OPCODE: 0x73 (RR2)
#define MUL_DC_DA_DB 0x0A
#define MUL_EC_DA_DB 0x6A
#define MULS_DC_DA_DB 0x8A
#define MULU_EC_DA_DB 0x68
#define MULSU_DC_DA_DB 0x88

// PRIMARY OPCODE: 0x75 (RR)
// MMU Instructions
#define TLBDEMAP_DA 0x00
#define TLBFLUSHA 0x04
#define TLBFLUSHB 0x05
#define TLBMAP_EA 0x40
#define TLBPROBEA_DA 0x08
#define TLBPROBEI_DA 0x09

// PRIMARY OPCODE: 0x77 (RRPW)
#define DEXTR_DC_DA_DB_POS 0x00

// PRIMARY OPCODE: 0x7D (BRR)
#define JEQA_AA_AB_DISP15 0x00
#define JNEA_AA_AB_DISP15 0x01

// PRIMARY OPCODE: 0x7F (BRR)
#define JGE_DA_DB_DISP15 0x00
#define JGEU_DA_DB_DISP15 0x01

// PRIMARY OPCODE: 0x83 (RRR1)
#define MADDH_EC_ED_DA_DBLL_N 0x1A
#define MADDH_EC_ED_DA_DBLU_N 0x19
#define MADDH_EC_ED_DA_DBUL_N 0x18
#define MADDH_EC_ED_DA_DBUU_N 0x1B
#define MADDSH_EC_ED_DA_DBLL_N 0x3A
#define MADDSH_EC_ED_DA_DBLU_N 0x39
#define MADDSH_EC_ED_DA_DBUL_N 0x38
#define MADDSH_EC_ED_DA_DBUU_N 0x3B
#define MADDMH_EC_ED_DA_DBLL_N 0x1E
#define MADDMH_EC_ED_DA_DBLU_N 0x1D
#define MADDMH_EC_ED_DA_DBUL_N 0x1C
#define MADDMH_EC_ED_DA_DBUU_N 0x1F
#define MADDMSH_EC_ED_DA_DBLL_N 0x3E
#define MADDMSH_EC_ED_DA_DBLU_N 0x3D
#define MADDMSH_EC_ED_DA_DBUL_N 0x3C
#define MADDMSH_EC_ED_DA_DBUU_N 0x3F
#define MADDRH_DC_DD_DA_DBLL_N 0x0E
#define MADDRH_DC_DD_DA_DBLU_N 0x0D
#define MADDRH_DC_DD_DA_DBUL_N 0x0C
#define MADDRH_DC_DD_DA_DBUU_N 0x0F
#define MADDRSH_DC_DD_DA_DBLL_N 0x2E
#define MADDRSH_DC_DD_DA_DBLU_N 0x2D
#define MADDRSH_DC_DD_DA_DBUL_N 0x2C
#define MADDRSH_DC_DD_DA_DBUU_N 0x2F

// PRIMARY OPCODE: 0x85 (ABS)
#define LDA_AA_OFF18 0x02
#define LDD_EA_OFF18 0x01
#define LDDA_PA_OFF18 0x03
#define LDW_DA_OFF18 0x00

// PRIMARY OPCODE: 0x87 (BIT)
#define ANDT_DC_DA_POS1_DB_POS2 0x00
#define ANDNT_DC_DA_POS1_DB_POS2 0x03

#define NORT_DC_DA_POS1_DB_POS2 0x02

#define ORT_DC_DA_POS1_DB_POS2 0x01

// PRIMARY OPCODE: 0x89 (BO)
#define CACHEAI_AB_OFF10 0x2E
#define CACHEAI_AB_OFF10_POSTINC 0x0E
#define CACHEAI_AB_OFF10_PREINC 0x1E
#define CACHEAW_AB_OFF10 0x2C
#define CACHEAW_AB_OFF10_POSTINC 0x0C
#define CACHEAW_AB_OFF10_PREINC 0x1C
#define CACHEAWI_AB_OFF10 0x2D
#define CACHEAWI_AB_OFF10_POSTINC 0x0D
#define CACHEAWI_AB_OFF10_PREINC 0x1D
#define CACHEII_AB_OFF10 0x2A          // TCv1.6 ISA only
#define CACHEII_AB_OFF10_POSTINC 0x0A  // TCv1.6 ISA only
#define CACHEII_AB_OFF10_PREINC 0x1A   // TCv1.6 ISA only
#define CACHEIW_AB_OFF10 0x2B
#define CACHEIW_AB_OFF10_POSTINC 0x0B
#define CACHEIW_AB_OFF10_PREINC 0x1B
#define CACHEIWI_AB_OFF10 0x2F
#define CACHEIWI_AB_OFF10_POSTINC 0x0F
#define CACHEIWI_AB_OFF10_PREINC 0x1F

#define STA_AB_OFF10_AA 0x26
#define STA_AB_OFF10_AA_POSTINC 0x06
#define STA_AB_OFF10_AA_PREINC 0x16
#define STB_AB_OFF10_DA 0x20
#define STB_AB_OFF10_DA_POSTINC 0x00
#define STB_AB_OFF10_DA_PREINC 0x10
#define STD_AB_OFF10_EA 0x25
#define STD_AB_OFF10_EA_POSTINC 0x05
#define STD_AB_OFF10_EA_PREINC 0x15
#define STDA_AB_OFF10_PA 0x27
#define STDA_AB_OFF10_PA_POSTINC 0x07
#define STDA_AB_OFF10_PA_PREINC 0x17
#define STH_AB_OFF10_DA 0x22
#define STH_AB_OFF10_DA_POSTINC 0x02
#define STH_AB_OFF10_DA_PREINC 0x12
#define STQ_AB_OFF10_DA 0x28
#define STQ_AB_OFF10_DA_POSTINC 0x08
#define STQ_AB_OFF10_DA_PREINC 0x18
#define STW_AB_OFF10_DA 0x24
#define STW_AB_OFF10_DA_POSTINC 0x04
#define STW_AB_OFF10_DA_PREINC 0x14

// PRIMARY OPCODE: 0x8B (RC)
#define ABSDIF_DC_DA_CONST9 0x0E
#define ABSDIFS_DC_DA_CONST9 0x0F

#define ADD_DC_DA_CONST9 0x00
#define ADDC_DC_DA_CONST9 0x05
#define ADDS_DC_DA_CONST9 0x02
#define ADDSU_DC_DA_CONST9 0x03
#define ADDX_DC_DA_CONST9 0x04

#define ANDEQ_DC_DA_CONST9 0x20
#define ANDGE_DC_DA_CONST9 0x24
#define ANDGEU_DC_DA_CONST9 0x25
#define ANDLT_DC_DA_CONST9 0x22
#define ANDLTU_DC_DA_CONST9 0x23
#define ANDNE_DC_DA_CONST9 0x21

#define EQ_DC_DA_CONST9 0x10
#define EQANYB_DC_DA_CONST9 0x56
#define EQANYH_DC_DA_CONST9 0x76

#define GE_DC_DA_CONST9 0x14
#define GEU_DC_DA_CONST9 0x15

#define LT_DC_DA_CONST9 0x12
#define LTU_DC_DA_CONST9 0x13

#define MAX_DC_DA_CONST9 0x1A
#define MAXU_DC_DA_CONST9 0x1B

#define MIN_DC_DA_CONST9 0x18
#define MINU_DC_DA_CONST9 0x19

#define NE_DC_DA_CONST9 0x11

#define OREQ_DC_DA_CONST9 0x27
#define ORGE_DC_DA_CONST9 0x2B
#define ORGEU_DC_DA_CONST9 0x2C
#define ORLT_DC_DA_CONST9 0x29
#define ORLTU_DC_DA_CONST9 0x2A
#define ORNE_DC_DA_CONST9 0x28

#define RSUB_DC_DA_CONST9 0x08
#define RSUBS_DC_DA_CONST9 0x0A
#define RSUBSU_DC_DA_CONST9 0x0B

#define SHEQ_DC_DA_CONST9 0x37
#define SHGE_DC_DA_CONST9 0x3B
#define SHGEU_DC_DA_CONST9 0x3C
#define SHLT_DC_DA_CONST9 0x39
#define SHLTU_DC_DA_CONST9 0x3A
#define SHNE_DC_DA_CONST9 0x38

#define XOREQ_DC_DA_CONST9 0x2F
#define XORGE_DC_DA_CONST9 0x33
#define XORGEU_DC_DA_CONST9 0x34
#define XORLT_DC_DA_CONST9 0x31
#define XORLTU_DC_DA_CONST9 0x32
#define XORNE_DC_DA_CONST9 0x30

// PRIMARY OPCODE: 0x8F (RC)
#define AND_DC_DA_CONST9 0x08
#define ANDN_DC_DA_CONST9 0x0E

#define NAND_DC_DA_CONST9 0x09
#define NOR_DC_DA_CONST9 0x0B

#define OR_DC_DA_CONST9 0x0A
#define ORN_DC_DA_CONST9 0x0F

#define SH_DC_DA_CONST9 0x00
#define SHH_DC_DA_CONST9 0x40
#define SHA_DC_DA_CONST9 0x01
#define SHAH_DC_DA_CONST9 0x41
#define SHAS_DC_DA_CONST9 0x02

#define XNOR_DC_DA_CONST9 0x0D
#define XOR_DC_DA_CONST9 0x0C

// PRIMARY OPCODE: 0x93 (RR1)
#define MULQ_DC_DA_DB_N 0x02
#define MULQ_EC_DA_DB_N 0x1B
#define MULQ_DC_DA_DBL_N 0x01
#define MULQ_EC_DA_DBL_N 0x19
#define MULQ_DC_DA_DBU_N 0x00
#define MULQ_EC_DA_DBU_N 0x18
#define MULQ_DC_DAL_DBL_N 0x05
#define MULQ_DC_DAU_DBU_N 0x04
#define MULRQ_DC_DAL_DBL_N 0x07
#define MULRQ_DC_DAU_DBU_N 0x06

// PRIMARY OPCODE: 0x97 (RCRR)
#define INSERT_DC_DA_CONST4_ED 0x00

// PRIMARY OPCODE: 0x9F (BRC)
#define JNED_DA_CONST4_DISP15 0x01
#define JNEI_DA_CONST4_DISP15 0x00

// PRIMARY OPCODE: 0xA3 (RRR1)
#define MSUBH_EC_ED_DA_DBLL_N 0x1A
#define MSUBH_EC_ED_DA_DBLU_N 0x19
#define MSUBH_EC_ED_DA_DBUL_N 0x18
#define MSUBH_EC_ED_DA_DBUU_N 0x1B
#define MSUBSH_EC_ED_DA_DBLL_N 0x3A
#define MSUBSH_EC_ED_DA_DBLU_N 0x39
#define MSUBSH_EC_ED_DA_DBUL_N 0x38
#define MSUBSH_EC_ED_DA_DBUU_N 0x3B
#define MSUBMH_EC_ED_DA_DBLL_N 0x1E
#define MSUBMH_EC_ED_DA_DBLU_N 0x1D
#define MSUBMH_EC_ED_DA_DBUL_N 0x1C
#define MSUBMH_EC_ED_DA_DBUU_N 0x1F
#define MSUBMSH_EC_ED_DA_DBLL_N 0x3E
#define MSUBMSH_EC_ED_DA_DBLU_N 0x3D
#define MSUBMSH_EC_ED_DA_DBUL_N 0x3C
#define MSUBMSH_EC_ED_DA_DBUU_N 0x3F
#define MSUBRH_DC_DD_DA_DBLL_N 0x0E
#define MSUBRH_DC_DD_DA_DBLU_N 0x0D
#define MSUBRH_DC_DD_DA_DBUL_N 0x0C
#define MSUBRH_DC_DD_DA_DBUU_N 0x0F
#define MSUBRSH_DC_DD_DA_DBLL_N 0x2E
#define MSUBRSH_DC_DD_DA_DBLU_N 0x2D
#define MSUBRSH_DC_DD_DA_DBUL_N 0x2C
#define MSUBRSH_DC_DD_DA_DBUU_N 0x2F

// PRIMARY OPCODE: 0xA5 (ABS)
#define STA_OFF18_AA 0x02
#define STD_OFF18_EA 0x01
#define STDA_OFF18_PA 0x03
#define STW_OFF18_DA 0x00

// PRIMARY OPCODE: 0xA7 (BIT)
#define SHNANDT_DC_DA_POS1_DB_POS2 0x00
#define SHORNT_DC_DA_POS1_DB_POS2 0x01
#define SHXNORT_DC_DA_POS1_DB_POS2 0x02
#define SHXORT_DC_DA_POS1_DB_POS2 0x03

// PRIMARY OPCODE: 0xA9 (BO)
#define CACHEAI_PB 0x0E
#define CACHEAI_PB_OFF10 0x1E
#define CACHEAW_PB 0x0C
#define CACHEAW_PB_OFF10 0x1C
#define CACHEAWI_PB 0x0D
#define CACHEAWI_PB_OFF10 0x1D

#define STA_PB_AA 0x06
#define STA_PB_OFF10_AA 0x16
#define STB_PB_DA 0x00
#define STB_PB_OFF10_DA 0x10
#define STD_PB_EA 0x05
#define STD_PB_OFF10_EA 0x15
#define STDA_PB_PA 0x07
#define STDA_PB_OFF10_PA 0x17
#define STH_PB_DA 0x02
#define STH_PB_OFF10_DA 0x12
#define STQ_PB_DA 0x08
#define STQ_PB_OFF10_DA 0x18
#define STW_PB_DA 0x04
#define STW_PB_OFF10_DA 0x14

// PRIMARY OPCODE: 0xAB (RCR)
#define CADD_DC_DD_DA_CONST9 0x00
#define CADDN_DC_DD_DA_CONST9 0x01

#define SEL_DC_DD_DA_CONST9 0x04
#define SELN_DC_DD_DA_CONST9 0x05

// PRIMARY OPCODE: 0xAD (RC)
#define BISR_CONST9 0x00
#define SYSCALL_CONST9 0x04

// PRIMARY OPCODE: 0xB3 (RR1)
#define MULH_EC_DA_DBLL_N 0x1A
#define MULH_EC_DA_DBLU_N 0x19
#define MULH_EC_DA_DBUL_N 0x18
#define MULH_EC_DA_DBUU_N 0x1B
#define MULMH_EC_DA_DBLL_N 0x1E
#define MULMH_EC_DA_DBLU_N 0x1D
#define MULMH_EC_DA_DBUL_N 0x1C
#define MULMH_EC_DA_DBUU_N 0x1F

#define MULRH_DC_DA_DBLL_N 0x0E
#define MULRH_DC_DA_DBLU_N 0x0D
#define MULRH_DC_DA_DBUL_N 0x0C
#define MULRH_DC_DA_DBUU_N 0x0F

// PRIMARY OPCODE: 0xB7 (RCPW)
#define IMASK_EC_CONST4_POS_WIDTH 0x01

#define INSERT_DC_DA_CONST4_POS_WIDTH 0x00

// PRIMARY OPCODE: 0xBD (BRR)
#define JNZA_AA_DISP15 0x01
#define JZA_AA_DISP15 0x00

// PRIMARY OPCODE: 0xBF (BRC)
#define JLT_DA_CONST4_DISP15 0x00
#define JLTU_DA_CONST4_DISP15 0x01

// PRIMARY OPCODE: 0xC3 (RRR1)
#define MADDSUH_EC_ED_DA_DBLL_N 0x1A
#define MADDSUH_EC_ED_DA_DBLU_N 0x19
#define MADDSUH_EC_ED_DA_DBUL_N 0x18
#define MADDSUH_EC_ED_DA_DBUU_N 0x1B
#define MADDSUSH_EC_ED_DA_DBLL_N 0x3A
#define MADDSUSH_EC_ED_DA_DBLU_N 0x39
#define MADDSUSH_EC_ED_DA_DBUL_N 0x38
#define MADDSUSH_EC_ED_DA_DBUU_N 0x3B
#define MADDSUMH_EC_ED_DA_DBLL_N 0x1E
#define MADDSUMH_EC_ED_DA_DBLU_N 0x1D
#define MADDSUMH_EC_ED_DA_DBUL_N 0x1C
#define MADDSUMH_EC_ED_DA_DBUU_N 0x1F
#define MADDSUMSH_EC_ED_DA_DBLL_N 0x3E
#define MADDSUMSH_EC_ED_DA_DBLU_N 0x3D
#define MADDSUMSH_EC_ED_DA_DBUL_N 0x3C
#define MADDSUMSH_EC_ED_DA_DBUU_N 0x3F
#define MADDSURH_DC_DD_DA_DBLL_N 0x0E
#define MADDSURH_DC_DD_DA_DBLU_N 0x0D
#define MADDSURH_DC_DD_DA_DBUL_N 0x0C
#define MADDSURH_DC_DD_DA_DBUU_N 0x0F
#define MADDSURSH_DC_DD_DA_DBLL_N 0x2E
#define MADDSURSH_DC_DD_DA_DBLU_N 0x2D
#define MADDSURSH_DC_DD_DA_DBUL_N 0x2C
#define MADDSURSH_DC_DD_DA_DBUU_N 0x2F

// PRIMARY OPCODE: 0xC5 (ABS)
#define LEA_AA_OFF18 0x00

// PRIMARY OPCODE: 0xC7 (BIT)
#define ORANDT_DC_DA_POS1_DB_POS2 0x00
#define ORANDNT_DC_DA_POS1_DB_POS2 0x03
#define ORNORT_DC_DA_POS1_DB_POS2 0x02
#define ORORT_DC_DA_POS1_DB_POS2 0x01

// PRIMARY OPCODE: 0xD5 (ABSB)
#define STT_OFF18_BPOS3_B 0x00

// PRIMARY OPCODE: 0xD7 (RCRW)
#define IMASK_EC_CONST4_DD_WIDTH 0x01

#define INSERT_DC_DA_CONST4_DD_WIDTH 0x00

// PRIMARY OPCODE: 0xDF (BRC)
#define JEQ_DA_CONST4_DISP15 0x00
#define JNE_DA_CONST4_DISP15 0x01

// PRIMARY OPCODE: 0xE3 (RRR1)
#define MSUBADH_EC_ED_DA_DBLL_N 0x1A
#define MSUBADH_EC_ED_DA_DBLU_N 0x19
#define MSUBADH_EC_ED_DA_DBUL_N 0x18
#define MSUBADH_EC_ED_DA_DBUU_N 0x1B
#define MSUBADSH_EC_ED_DA_DBLL_N 0x3A
#define MSUBADSH_EC_ED_DA_DBLU_N 0x39
#define MSUBADSH_EC_ED_DA_DBUL_N 0x38
#define MSUBADSH_EC_ED_DA_DBUU_N 0x3B
#define MSUBADMH_EC_ED_DA_DBLL_N 0x1E
#define MSUBADMH_EC_ED_DA_DBLU_N 0x1D
#define MSUBADMH_EC_ED_DA_DBUL_N 0x1C
#define MSUBADMH_EC_ED_DA_DBUU_N 0x1F
#define MSUBADMSH_EC_ED_DA_DBLL_N 0x3E
#define MSUBADMSH_EC_ED_DA_DBLU_N 0x3D
#define MSUBADMSH_EC_ED_DA_DBUL_N 0x3C
#define MSUBADMSH_EC_ED_DA_DBUU_N 0x3F
#define MSUBADRH_DC_DD_DA_DBLL_N 0x0E
#define MSUBADRH_DC_DD_DA_DBLU_N 0x0D
#define MSUBADRH_DC_DD_DA_DBUL_N 0x0C
#define MSUBADRH_DC_DD_DA_DBUU_N 0x0F
#define MSUBADRSH_DC_DD_DA_DBLL_N 0x2E
#define MSUBADRSH_DC_DD_DA_DBLU_N 0x2D
#define MSUBADRSH_DC_DD_DA_DBUL_N 0x2C
#define MSUBADRSH_DC_DD_DA_DBUU_N 0x2F

// PRIMARY OPCODE: 0xE5 (ABS)
#define LDMST_OFF18_EA 0x01
#define SWAPW_OFF18_DA 0x00

// PRIMARY OPCODE: 0xFD (BRR)
#define LOOP_AB_DISP15 0x00
#define LOOPU_DISP15 0x01

// PRIMARY OPCODE: 0xFF (BRC)
#define JGE_DA_CONST4_DISP15 0x00
#define JGEU_DA_CONST4_DISP15 0x01

#endif  // BINARYNINJA_API_TRICORE_OPCODES_H