# RISC-V Pipelined CPU (in Verilog)

This project is a 32-bit RISC-V CPU built from scratch in Verilog. It's designed to support the RV32I instruction set and is being built step-by-step, starting with a single-cycle CPU, and progressing toward a fully pipelined processor.

---

## âœ… Features (Completed)

- ALU with arithmetic, logic, shift, and compare support
- Register file with two read ports and one write port
- Program Counter module with reset and stall control
- Instruction memory module that loads `.hex` files generated from RARS
- Modular codebase for reusability and scalability

---

## ğŸ› ï¸ In Progress

- 5-stage pipelined datapath (IF, ID, EX, MEM, WB)
- Branch prediction (2-bit saturating counter)
- Hazard detection and data forwarding
- UART output to send results from CPU to PC

---

## ğŸ§ª Test Programs

Assembly programs are written in [RARS](https://github.com/TheThirdOne/rars) and exported as `.hex` machine code. These are loaded into the CPUâ€™s instruction memory for simulation.

---

## ğŸ“ Project Structure

riscv_cpu/
â”œâ”€â”€ src/ # Verilog modules (ALU, regfile, pc, etc.)
â”œâ”€â”€ test/ # Testbenches
â”œâ”€â”€ test/hex/ # Assembled .hex files from RARS
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore


---

## ğŸš€ Goals

- âœ… Simulate instruction fetching using PC + instruction memory
- ğŸ”„ Implement full pipelined execution
- ğŸ”„ Support control flow instructions (jumps, branches)
- ğŸ”„ Add waveform output using GTKWave
- ğŸ”„ Synthesize on an FPGA (Nexys A7 or similar, maybe!)

---

## ğŸ’» Contact

Kabeer Makkar â€“ [@kabeermakkar](https://github.com/kabeermakkar)
