#-----------------------------------------------------------
# Vivado v2024.2.2 (64-bit)
# SW Build 6060944 on Thu Mar 06 19:10:01 MST 2025
# IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
# SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
# Start of session at: Sat Sep 27 12:17:38 2025
# Process ID         : 9616
# Current directory  : C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1
# Command line       : vivado.exe -log ProcesserCoreSystem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ProcesserCoreSystem.tcl
# Log file           : C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/ProcesserCoreSystem.vds
# Journal file       : C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1\vivado.jou
# Running On         : study-box
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 29833 MB
# Swap memory        : 0 MB
# Total Virtual      : 29833 MB
# Available Virtual  : 21200 MB
#-----------------------------------------------------------
source ProcesserCoreSystem.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/utils_1/imports/synth_1/ProcesserCoreSystem.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/utils_1/imports/synth_1/ProcesserCoreSystem.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ProcesserCoreSystem -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13820
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.762 ; gain = 468.590
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'flash_d_write_en', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:71]
INFO: [Synth 8-11241] undeclared symbol 'mem_test1', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:77]
INFO: [Synth 8-11241] undeclared symbol 'mem_test2', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:78]
INFO: [Synth 8-11241] undeclared symbol 'key0_neg', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/SystemBus.v:57]
INFO: [Synth 8-11241] undeclared symbol 'key0_pos', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/SystemBus.v:59]
INFO: [Synth 8-11241] undeclared symbol 'if_en', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:77]
INFO: [Synth 8-11241] undeclared symbol 'decode_en', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:78]
INFO: [Synth 8-11241] undeclared symbol 'micro_en', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:79]
INFO: [Synth 8-11241] undeclared symbol 'micro_done', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:103]
INFO: [Synth 8-11241] undeclared symbol 'update_pc', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:104]
INFO: [Synth 8-11241] undeclared symbol 'apsr_n', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:112]
INFO: [Synth 8-11241] undeclared symbol 'apsr_z', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:113]
INFO: [Synth 8-11241] undeclared symbol 'apsr_v', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:115]
INFO: [Synth 8-11241] undeclared symbol 'apsr_q', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:116]
INFO: [Synth 8-11241] undeclared symbol 'micro_index', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:142]
INFO: [Synth 8-11241] undeclared symbol 'micro_add', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:143]
INFO: [Synth 8-11241] undeclared symbol 'micro_wback', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:144]
INFO: [Synth 8-11241] undeclared symbol 'decode_done', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:186]
INFO: [Synth 8-11241] undeclared symbol 'if_done', assumed default net type 'wire' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:199]
INFO: [Synth 8-6157] synthesizing module 'ProcesserCoreSystem' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:22]
INFO: [Synth 8-6157] synthesizing module 'key_debounce' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/key_debounce.v:23]
	Parameter CNT_MAX bound to: 20'b11110100001001000000 
INFO: [Synth 8-6155] done synthesizing module 'key_debounce' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/key_debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterBank' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/RegisterBank.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RegisterBank' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/RegisterBank.v:22]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'udiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/udiv_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udiv' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/udiv_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_divisor_tready' of module 'udiv' is unconnected for instance 'u_udiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:91]
WARNING: [Synth 8-7071] port 's_axis_dividend_tready' of module 'udiv' is unconnected for instance 'u_udiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:91]
WARNING: [Synth 8-7023] instance 'u_udiv' of module 'udiv' has 9 connections declared, but only 7 given [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:91]
INFO: [Synth 8-6157] synthesizing module 'sdiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/sdiv_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sdiv' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/sdiv_stub.v:6]
WARNING: [Synth 8-7071] port 's_axis_divisor_tready' of module 'sdiv' is unconnected for instance 's_sdiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:99]
WARNING: [Synth 8-7071] port 's_axis_dividend_tready' of module 'sdiv' is unconnected for instance 's_sdiv' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:99]
WARNING: [Synth 8-7023] instance 's_sdiv' of module 'sdiv' has 9 connections declared, but only 7 given [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:99]
INFO: [Synth 8-6157] synthesizing module 'umult' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/umult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'umult' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/umult_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/function.vh:95]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:155]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/Decoder.v:230]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'InstructionFetch' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/InstructionFetch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'InstructionFetch' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/InstructionFetch.v:23]
INFO: [Synth 8-6157] synthesizing module 'MemoryInterface' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:23]
	Parameter UART_BPGS bound to: 115200 - type: integer 
	Parameter TICK_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_flash' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/blk_flash_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_flash' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/blk_flash_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'blk_flash' is unconnected for instance 'u_blk_flash' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:80]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'blk_flash' is unconnected for instance 'u_blk_flash' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:80]
WARNING: [Synth 8-7023] instance 'u_blk_flash' of module 'blk_flash' has 14 connections declared, but only 12 given [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:80]
INFO: [Synth 8-6157] synthesizing module 'blk_ram' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/blk_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_ram' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/.Xil/Vivado-9616-study-box/realtime/blk_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/SystemBus.v:23]
	Parameter UART_BPGS bound to: 115200 - type: integer 
	Parameter TICK_COUNT bound to: 50000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_rx.v:23]
	Parameter UART_BPGS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_tx.v:23]
	Parameter UART_BPGS bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/SystemBus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MemoryInterface' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:23]
INFO: [Synth 8-6157] synthesizing module 'OperationController' [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/OperationController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OperationController' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/OperationController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ProcesserCoreSystem' (0#1) [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:22]
WARNING: [Synth 8-6014] Unused sequential element alu_error_reg was removed.  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ALU.v:134]
WARNING: [Synth 8-6014] Unused sequential element decode_error_reg was removed.  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/Decoder.v:76]
WARNING: [Synth 8-6014] Unused sequential element error_code_reg was removed.  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/Decoder.v:77]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_instruction_fetch'. This will prevent further optimization [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/ProcesserCoreSystem.v:189]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_uart_rx'. This will prevent further optimization [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/SystemBus.v:64]
WARNING: [Synth 8-7137] Register rx_cnt_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_rx.v:85]
WARNING: [Synth 8-7137] Register rx_data_t_reg in module uart_rx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_rx.v:98]
WARNING: [Synth 8-7137] Register tx_cnt_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_tx.v:73]
WARNING: [Synth 8-7137] Register uart_txd_reg in module uart_tx has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/uart_tx.v:86]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_system_bus'. This will prevent further optimization [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/sources_1/new/MemoryInterface.v:105]
WARNING: [Synth 8-7129] Port dina[31] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[30] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[29] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[28] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[27] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[26] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[25] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[24] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[23] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[22] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[21] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[20] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[19] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[18] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[17] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[16] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[15] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[14] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[13] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[12] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[11] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[10] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[9] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port dina[8] in module SystemBus is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_addr[15] in module MemoryInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_addr[1] in module MemoryInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_bus_addr[0] in module MemoryInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_bus_addr[1] in module MemoryInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_bus_addr[0] in module MemoryInterface is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_type[7] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_type[6] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_type[5] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_type[4] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_type[3] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port micro_registers[13] in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port apsr_q in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[26] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[25] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[24] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[23] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[22] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[21] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[20] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[19] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[18] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[17] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[16] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[15] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[14] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[13] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[12] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[11] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[10] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[9] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[8] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[7] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[6] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[5] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[4] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[3] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[2] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[1] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_code[0] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[26] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[25] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[24] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[23] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[22] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[21] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[20] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[19] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[18] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[17] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[16] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[15] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[14] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[13] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[12] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[11] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[10] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[9] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[8] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[7] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[6] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[5] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[4] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[3] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[2] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[1] in module RegisterBank is either unconnected or has no load
WARNING: [Synth 8-7129] Port psr_set_data[0] in module RegisterBank is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.574 ; gain = 670.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.574 ; gain = 670.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.574 ; gain = 670.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.246 . Memory (MB): peak = 1208.574 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/blk_ram/blk_ram/blk_ram_in_context.xdc] for cell 'u_memory_interface/u_blk_ram'
Finished Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/blk_ram/blk_ram/blk_ram_in_context.xdc] for cell 'u_memory_interface/u_blk_ram'
Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/blk_flash/blk_flash/blk_flash_in_context.xdc] for cell 'u_memory_interface/u_blk_flash'
Finished Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/blk_flash/blk_flash/blk_flash_in_context.xdc] for cell 'u_memory_interface/u_blk_flash'
Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/umult/umult/umult_in_context.xdc] for cell 'u_alu/u_umult'
Finished Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/umult/umult/umult_in_context.xdc] for cell 'u_alu/u_umult'
Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/sdiv/sdiv/sdiv_in_context.xdc] for cell 'u_alu/s_sdiv'
Finished Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/sdiv/sdiv/sdiv_in_context.xdc] for cell 'u_alu/s_sdiv'
Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/udiv/udiv/udiv_in_context.xdc] for cell 'u_alu/u_udiv'
Finished Parsing XDC File [c:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.gen/sources_1/ip/udiv/udiv/udiv_in_context.xdc] for cell 'u_alu/u_udiv'
Parsing XDC File [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/constrs_1/new/cpu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.srcs/constrs_1/new/cpu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ProcesserCoreSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ProcesserCoreSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1297.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1297.457 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1297.457 ; gain = 759.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1297.457 ; gain = 759.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_memory_interface/u_blk_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_memory_interface/u_blk_flash. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_alu/u_umult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_alu/s_sdiv. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_alu/u_udiv. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1297.457 ; gain = 759.285
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_st_reg' in module 'OperationController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 iSTATE1 |                         00000001 |                         00000001
                  iSTATE |                         00000010 |                         00000010
                 iSTATE0 |                         00000100 |                         00000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_st_reg' in module 'OperationController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1297.457 ; gain = 759.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 16    
	   2 Input   33 Bit       Adders := 4     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 15    
	   4 Input   32 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 18    
	   3 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   63 Bit        Muxes := 4     
	   4 Input   63 Bit        Muxes := 2     
	   2 Input   61 Bit        Muxes := 12    
	   4 Input   61 Bit        Muxes := 3     
	   3 Input   61 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 16    
	   2 Input   59 Bit        Muxes := 2     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 2     
	   5 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 1     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   3 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 156   
	  55 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 8     
	   3 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   4 Input   30 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 7     
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   8 Input   18 Bit        Muxes := 1     
	   4 Input   18 Bit        Muxes := 1     
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 327   
	   4 Input   16 Bit        Muxes := 13    
	   3 Input   16 Bit        Muxes := 11    
	   5 Input   16 Bit        Muxes := 12    
	   6 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 23    
	   3 Input   14 Bit        Muxes := 1     
	   5 Input   14 Bit        Muxes := 1     
	   8 Input   14 Bit        Muxes := 1     
	   9 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 24    
	   5 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input    9 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 11    
	   2 Input    8 Bit        Muxes := 55    
	   8 Input    8 Bit        Muxes := 6     
	  16 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 26    
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 55    
	   3 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 213   
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 12    
	  16 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:41 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:48 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[7]_LDC) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[7]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[6]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[5]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[4]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[3]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[2]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[1]_P) is unused and will be removed from module uart_rx.
WARNING: [Synth 8-3332] Sequential element (rx_data_t_reg[0]_P) is unused and will be removed from module uart_rx.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:49 ; elapsed = 00:02:52 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:54 ; elapsed = 00:02:57 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:54 ; elapsed = 00:02:57 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |udiv          |         1|
|2     |sdiv          |         1|
|3     |umult         |         1|
|4     |blk_flash     |         1|
|5     |blk_ram       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |blk_flash |     1|
|2     |blk_ram   |     1|
|3     |sdiv      |     1|
|4     |udiv      |     1|
|5     |umult     |     1|
|6     |BUFG      |     1|
|7     |CARRY4    |   353|
|8     |LUT1      |   228|
|9     |LUT2      |  1300|
|10    |LUT3      |   746|
|11    |LUT4      |  1251|
|12    |LUT5      |  1619|
|13    |LUT6      |  4093|
|14    |MUXF7     |     6|
|15    |FDCE      |  1384|
|16    |FDPE      |     8|
|17    |IBUF      |     5|
|18    |OBUF      |    12|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1621.055 ; gain = 1082.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:41 ; elapsed = 00:02:53 . Memory (MB): peak = 1621.055 ; gain = 994.000
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:02:58 . Memory (MB): peak = 1621.055 ; gain = 1082.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1622.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1627.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8775f342
INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:03 ; elapsed = 00:03:07 . Memory (MB): peak = 1627.105 ; gain = 1327.336
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1627.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nibao/Desktop/vivado/nbg_cpu_16/nbg_cpu_16.runs/synth_1/ProcesserCoreSystem.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ProcesserCoreSystem_utilization_synth.rpt -pb ProcesserCoreSystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 12:20:49 2025...
