0000001 001 **6;0;START                                 01 NULL
0000001 002 ----------------------------------------------------
0000002 010 Today                                       93 RT
0000002 020 at                                          93 II
0000002 030 their                                       93 APPGE
0000002 040 2016                                        17 MC
0000002 050 GPU                                         93 NP1
0000002 060 Technology                                  93 NN1
0000002 070 Conference                                  93 NN1
0000002 071 ,                                           03 ,
0000002 080 NVIDIA                                      06 [NP1/93] NN1/7
0000002 090 announced                                   93 [VVD/99] VVN/1 JJ%/0
0000002 100 the                                         93 AT
0000002 110 first                                       93 MD
0000002 120 of                                          93 IO
0000002 130 their                                       93 APPGE
0000002 140 Pascal                                      06 [JJ/99] NP1/1
0000002 150 architecture                                03 NN1
0000002 160 powered                                     03 [VVD/84] JJ/8 VVN/8
0000002 170 Tesla                                       06 [NP1/90] NN1@/10
0000002 180 cards                                       93 NN2
0000002 181 ,                                           03 ,
0000002 190 the                                         93 AT
0000002 200 Tesla                                       06 [NP1/82] NN1@/18
0000002 210 P100                                        10 FO
0000002 211 .                                           03 .
0000002 212 ----------------------------------------------------
0000002 220 The                                         93 AT
0000002 230 P100                                        10 FO
0000002 240 is                                          93 VBZ
0000002 250 the                                         93 AT
0000002 260 first                                       93 MD
0000002 270 major                                       93 [JJ/91] NN1@/9 VV0%/0
0000002 280 update                                      93 [NN1/97] VV0/3
0000002 290 to                                          93 [II/100] TO/0
0000002 300 the                                         93 AT
0000002 310 Tesla                                       06 [NP1/99] NN1@/1
0000002 320 HPC                                         62 NP1
0000002 330 family                                      93 NN1
0000002 340 since                                       93 [CS/75] II@/25 RR@/1
0000002 350 the                                         93 AT
0000002 360 launch                                      03 [NN1/100] VV0/0
0000002 370 of                                          93 IO
0000002 380 the                                         93 AT
0000002 390 first                                       93 MD
0000002 400 Kepler                                      55 [NN1/96] NP1/4
0000002 410 cards                                       93 NN2
0000002 420 in                                          93 [II/95] RP@/5
0000002 430 late                                        03 [JJ/49] RR/51
0000002 440 2012                                        17 MC
0000002 441 ,                                           03 ,
0000002 450 and                                         93 CC
0000002 460 represents                                  03 VVZ
0000002 470 a                                           93 AT1
0000002 480 very                                        97 RG
0000002 490 sizable                                     06 JJ
0000002 500 performance                                 93 NN1
0000002 510 increase                                    03 [NN1/79] VV0/21
0000002 520 for                                         93 [IF/100] CS%/0
0000002 530 the                                         93 AT
0000002 540 Tesla                                       06 [NP1/70] NN1@/30
0000002 550 family                                      93 NN1
0000002 560 thanks                                      93 [NN2/98] VVZ%/2
0000002 570 to                                          93 [II/100] TO/0
0000002 580 the                                         93 AT
0000002 590 combination                                 93 NN1
0000002 600 of                                          93 IO
0000002 610 the                                         93 AT
0000002 620 smaller                                     03 JJR
0000002 630 16nm                                        19 FO
0000002 640 manufacturing                               93 [NN1/91] VVG@/6 JJ%/2
0000002 650 process                                     93 [NN1/93] VV0/7
0000002 660 and                                         93 CC
0000002 670 the                                         93 AT
0000002 680 Pascal                                      06 [JJ/94] NP1/6
0000002 690 architecture                                03 NN1
0000002 691 .                                           03 .
0000003 001 ----------------------------------------------------
0000004 010 Powering                                    93 [VVG/100] NN1%/0 JJ%/0
0000004 020 the                                         93 AT
0000004 030 Tesla                                       06 [NP1/82] NN1@/18
0000004 040 P100                                        10 FO
0000004 050 is                                          93 VBZ
0000004 060 a                                           93 AT1
0000004 070 partially                                   03 RR
0000004 080 disabled                                    93 [JJ/98] VVN@/2 VVD@/1
0000004 090 version                                     93 NN1
0000004 100 of                                          93 IO
0000004 110 NVIDIA                    >                 06 [NP1/81] NN1/19
0000004 111 's                        <                 03 [GE/83] VBZ/17 VHZ@/0
0000004 120 new                                         93 JJ
0000004 130 GP100                                       19 FO
0000004 140 GPU                                         93 NP1
0000004 141 ,                                           03 ,
0000004 150 with                                        93 IW
0000004 160 56                                          17 MC
0000004 170 of                                          93 IO
0000004 180 60                                          17 MC
0000004 190 SMs                                         62 NP1
0000004 200 enabled                                     03 [VVD/98] VVN/2
0000004 201 .                                           03 .
0000004 202 ----------------------------------------------------
0000004 210 GP100                                       19 FO
0000004 220 is                                          93 VBZ
0000004 230 a                                           93 AT1
0000004 240 whale                                       93 NN1
0000004 250 of                                          93 IO
0000004 260 a                                           93 AT1
0000004 270 GPU                                         93 NP1
0000004 271 ,                                           03 ,
0000004 280 measuring                                   93 [VVG/99] JJ@/1 NN1%/0
0000004 290 610mm2                                      19 FO
0000004 300 in                                          93 [II/100] RP@/0
0000004 310 die                                         93 [NN1%/60] VV0/29 FW%/11
0000004 320 size                                        93 [NN1/100] VV0%/0
0000004 330 on                                          93 [II/100] RP@/0
0000004 340 TSMC                      >                 62 NP1
0000004 341 's                        <                 03 [GE/71] VBZ/28 VHZ@/1
0000004 350 16nm                                        19 FO
0000004 360 FinFET                                      06 [NN1/37] VV0/36 NP1/27
0000004 370 process                                     93 [NN1/89] VV0/11
0000004 380 and                                         93 CC
0000004 390 composed                                    93 [VVD/52] VVN/42 JJ@/7
0000004 400 of                                          93 IO
0000004 410 15.3B                                       17 FO
0000004 420 transistors                                 07 NN2
0000004 421 .                                           03 .
0000004 422 ----------------------------------------------------
0000004 430 It                                          93 [PPH1/100] NN1%/0
0000004 440 is                                          93 VBZ
0000004 450 remarkable                                  03 JJ
0000004 460 in                                          93 [II/88] RP@/12
0000004 470 and                                         93 CC
0000004 480 of                                          93 IO
0000004 490 itself                                      93 PPX1
0000004 500 that                                        93 [CST/58] DD1/42 RG%/0
0000004 510 NVIDIA                                      06 [NP1/46] NN1/54
0000004 520 and                                         93 CC
0000004 530 TSMC                                        62 NP1
0000004 540 are                                         93 VBR
0000004 550 in                                          93 [II/98] RP@/2
0000004 560 volume                                      03 NN1
0000004 570 production                                  03 NN1
0000004 580 of                                          93 IO
0000004 590 such                                        93 DA
0000004 600 a                                           93 AT1
0000004 610 large                                       93 JJ
0000004 620 16nm                                        19 FO
0000004 630 die                                         93 [VV0/99] NN1%/1 FW%/0
0000004 640 at                                          93 II
0000004 650 this                                        93 [DD1/100] RG%/0
0000004 660 time                                        93 [NNT1/100] VV0%/0
0000004 661 ,                                           03 ,
0000004 670 as                                          93 [CSA/99] II@/1 RG@/0
0000004 680 everything                                  03 PN1
0000004 690 else                                        93 RR
0000004 700 we                        >                 93 PPIS2
0000004 701 've                       <                 03 VH0
0000004 710 seen                                        93 VVN
0000004 720 with                                        93 IW
0000004 730 a                                           93 AT1
0000004 740 confirmed                                   03 [JJ@/100] VVN/0 VVD/0
0000004 750 size                                        93 [NN1/100] VV0%/0
0000004 760 is                                          93 VBZ
0000004 770 at                                          96 RR21
0000004 780 best                                        96 RR22
0000004 790 one-quarter                                 93 MF
0000004 800 of                                          93 IO
0000004 810 this                                        93 [DD1/100] RG%/0
0000004 820 size                                        93 [NN1/100] VV0%/0
0000004 821 .                                           03 .
0000004 822 ----------------------------------------------------
0000004 830 GP100                                       19 FO
0000004 840 is                                          93 VBZ
0000004 850 being                                       93 [VBG/100] NN1%/0
0000004 860 produced                                    03 [VVN/100] JJ%/0 VVD/0
0000004 870 on                                          93 [II/99] RP@/1
0000004 880 TSMC                      >                 62 NP1
0000004 881 's                        <                 03 [GE/87] VBZ/11 VHZ@/2
0000004 890 **26;7;TOOLONG              ERROR?          57 FU
0000004 900 technology                                  03 NN1
0000004 901 ,                                           03 ,
0000004 910 with                                        93 IW
0000004 920 this                                        93 [DD1/100] RG%/0
0000004 930 line                                        03 [NN1/100] VV0@/0
0000004 940 apparently                                  03 RR
0000004 950 being                                       93 [VBG/100] NN1%/0
0000004 960 used                                        93 [VVN/98] JJ/2 VVD/0
0000004 970 for                                         93 [IF/100] CS%/0
0000004 980 putting                                     93 [VVG/100] NN1%/0
0000004 990 the                                         93 AT
0000004 000 GPU                                         93 NP1
0000004 010 and                                         93 CC
0000004 020 HBM2                                        19 FO
0000004 030 DRAM                                        93 NN1
0000004 040 stacks                                      93 [NN2/80] VVZ@/20
0000004 050 on                                          93 [II/98] RP@/2
0000004 060 the                                         93 AT
0000004 070 same                                        93 DA
0000004 080 interposer                                  55 NN1
0000004 081 .                                           03 .
0000005 001 ----------------------------------------------------
0000006 010 We                        >                 93 PPIS2
0000006 011 'll                       <                 03 VM
0000006 020 dive                                        97 VVI
0000006 030 into                                        93 II
0000006 040 the                                         93 AT
0000006 050 full                                        93 [JJ/100] RR%/0
0000006 060 Pascal                                      06 [JJ/95] NP1/5
0000006 070 architecture                                03 NN1
0000006 071 (                                           03 (
0000006 080 as                                          93 [CSA/100] RG@/0 II@/0
0000006 090 implemented                                 98 VVN
0000006 100 by                                          93 [II/100] RP%/0
0000006 110 GP100                                       19 FO
0000006 111 )                                           03 )
0000006 120 at                                          93 II
0000006 130 a                                           93 AT1
0000006 140 later                                       93 [JJR/100] RRR/0
0000006 150 time                                        93 [NNT1/100] VV0%/0
0000006 151 ,                                           03 ,
0000006 160 but                                         93 CCB
0000006 170 it                        >                 93 PPH1
0000006 171 's                        <                 03 [VBZ/99] VHZ@/1 GE/0
0000006 180 worth                                       03 [II/100] NN1@/0
0000006 190 noting                                      03 VVG
0000006 200 that                                        93 [CST/68] DD1/30 RG%/2
0000006 210 Pascal                                      06 [NP1/50] JJ/50
0000006 220 here                                        93 RL
0000006 230 is                                          93 VBZ
0000006 240 64                                          17 MC
0000006 250 FP32                                        19 FO
0000006 260 CUDA                                        06 [NN1/70] NP1/30
0000006 270 cores                                       04 NN2
0000006 280 per                                         93 II
0000006 290 SM                                          62 NP1
0000006 291 ,                                           03 ,
0000006 300 versus                                      93 II
0000006 310 128                                         17 MC
0000006 320 on                                          93 [II/100] RP@/0
0000006 330 Maxwell                                     93 NP1
0000006 331 .                                           03 .
0000006 332 ----------------------------------------------------
0000006 340 Each                                        93 DD1
0000006 350 of                                          93 IO
0000006 360 those                                       93 DD2
0000006 370 SMs                                         62 NP1
0000006 380 also                                        93 RR
0000006 390 contains                                    03 VVZ
0000006 400 32                                          17 MC
0000006 410 FP64                                        19 FO
0000006 420 CUDA                                        06 [NN1/70] NP1/30
0000006 430 cores                                       04 NN2
0000006 431 -                                           03 -
0000006 440 giving                                      03 [VVG/100] NN1%/0
0000006 450 us                                          93 PPIO2
0000006 460 the                                         93 AT
0000006 470 1/2                                         13 MF
0000006 480 rate                                        93 [NN1/94] VV0%/6
0000006 490 for                                         93 [IF/97] CS%/3
0000006 500 FP64                                        19 FO
0000006 501 -                                           03 -
0000006 510 and                                         93 CC
0000006 520 new                                         93 JJ
0000006 530 to                                          93 [II/100] TO/0
0000006 540 the                                         93 AT
0000006 550 Pascal                                      06 [JJ/94] NP1/6
0000006 560 architecture                                03 NN1
0000006 570 is                                          93 VBZ
0000006 580 the                                         93 AT
0000006 590 ability                                     93 NN1
0000006 600 to                                          97 TO
0000006 610 pack                                        97 VVI
0000006 620 2                                           17 MC
0000006 630 FP16                                        19 FO
0000006 640 operations                                  03 NN2
0000006 650 inside                                      93 [II/94] RL/6 NN1@/0 JJ@/0
0000006 660 a                                           93 AT1
0000006 670 single                                      93 [JJ/86] NN1@/14 VV0%/0
0000006 680 FP32                                        19 FO
0000006 690 CUDA                                        06 [NN1/61] NP1/39
0000006 700 core                                        03 NN1
0000006 710 under                                       93 [II/99] RP@/1 RG@/0
0000006 720 the                                         93 AT
0000006 730 right                                       93 [JJ/78] NN1/22 RR/0 VV0%/0
0000006 740 circumstances                               93 NN2
0000006 741 .                                           03 .
0000006 742 ----------------------------------------------------
0000006 750 With                                        93 IW
0000006 760 a                                           93 AT1
0000006 770 boost                                       03 [NN1/100] VV0/0
0000006 780 clock                                       93 [NN1/100] VV0@/0
0000006 790 of                                          93 IO
0000006 800 1.48GHz                                     19 FO
0000006 801 ,                                           03 ,
0000006 810 altogether                                  93 RR
0000006 820 Tesla                                       06 [NP1/97] NN1@/3
0000006 830 P100                                        10 FO
0000006 840 will                                        93 [VM/100] NN1@/0 VV0%/0
0000006 850 offer                                       97 VVI
0000006 860 10.6                                        17 MC
0000006 870 TFLOPS                                      07 [NN2/82] NP2/16 VVZ/2
0000006 880 of                                          93 IO
0000006 890 FP32                                        19 FO
0000006 900 performance                                 93 NN1
0000006 910 or                                          93 CC
0000006 920 5.3                                         17 MC
0000006 930 TFLOPS                                      07 [NN2/82] NP2/16 VVZ/2
0000006 940 of                                          93 IO
0000006 950 FP64                                        19 FO
0000006 960 performance                                 93 NN1
0000006 961 ,                                           03 ,
0000006 970 more                                        96 [RRR/51] DAR/49
0000006 980 than                                        96 CSN
0000006 990 doubling                                    03 [NN1/63] VVG/37
0000006 000 and                                         93 CC
0000006 010 tripling                                    93 [NN1/74] VVG@/26
0000006 020 Tesla                                       06 [NP1/82] NN1@/18
0000006 030 K40                       >                 10 FO
0000006 031 's                        <                 03 [VBZ/93] VHZ@/5 GE/3
0000006 040 rated                                       93 [VVN/61] JJ@/39 VVD/0
0000006 050 throughput                                  93 NN1
0000006 060 on                                          93 [II/99] RP@/1
0000006 070 these                                       93 DD2
0000006 080 metrics                     ERROR?          06 [NN2/99] NN1/1
0000006 090 respectively                                03 RR
0000006 091 .                                           03 .
0000006 092 ----------------------------------------------------
0000006 100 NVIDIA                                      06 [NP1/86] NN1/14
0000006 110 has                                         93 VHZ
0000006 120 been                                        93 VBN
0000006 130 happy                                       93 JJ
0000006 140 to                                          93 [II/98] TO/2
0000006 150 crow                                        93 NN1
0000006 160 about                                       93 [II/99] RP@/1 RG%/0
0000006 170 the                                         93 AT
0000006 180 performance                                 93 NN1
0000006 190 of                                          93 IO
0000006 200 Tesla                                       06 [NP1/95] NN1@/5
0000006 210 P100                                        10 FO
0000006 211 ,                                           03 ,
0000006 220 and                                         93 CC
0000006 230 for                                         97 IF
0000006 240 good                                        97 JJ
0000006 250 reason                                      03 [NN1/100] VV0@/0
0000006 251 ,                                           03 ,
0000006 260 as                                          93 [CSA/97] II@/3 RG@/0
0000006 270 this                                        98 DD1
0000006 280 stands                                      98 VVZ
0000006 290 to                                          97 TO
0000006 300 be                                          93 VBI
0000006 310 a                                           93 AT1
0000006 320 very                                        97 RG
0000006 330 powerful                                    93 JJ
0000006 340 processor                                   93 NN1
0000006 341 .                                           03 .
0000007 001 ----------------------------------------------------
0000008 010 Paired                                      93 [VVN/90] VVD/10 JJ%/0
0000008 020 with                                        93 IW
0000008 030 the                                         93 AT
0000008 040 GP100                                       19 FO
0000008 050 GPU                                         93 NP1
0000008 060 on                                          93 [II/100] RP@/0
0000008 070 Tesla                                       06 [NP1/98] NN1@/2
0000008 080 P100                                        10 FO
0000008 090 is                                          93 VBZ
0000008 100 16GB                                        19 FO
0000008 110 of                                          93 IO
0000008 120 HBM2                                        19 FO
0000008 130 VRAM                                        06 [NP1/41] NN1/33 VV0/26
0000008 131 ,                                           03 ,
0000008 140 laid                                        03 [VVD/63] VVN/37 JJ@/0
0000008 150 out                                         93 [RP/100] II%/0
0000008 160 in                                          93 [II/100] RP@/0
0000008 170 4                                           17 MC
0000008 180 stacks                                      93 [NN2/98] VVZ@/2
0000008 190 for                                         93 [IF/100] CS%/0
0000008 200 a                                           93 AT1
0000008 210 4096-bit                                    39 [JJ/88] NN1/12
0000008 220 memory                                      93 NN1
0000008 230 bus                                         93 [NN1/99] VV0@/1
0000008 231 .                                           03 .
0000008 232 ----------------------------------------------------
0000008 240 NVIDIA                                      06 [NP1/86] NN1/14
0000008 250 quotes                                      03 [VVZ/93] NN2/7
0000008 260 P100                                        10 FO
0000008 270 as                                          93 [CSA/91] II@/8 RG@/0
0000008 280 offering                                    93 [VVG/92] NN1/7 JJ%/1
0000008 290 720GB/sec                                   63 FU
0000008 300 of                                          93 IO
0000008 310 memory                                      93 NN1
0000008 320 bandwidth                                   93 NN1
0000008 321 ,                                           03 ,
0000008 330 which                                       93 DDQ
0000008 340 works                                       93 [VVZ/100] NN/0
0000008 350 out                                         93 [RP/100] II%/0
0000008 360 to                                          93 [II/100] TO/0
0000008 370 a                                           93 AT1
0000008 380 memory                                      93 NN1
0000008 390 clock                                       93 [NN1/100] VV0@/0
0000008 400 of                                          93 IO
0000008 410 1.4Gbps                                     19 FO
0000008 411 .                                           03 .
0000008 412 ----------------------------------------------------
0000008 420 As                                          96 CSA
0000008 430 we                        >                 93 PPIS2
0000008 431 've                       <                 03 VH0
0000008 440 seen                                        93 VVN
0000008 450 with                                        93 IW
0000008 460 other                                       93 [JJ/98] NN1@/2
0000008 470 HBM                                         62 NP1
0000008 480 products                                    93 NN2
0000008 481 ,                                           03 ,
0000008 490 this                                        98 DD1
0000008 500 marks                                       98 VVZ
0000008 510 a                                           93 AT1
0000008 520 significant                                 93 JJ
0000008 530 increase                                    03 [NN1/99] VV0/1
0000008 540 in                                          93 [II/99] RP@/1
0000008 550 memory                                      93 NN1
0000008 560 bandwidth                                   93 NN1
0000008 561 ,                                           03 ,
0000008 570 more                                        96 [RRR/51] DAR/49
0000008 580 than                                        96 CSN
0000008 590 doubling                                    03 [VVG/74] NN1/26
0000008 600 NVIDIA                    >                 06 [NP1/75] NN1/25
0000008 601 's                        <                 97 GE
0000008 610 last                                        93 [MD/100] NN1%/0 VV0@/0
0000008 620 generation                                  93 NN1
0000008 630 of                                          93 IO
0000008 640 cards                                       93 NN2
0000008 641 .                                           03 .
0000009 001 ----------------------------------------------------
0000010 010 In                                          93 [II/99] RP@/1
0000010 020 their                                       93 APPGE
0000010 030 announcement                                93 NN1
0000010 031 ,                                           03 ,
0000010 040 NVIDIA                                      06 [NP1/81] NN1/19
0000010 050 also                                        93 RR
0000010 060 confirmed                                   03 [VVN/55] VVD/44 JJ@/1
0000010 070 that                                        93 [CST/95] DD1/5 RG%/0
0000010 080 Tesla                                       06 [NP1/95] NN1@/5
0000010 090 P100                                        10 FO
0000010 100 will                                        93 [VM/100] NN1@/0 VV0%/0
0000010 110 support                                     97 VVI
0000010 120 NVLink                                      06 [NP1/57] NN1/40 VV0/2
0000010 121 ,                                           03 ,
0000010 130 with                                        93 IW
0000010 140 4                                           17 MC
0000010 150 NVLink                                      06 [NN1/39] NP1/31 VV0/30
0000010 160 controllers                                 93 NN2
0000010 161 .                                           03 .
0000010 162 ----------------------------------------------------
0000010 170 Previously                                  93 RR
0000010 180 announced                                   93 [VVN/69] VVD/31 JJ%/0
0000010 181 ,                                           03 ,
0000010 190 NVLink                                      06 [NP1/64] NN1/28 VV0/8
0000010 200 will                                        93 [VM/100] NN1@/0 VV0%/0
0000010 210 allow                                       97 VVI
0000010 220 GPUs                                        04 NP2
0000010 230 to                                          97 TO
0000010 240 connect                                     97 VVI
0000010 250 to                                          93 [II/66] TO/34
0000010 260 either                                      97 RR
0000010 270 each                                        93 DD1
0000010 280 other                                       93 [JJ/74] NN1@/26
0000010 290 or                                          97 CC
0000010 300 to                                          93 [II/100] TO/0
0000010 310 supporting                                  93 [JJ/67] VVG/33
0000010 320 CPUs                                        04 NN2
0000010 321 (                                           03 (
0000010 330 OpenPOWER                                   55 [NP1/89] NN1/7 VV0/4
0000010 331 )                                           03 )
0000010 332 ,                                           03 ,
0000010 340 offering                                    93 [VVG/100] NN1/0 JJ%/0
0000010 350 a                                           93 AT1
0000010 360 higher                                      03 [JJR/100] RRR@/0
0000010 370 bandwidth                                   93 NN1
0000010 380 cache                                       93 [NN1/98] VV0%/2
0000010 390 coherent                                    93 JJ
0000010 400 link                                        93 [NN1/100] VV0/0
0000010 410 than                                        93 CSN
0000010 420 what                                        93 DDQ
0000010 430 PCIe                                        06 [NP1/93] NN1@/7
0000010 440 3                                           17 MC
0000010 450 offers                                      93 [NN2/99] VVZ@/1
0000010 451 .                                           03 .
0000010 452 ----------------------------------------------------
0000010 460 This                                        93 [DD1/100] RG%/0
0000010 470 link                                        93 [NN1/100] VV0/0
0000010 480 will                                        93 [VM/100] NN1@/0 VV0%/0
0000010 490 be                                          93 VBI
0000010 500 important                                   93 JJ
0000010 510 for                                         93 [IF/100] CS%/0
0000010 520 NVIDIA                                      06 [NN1/81] NP1/19
0000010 530 for                                         93 [IF/100] CS%/0
0000010 540 a                                           93 AT1
0000010 550 number                                      93 [NN1/100] JJR%/0 VV0%/0
0000010 560 of                                          93 IO
0000010 570 reasons                                     03 [NN2/100] VVZ%/0
0000010 571 ,                                           03 ,
0000010 580 as                                          93 [CSA/95] II@/5 RG@/0
0000010 590 their                                       93 APPGE
0000010 600 scalability                                 06 NN1
0000010 610 and                                         93 CC
0000010 620 unified                                     93 [JJ@/47] VVD/40 VVN/12
0000010 630 memory                                      93 NN1
0000010 640 plans                                       03 [NN2/98] VVZ/2
0000010 650 are                                         93 VBR
0000010 660 built                                       03 [VVN/100] VVD/0
0000010 670 around                                      93 [II/66] RP/34 RG@/0
0000010 680 its                                         93 APPGE
0000010 690 functionality                               03 NN1
0000010 691 .                                           03 .
0000011 001 ----------------------------------------------------
0000012 010 Speaking                                    93 [NN1@/55] VVG/40 JJ@/5
0000012 020 of                                          93 IO
0000012 030 functionality                               03 NN1
0000012 031 ,                                           03 ,
0000012 040 Tesla                                       06 [NP1/98] NN1@/2
0000012 050 P100                                        10 FO
0000012 060 and                                         93 CC
0000012 070 the                                         93 AT
0000012 080 underlying                                  93 [JJ/95] VVG/5
0000012 090 GP100                                       19 FO
0000012 100 GPU                                         93 NP1
0000012 110 is                                          93 VBZ
0000012 120 a                                           93 AT1
0000012 130 full-featured                               33 [JJ/76] NN1/24
0000012 140 HPC                                         62 NP1
0000012 150 GPU                                         93 NP1
0000012 151 .                                           03 .
0000012 152 ----------------------------------------------------
0000012 160 It                                          93 [PPH1/100] NN1%/0
0000012 170 supports                                    03 [VVZ/100] NN2/0
0000012 180 all                                         93 [DB/99] RR@/1
0000012 190 of                                          93 IO
0000012 200 the                                         93 AT
0000012 210 HPC-centric                                 35 JJ
0000012 220 functionality                               03 NN1
0000012 230 that                                        97 [CST/100] DD1%/0
0000012 240 the                                         93 AT
0000012 250 Tesla                                       06 [NP1/95] NN1@/5
0000012 260 K20/40/80                                   63 FU
0000012 270 embodied                                    03 [VVN/100] VVD/0
0000012 271 ,                                           03 ,
0000012 280 including                                   93 [II/94] VVG@/6
0000012 290 ECC                                         93 NP1
0000012 300 memory                                      93 NN1
0000012 310 protection                                  93 NN1
0000012 320 for                                         93 [IF/100] CS%/0
0000012 330 the                                         93 AT
0000012 340 register                                    93 [NN1/100] VV0/0
0000012 350 file                                        93 [NN1/99] VV0@/1
0000012 351 ,                                           03 ,
0000012 360 caches                                      93 NN2
0000012 361 ,                                           03 ,
0000012 370 and                                         93 CC
0000012 380 HBM2                                        19 FO
0000012 390 DRAM                                        93 NN1
0000012 391 .                                           03 .
0000012 392 ----------------------------------------------------
0000012 400 Coupled                                     93 [VVN/87] VVD/9 JJ@/3
0000012 410 with                                        93 IW
0000012 420 the                                         93 AT
0000012 430 very                                        97 RG
0000012 440 high                                        93 [JJ/82] RR@/18 NN1%/0
0000012 450 FP64                                        19 FO
0000012 460 rate                                        93 [NN1/99] VV0%/1
0000012 461 ,                                           03 ,
0000012 470 and                                         93 CC
0000012 480 it                        >                 93 PPH1
0000012 481 's                        <                 98 VBZ
0000012 490 clear                                       96 JJ
0000012 500 that                                        97 CST
0000012 510 this                                        97 DD1
0000012 520 is                                          93 VBZ
0000012 530 the                                         93 AT
0000012 540 successor                                   03 NN1
0000012 550 of                                          93 IO
0000012 560 the                                         93 AT
0000012 570 GK110/GK210                                 63 [NP1/74] JJ/16 NN1/10 VV0/0
0000012 580 GPU                                         93 NP1
0000012 581 .                                           03 .
0000013 001 ----------------------------------------------------
0000014 010 NVIDIA                    >                 06 [NP1/96] NN1/4
0000014 011 's                        <                 98 GE
0000014 020 pictures                                    93 [NN2/99] VVZ@/1
0000014 030 also                                        93 RR
0000014 040 confirm                                     93 VV0
0000014 050 that                                        97 CST
0000014 060 this                                        97 DD1
0000014 070 is                                          93 VBZ
0000014 080 using                                       03 VVG
0000014 090 their                                       93 APPGE
0000014 100 new                                         93 JJ
0000014 110 mezzanine                                   93 [JJ/93] NN1@/7
0000014 120 connector                                   93 NN1
0000014 121 ,                                           03 ,
0000014 130 with                                        93 IW
0000014 140 flat                                        03 [JJ/89] NN1/10 RR@/1
0000014 150 boards                                      93 [NN2/95] VVZ@/5
0000014 160 no                                          96 RR21
0000014 170 longer                                      96 RR22
0000014 180 on                                          93 [II/98] RP@/2
0000014 190 perpendicular                               93 [JJ/84] NN1/16
0000014 200 cards                                       93 NN2
0000014 201 .                                           03 .
0000014 202 ----------------------------------------------------
0000014 210 This                                        93 [DD1/100] RG%/0
0000014 220 is                                          93 VBZ
0000014 230 a                                           93 AT1
0000014 240 very                                        97 RG
0000014 250 HPC-centric                                 35 JJ
0000014 260 design                                      93 [NN1/100] VV0@/0
0000014 261 (                                           03 (
0000014 270 I                         >                 93 [PPIS1/93] ZZ1%/7 MC1%/0
0000014 271 'd                        <                 97 [VM/100] VHD%/0
0000014 280 expect                                      97 VVI
0000014 290 to                                          97 TO
0000014 300 see                                         97 VVI
0000014 310 plenty                                      97 PN
0000014 320 of                                          97 IO
0000014 330 PCIe                                        06 [NP1/88] NN1@/12
0000014 340 cards                                       93 NN2
0000014 350 in                                          93 [II/100] RP@/0
0000014 360 time                                        93 [NNT1/100] VV0%/0
0000014 370 as                                          96 [RR21/73] RG/19 CSA/8
0000014 380 well                                        96 [RR22/73] RR/27
0000014 381 )                                           03 )
0000014 382 ,                                           03 ,
0000014 390 but                                         93 CCB
0000014 400 again                                       93 RT
0000014 410 was                                         93 VBDZ
0000014 420 previously                                  93 RR
0000014 430 announced                                   93 [VVN/84] VVD/16 JJ%/0
0000014 440 and                                         93 CC
0000014 450 is                                          93 VBZ
0000014 460 well                                        93 [RR/100] JJ@/0 NN1@/0 VV0%/0
0000014 470 suited                                      03 [VVN/80] VVD/12 JJ/8
0000014 480 for                                         93 [IF/100] CS%/0
0000014 490 the                                         93 AT
0000014 500 market                                      93 [NN1/100] VV0/0
0000014 510 NVIDIA                                      06 [NN1/87] NP1/13
0000014 520 is                                          93 VBZ
0000014 530 going                                       93 [VVG/99] JJ%/1 NN1%/0
0000014 540 after                                       93 [CS/50] II/39 RT%/8 JJ%/3
0000014 541 ,                                           03 ,
0000014 550 where                                       93 [CS/69] RRQ/31
0000014 560 these                                       93 DD2
0000014 570 cards                                       93 NN2
0000014 580 will                                        93 [VM/100] NN1@/0 VV0%/0
0000014 590 be                                          93 VBI
0000014 600 installed                                   93 [VVN/100] JJ%/0 VVD/0
0000014 610 in                                          93 [II/95] RP@/5
0000014 620 a                                           93 AT1
0000014 630 manner                                      93 NN1
0000014 640 very                                        97 RG
0000014 650 similar                                     03 JJ
0000014 660 to                                          93 [II/98] TO/2
0000014 670 LGA                                         06 [NP1/60] NN1/40
0000014 680 CPUs                                        04 NN2
0000014 681 .                                           03 .
0000014 682 ----------------------------------------------------
0000014 690 The                                         93 AT
0000014 700 P100                                        10 FO
0000014 710 is                                          93 VBZ
0000014 720 rated                                       93 [VVN/99] JJ@/1 VVD/0
0000014 730 for                                         93 [IF/100] CS%/0
0000014 740 a                                           93 AT1
0000014 750 TDP                                         62 NP1
0000014 760 of                                          93 IO
0000014 770 300W                                        18 NNU
0000014 771 ,                                           03 ,
0000014 780 so                                          93 [CS@/57] RR/40 RG/3
0000014 790 the                                         93 AT
0000014 800 cooling                                     93 [JJ@/75] NN1@/22 VVG/3
0000014 810 requirements                                93 NN2
0000014 820 are                                         93 VBR
0000014 830 a                                           97 RR21
0000014 840 bit                                         97 RR22
0000014 850 higher                                      03 [JJR/91] RRR@/9
0000014 860 than                                        93 CSN
0000014 870 last-generation                             39 [JJ/93] NN1/7
0000014 880 cards                                       93 NN2
0000014 881 ,                                           03 ,
0000014 890 most                                        93 [DAT/100] RRT@/0 RGT/0
0000014 900 of                                          93 IO
0000014 910 which                                       93 DDQ
0000014 920 were                                        93 VBDR
0000014 930 in                                          93 [II/98] RP@/2
0000014 940 the                                         93 AT
0000014 950 230W-250W                                   39 [JJ/99] NNU/1
0000014 960 range                                       03 [NN1/100] VV0@/0
0000014 961 .                                           03 .
0000015 001 ----------------------------------------------------
0000016 010 Finally                                     93 RR
0000016 011 ,                                           03 ,
0000016 020 in                                          93 [II/99] RP@/1
0000016 030 its                                         93 APPGE
0000016 040 initial                                     93 [JJ/72] NN1/28 VV0%/0
0000016 050 implementation                              03 NN1
0000016 060 NVIDIA                                      06 [NN1/87] NP1/13
0000016 070 is                                          93 VBZ
0000016 080 focusing                                    93 [VVG/100] JJ%/0 NN1%/0
0000016 090 on                                          93 [II/87] RP@/13
0000016 100 customers                                   03 NN2
0000016 110 that                                        93 [CST/100] DD1/0 RG%/0
0000016 120 need                                        97 VV0
0000016 130 extreme                                     93 [JJ/98] NN1@/2
0000016 140 scaling                                     03 [NN1/98] VVG/2
0000016 150 capabilities                                03 NN2
0000016 151 ,                                           03 ,
0000016 160 and                                         93 CC
0000016 170 I                                           93 [PPIS1/100] ZZ1%/0 MC1%/0
0000016 180 would                     >                 93 VM
0000016 181 n't                       <                 03 XX
0000016 190 be                                          93 VBI
0000016 200 too                                         93 [RG/99] RR@/1
0000016 210 surprised                                   93 [JJ/100] VVD@/0 VVN%/0
0000016 220 if                                          93 [CS/72] CSW@/28
0000016 230 this                                        93 [DD1/100] RG%/0
0000016 240 was                                         93 VBDZ
0000016 250 in                                          96 [RR21/100] II@/0
0000016 260 part                                        96 [RR22/100] NN1/0
0000016 270 due                                         97 [II21/100] JJ@/0
0000016 280 to                                          97 [II22/100] II/0 TO/0
0000016 290 the                                         93 AT
0000016 300 margins                                     03 NN2
0000016 310 of                                          93 IO
0000016 320 that                                        93 [DD1/100] CST/0 RG%/0
0000016 330 market                                      93 [NN1/100] VV0/0
0000016 340 and                                         93 CC
0000016 350 how                                         93 [RRQ/100] RGQ@/0
0000016 360 these                                       93 DD2
0000016 370 initial                                     93 [JJ/98] NN1/2 VV0%/0
0000016 380 cards                                       93 NN2
0000016 390 will                                        93 [VM/100] NN1@/0 VV0%/0
0000016 400 be                                          93 VBI
0000016 410 in                                          93 [II/97] RP@/3
0000016 420 demand                                      93 [NN1/99] VV0/1
0000016 421 .                                           03 .
0000016 422 ----------------------------------------------------
0000016 430 NVLink                                      06 [VV0/93] NN1/5 NP1@/2
0000016 440 of                                          96 RR21
0000016 450 course                                      96 RR22
0000016 460 plays                                       93 [VVZ/100] NN2/0
0000016 470 a                                           93 AT1
0000016 480 big                                         93 [JJ/100] RR%/0
0000016 490 part                                        93 [NN1/100] RR%/0 VV0%/0
0000016 500 here                                        93 RL
0000016 501 ,                                           03 ,
0000016 510 with                                        93 IW
0000016 520 NVIDIA                                      06 [NP1/73] NN1/27
0000016 530 able                                        96 JK
0000016 540 to                                          97 TO
0000016 550 go                                          97 VVI
0000016 560 up                                          97 [II21/99] RP@/1
0000016 570 to                                          97 [II22/99] II@/1
0000016 580 8-way                                       39 [JJ/84] NN1/16
0000016 590 configurations                              04 NN2
0000016 600 thanks                                      93 [NN2/95] VVZ%/5
0000016 610 to                                          93 [II/100] TO/0
0000016 620 it                                          93 PPH1
0000016 621 .                                           03 .
0000019 001 **8;34;text                                 01 NULL
