// Seed: 2749229797
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_20 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_11;
  parameter id_12 = 1;
  assign id_6 = 1;
  logic [7:0][(  1  ) : 1] id_13 (
      .id_0 (id_10[-1]),
      .id_1 (-1),
      .id_2 (id_12),
      .id_3 (1'b0),
      .id_4 (1),
      .id_5 (-1'd0),
      .id_6 (),
      .id_7 (id_8),
      .id_8 (1),
      .id_9 (""),
      .id_10(~-1),
      .id_11(id_3),
      .id_12(1),
      .id_13(id_2)
  );
  always
  `define pp_14 0
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_1,
      id_7,
      id_8,
      id_12,
      id_6,
      id_15,
      id_12,
      id_2,
      id_11,
      id_2,
      id_4,
      id_15,
      id_12,
      id_2,
      id_12,
      id_3,
      id_15
  );
  wire id_16;
  assign id_5 = id_10;
endmodule
