Summary
======
Overall execution cycle = 2865674009
Total execution cycles per core:
- Processor 0 = 2861680586
- Processor 1 = 2760032214
- Processor 2 = 2865674009
- Processor 3 = 2778258828
======
Number of compute cycles per core:
- Processor 0 = 11337782
- Processor 1 = 11290799
- Processor 2 = 11337671
- Processor 3 = 11301515
======
Number of load/store instructions per core:
- Processor 0: Load = 1832392, Store = 744111
- Processor 1: Load = 1821846, Store = 585998
- Processor 2: Load = 1838008, Store = 766181
- Processor 3: Load = 1832174, Store = 579291
======
Number of idle cycles
- Processor 0 = 2850342804
- Processor 1 = 2748741415
- Processor 2 = 2854336338
- Processor 3 = 2766957313
======
Data cache miss rate for each core
- Processor 0 = 0.6738637602983579 (1736212/2576503)
- Processor 1 = 0.6454421465842471 (1554124/2407844)
- Processor 2 = 0.6759317392094045 (1760254/2604189)
- Processor 3 = 0.6453931531247603 (1556343/2411465)
======
Amount of Data traffic in bytes on the bus
= 9334464512
======
Number of invalidations or updates on the bus
= 626624
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2560020, numSharedAccess = 16483
- Cache 1: numPrivateAccess = 2390072, numSharedAccess = 17772
- Cache 2: numPrivateAccess = 2585097, numSharedAccess = 19092
- Cache 3: numPrivateAccess = 2394955, numSharedAccess = 16510
======
Number of times each state is entered
- Cache 0: numO = 3
- Cache 1: numO = 2
- Cache 2: numO = 3
- Cache 3: numO = 1
