Baumann, R. 2005. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans. Device Mater. Reliab. 5, 305--316.
Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002[doi>10.1109/2.976921]
D. Bertozzi , L. Benini , G. De Micheli, Error control schemes for on-chip communication links: the energy-reliability tradeoff, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.818-831, November 2006[doi>10.1109/TCAD.2005.847907]
Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., and Orshansky, M. 2006. BulletProof: A defect-tolerant CMP switch architecture. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA'06). 5--16.
Dimitrakopoulos, G., Chrysos N., and Galanopoulos K. Fast arbiters for on-chip network switches. In Proceedings of the IEEE International Conference on Computer Design (ICCD'10). 664--670.
Avijit Dutta , Nur A. Touba, Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.3-11, September 26-28, 2007
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
David Fick , Andrew DeOrio , Jin Hu , Valeria Bertacco , David Blaauw , Dennis Sylvester, Vicis: a reliable network for unreliable silicon, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630119]
Bo Fu , Paul Ampadu, On hamming product codes with type-II hybrid ARQ for on-chip interconnects, IEEE Transactions on Circuits and Systems Part I: Regular Papers, v.56 n.9, p.2042-2054, September 2009[doi>10.1109/TCSI.2009.2026679]
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks, Proceedings of the 33rd annual international symposium on Computer Architecture, p.4-15, June 17-21, 2006[doi>10.1109/ISCA.2006.6]
Teijo Lehtonen , David Wolpert , Pasi Liljeberg , Juha Plosila , Paul Ampadu, Self-adaptive system for addressing permanent errors in on-chip interconnects, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.4, p.527-540, April 2010[doi>10.1109/TVLSI.2009.2013711]
R. E. Lyons , W. Vanderkulk, The use of triple-modular redundancy to improve computer reliability, IBM Journal of Research and Development, v.6 n.2, p.200-209, April 1962[doi>10.1147/rd.62.0200]
Mahatme, N. N., Chatterjee, I., Bhuva, B. L., Ahlbin, J., Massengill, L. W., and Shuler, R. 2010. Analysis of soft error rates in combinational and sequential logic and implications of hardening for advanced technologies. In Proceedings of the IEEE International Reliability Physics Symposium. 1031--1035.
Mediratta, S. D. and Draper, J. 2007. Characterization of a fault-tolerant NoC router. In Proceedings of the IEEE International Symposium on Circuits and Systems (IISCAS'07). 381--384.
Srinivasan Murali , Theocharis Theocharides , N. Vijaykrishnan , Mary Jane Irwin , Luca Benini , Giovanni De Micheli, Analysis of Error Recovery Schemes for Networks on Chips, IEEE Design & Test, v.22 n.5, p.434-442, September 2005[doi>10.1109/MDT.2005.104]
John D. Owens , William J. Dally , Ron Ho , D. N.  (Jay) Jayasimha , Stephen W. Keckler , Li-Shiuan Peh, Research Challenges for On-Chip Interconnection Networks, IEEE Micro, v.27 n.5, p.96-108, September 2007[doi>10.1109/MM.2007.91]
Maurizio Palesi , Shashi Kumar , Vincenzo Catania, Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.3, p.426-440, March 2010[doi>10.1109/TCAD.2010.2041851]
Parsec Benchmark. http://parsec.cs.princeton.edu.
Predictive Technology Model {Online}: http://www.eas.asu.edu/∼ptm.
Rohit Sunkam Ramanujam , Vassos Soteriou , Bill Lin , Li-Shiuan Peh, Design of a High-Throughput Distributed Shared-Buffer NoC Router, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.69-78, May 03-06, 2010[doi>10.1109/NOCS.2010.17]
S. Rodrigo , J. Flich , A. Roca , S. Medardoni , D. Bertozzi , J. Camacho , F. Silla , J. Duato, Addressing Manufacturing Challenges with Cost-Efficient Fault Tolerant Routing, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.25-32, May 03-06, 2010[doi>10.1109/NOCS.2010.12]
Salminen, E., Kulmala, A. and Hämäläinen, T. D. 2008. Survey of network-on-chip proposals White Paper, OCP-IP, 1--13.
Sanusi, A. and Bayoumi, M. A. 2009. Smart-flooding: A novel scheme for fault-tolerant NoCs. In Proceedings of the IEEE International SoC Conference. 259--262.
Saeed Shamshiri , Kwang-Ting Cheng, Yield and Cost Analysis of a Reliable NoC, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.173-178, May 03-07, 2009[doi>10.1109/VTS.2009.34]
Srinivasa R. Sridhara , Naresh R. Shanbhag, Coding for system-on-chip networks: a unified framework, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.655-667, June 2005[doi>10.1109/TVLSI.2005.848816]
Vangal, S., Howard, J., et al. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE J. Solid-State Circuits 43, 1, 29--41.
Aditya Yanamandra , Soumya Eachempati , Niranjan Soundararajan , Vijaykrishnan Narayanan , Mary Jane Irwin , Ramakrishnan Krishnan, Optimizing power and performance for reliable on-chip networks, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Qiaoyan Yu , Paul Ampadu, Transient and Permanent Error Co-management Method for Reliable Networks-on-Chip, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.145-154, May 03-06, 2010[doi>10.1109/NOCS.2010.24]
Yu, Q., Zhang, B., Li, Y., and Ampadu, P. 2010. Error control integration scheme for reliable NoC. In Proceedings of the IEEE International Symposium on Circuits and Systems (IISCAS'10). 3893--3896.
