Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/PruebaTipografia_isim_beh.exe -prj C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/PruebaTipografia_beh.prj work.PruebaTipografia work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/Mux16x1.v" into library work
Analyzing Verilog file "C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/FontRomNum16x16.v" into library work
Analyzing Verilog file "C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/NumerosTiempo.v" into library work
Analyzing Verilog file "C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/PruebaTipografia.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FontRomNum16x16
Compiling module Mux16x1
Compiling module NumerosTiempo
Compiling module PruebaTipografia
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/GSeJas-Desktop/Dropbox/Lab digitales/New/ControladorPS2/PruebaTipografia_isim_beh.exe
Fuse Memory Usage: 27460 KB
Fuse CPU Usage: 733 ms
