#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep  1 21:40:03 2023
# Process ID: 23240
# Current directory: D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1
# Command line: vivado.exe -log teach_soc_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source teach_soc_top.tcl
# Log file: D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/teach_soc_top.vds
# Journal file: D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source teach_soc_top.tcl -notrace
Command: synth_design -top teach_soc_top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4780 
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module control [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:3]
WARNING: [Synth 8-976] ram_rd has already been declared [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:133]
WARNING: [Synth 8-2654] second declaration of ram_rd ignored [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:133]
INFO: [Synth 8-994] ram_rd is declared here [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:70]
WARNING: [Synth 8-976] alu_src_e has already been declared [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:142]
WARNING: [Synth 8-2654] second declaration of alu_src_e ignored [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:142]
INFO: [Synth 8-994] alu_src_e is declared here [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:118]
WARNING: [Synth 8-976] reg_dst_e has already been declared [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:143]
WARNING: [Synth 8-2654] second declaration of reg_dst_e ignored [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:143]
INFO: [Synth 8-994] reg_dst_e is declared here [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:114]
WARNING: [Synth 8-2490] overwriting previous definition of module D_E [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module E_M [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module F_D [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module M_W [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module RAM [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:29]
WARNING: [Synth 8-2490] overwriting previous definition of module judge_is_jmp [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:61]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_32 [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:115]
WARNING: [Synth 8-2490] overwriting previous definition of module mux2_1_5 [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:139]
WARNING: [Synth 8-2490] overwriting previous definition of module ROM [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:162]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus4 [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:187]
WARNING: [Synth 8-2490] overwriting previous definition of module is_stall [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:210]
WARNING: [Synth 8-2490] overwriting previous definition of module pc_plus [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:235]
WARNING: [Synth 8-2490] overwriting previous definition of module PC [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:265]
WARNING: [Synth 8-2490] overwriting previous definition of module cpu_part [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:292]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_32 [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module jal_mux_5 [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module pre_read [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module regfile [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module signextend [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 855.027 ; gain = 241.598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'teach_soc_top' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (1#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/clk_pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:33]
INFO: [Synth 8-6157] synthesizing module 'pre_read' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pre_read' (2#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pre_read.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_32' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:115]
INFO: [Synth 8-226] default block is never used [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:126]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_32' (3#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:115]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:265]
INFO: [Synth 8-6155] done synthesizing module 'PC' (4#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:265]
INFO: [Synth 8-6157] synthesizing module 'pc_plus4' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:187]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus4' (5#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:187]
INFO: [Synth 8-6157] synthesizing module 'F_D' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v:23]
INFO: [Synth 8-6155] done synthesizing module 'F_D' (6#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (7#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_32' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_32' (8#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:1]
INFO: [Synth 8-6157] synthesizing module 'jal_mux_5' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'jal_mux_5' (9#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jal_mux.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'src2' does not match port width (5) of module 'jal_mux_5' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'regfile' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'signextend' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'signextend' (11#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signextend.v:3]
INFO: [Synth 8-6157] synthesizing module 'forwarding_unit' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v:68]
INFO: [Synth 8-6155] done synthesizing module 'forwarding_unit' (12#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/forwarding_unit .v:3]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_5' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:139]
INFO: [Synth 8-226] default block is never used [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:150]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_5' (13#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:139]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v:18]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'pc_plus' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:235]
INFO: [Synth 8-6155] done synthesizing module 'pc_plus' (15#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:235]
WARNING: [Synth 8-689] width (4) of port connection 'select' does not match port width (1) of module 'mux2_1_32' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:398]
INFO: [Synth 8-6157] synthesizing module 'judge_is_jmp' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:61]
INFO: [Synth 8-6155] done synthesizing module 'judge_is_jmp' (16#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu_part.v:61]
INFO: [Synth 8-6157] synthesizing module 'D_E' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_E' (17#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/D_E.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'reg_dst_e' does not match port width (5) of module 'D_E' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:439]
INFO: [Synth 8-6157] synthesizing module 'E_M' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v:23]
INFO: [Synth 8-6155] done synthesizing module 'E_M' (18#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/E_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'M_W' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'M_W' (19#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/M_W.v:23]
WARNING: [Synth 8-3848] Net inst_sram_wdata in module/entity mycpu_top does not have driver. [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (20#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/cpu.v:33]
WARNING: [Synth 8-7023] instance 'cpu' of module 'mycpu_top' has 18 connections declared, but only 17 given [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:66]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (21#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bridge_1x2' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bridge_1x2' (22#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/bridge/bridge_1x2.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (23#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/.Xil/Vivado-23240-DESKTOP-J9AK86M/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v:17]
INFO: [Synth 8-226] default block is never used [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v:292]
INFO: [Synth 8-226] default block is never used [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v:323]
INFO: [Synth 8-226] default block is never used [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v:343]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (24#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/confreg/confeg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'teach_soc_top' (25#1) [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/teach_soc_top.v:7]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 909.113 ; gain = 295.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 909.113 ; gain = 295.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 909.113 ; gain = 295.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 909.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Finished Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/data_ram/data_ram/data_ram_in_context.xdc] for cell 'data_ram'
Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Finished Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/inst_ram/inst_ram/inst_ram_in_context.xdc] for cell 'inst_ram'
Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Finished Parsing XDC File [d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc] for cell 'clk_pll'
Parsing XDC File [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc]
Finished Parsing XDC File [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/constrs_1/new/teach_soc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/teach_soc_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/teach_soc_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1038.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/ip/clk_pll/clk_pll/clk_pll_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for data_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rt_d_reg[4:0]' into 'addr2_reg[4:0]' [D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/F_D.v:71]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	               26 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  13 Input     13 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 47    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pre_read 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2_1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module pc_plus4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module F_D 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input     13 Bit        Muxes := 1     
	  15 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module jal_mux_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module jal_mux_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module signextend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module forwarding_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     66 Bit        Muxes := 7     
	   4 Input     66 Bit        Muxes := 1     
Module mux2_1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module pc_plus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module judge_is_jmp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module D_E 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	               26 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module E_M 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module M_W 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mycpu_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module bridge_1x2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module confreg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[31]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[30]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[29]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[28]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[27]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[26]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[25]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[24]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[23]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[22]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[21]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[20]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[19]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[18]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[17]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[16]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[15]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[14]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[13]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[12]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[11]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[10]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[9]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[8]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[7]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[6]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[5]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[4]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[3]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[2]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[1]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port inst_sram_wdata[0]
WARNING: [Synth 8-3331] design mycpu_top has unconnected port int
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[16]' (FDC) to 'cpu/d_e/imm_e_reg[17]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[17]' (FDC) to 'cpu/d_e/imm_e_reg[18]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[18]' (FDC) to 'cpu/d_e/imm_e_reg[19]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[19]' (FDC) to 'cpu/d_e/imm_e_reg[20]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[20]' (FDC) to 'cpu/d_e/imm_e_reg[21]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[21]' (FDC) to 'cpu/d_e/imm_e_reg[22]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[22]' (FDC) to 'cpu/d_e/imm_e_reg[23]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[23]' (FDC) to 'cpu/d_e/imm_e_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[24]' (FDC) to 'cpu/d_e/imm_e_reg[25]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[25]' (FDC) to 'cpu/d_e/imm_e_reg[26]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[26]' (FDC) to 'cpu/d_e/imm_e_reg[27]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[27]' (FDC) to 'cpu/d_e/imm_e_reg[28]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[28]' (FDC) to 'cpu/d_e/imm_e_reg[29]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[29]' (FDC) to 'cpu/d_e/imm_e_reg[30]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[30]' (FDC) to 'cpu/d_e/imm_e_reg[31]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/mem_write_e_reg[0]' (FDC) to 'cpu/d_e/mem_write_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/mem_write_e_reg[1]' (FDC) to 'cpu/d_e/mem_write_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/mem_write_e_reg[2]' (FDC) to 'cpu/d_e/mem_write_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/e_m/mem_write_m_reg[0]' (FDC) to 'cpu/e_m/mem_write_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/e_m/mem_write_m_reg[1]' (FDC) to 'cpu/e_m/mem_write_m_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/e_m/mem_write_m_reg[2]' (FDC) to 'cpu/e_m/mem_write_m_reg[3]'
INFO: [Synth 8-3886] merging instance 'confreg/scan_enable_reg[0]' (FDR) to 'confreg/scan_enable_reg[4]'
INFO: [Synth 8-3886] merging instance 'confreg/scan_enable_reg[1]' (FDR) to 'confreg/scan_enable_reg[5]'
INFO: [Synth 8-3886] merging instance 'confreg/scan_enable_reg[2]' (FDR) to 'confreg/scan_enable_reg[6]'
INFO: [Synth 8-3886] merging instance 'confreg/scan_enable_reg[3]' (FDR) to 'confreg/scan_enable_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[14]' (FDC) to 'cpu/f_d/imm_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[15]' (FDC) to 'cpu/f_d/imm_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[2]' (FDC) to 'cpu/f_d/imm_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[3]' (FDC) to 'cpu/f_d/imm_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[4]' (FDC) to 'cpu/f_d/imm_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[5]' (FDC) to 'cpu/f_d/imm_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[6]' (FDC) to 'cpu/f_d/imm_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[7]' (FDC) to 'cpu/f_d/imm_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[8]' (FDC) to 'cpu/f_d/imm_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[9]' (FDC) to 'cpu/f_d/imm_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[10]' (FDC) to 'cpu/f_d/imm_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[11]' (FDC) to 'cpu/f_d/imm_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[12]' (FDC) to 'cpu/f_d/imm_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[13]' (FDC) to 'cpu/f_d/imm_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/PC_plus4_d_reg[0]' (FDC) to 'cpu/f_d/debug_wb_pc_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[0]' (FDC) to 'cpu/f_d/imm_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[1]' (FDC) to 'cpu/f_d/imm_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[14]' (FDC) to 'cpu/d_e/imm_e_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[15]' (FDC) to 'cpu/d_e/imm_e_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[2]' (FDC) to 'cpu/d_e/imm_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[3]' (FDC) to 'cpu/d_e/imm_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[4]' (FDC) to 'cpu/d_e/imm_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[5]' (FDC) to 'cpu/d_e/imm_e_reg[5]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[6]' (FDC) to 'cpu/d_e/imm_e_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[7]' (FDC) to 'cpu/d_e/imm_e_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[8]' (FDC) to 'cpu/d_e/imm_e_reg[8]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[9]' (FDC) to 'cpu/d_e/imm_e_reg[9]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[10]' (FDC) to 'cpu/d_e/imm_e_reg[10]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[11]' (FDC) to 'cpu/d_e/imm_e_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[12]' (FDC) to 'cpu/d_e/imm_e_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[13]' (FDC) to 'cpu/d_e/imm_e_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/PC_plus4_e_reg[0]' (FDC) to 'cpu/d_e/debug_wb_pc_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[0]' (FDC) to 'cpu/d_e/imm_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[1]' (FDC) to 'cpu/d_e/imm_e_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1038.848 ; gain = 425.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[16]' (FDC) to 'cpu/f_d/addr2_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[17]' (FDC) to 'cpu/f_d/addr2_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[18]' (FDC) to 'cpu/f_d/addr2_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[19]' (FDC) to 'cpu/f_d/addr2_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[20]' (FDC) to 'cpu/f_d/addr2_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[21]' (FDC) to 'cpu/f_d/addr1_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[22]' (FDC) to 'cpu/f_d/addr1_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[23]' (FDC) to 'cpu/f_d/addr1_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[24]' (FDC) to 'cpu/f_d/addr1_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/jmp_addr_d_reg[25]' (FDC) to 'cpu/f_d/addr1_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[16]' (FDC) to 'cpu/d_e/rt_e_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[17]' (FDC) to 'cpu/d_e/rt_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[18]' (FDC) to 'cpu/d_e/rt_e_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[19]' (FDC) to 'cpu/d_e/rt_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/jmp_addr_e_reg[20]' (FDC) to 'cpu/d_e/rt_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/rd_d_reg[3]' (FDC) to 'cpu/f_d/imm_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/rd_d_reg[4]' (FDC) to 'cpu/f_d/imm_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/rd_d_reg[2]' (FDC) to 'cpu/f_d/imm_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/rd_d_reg[0]' (FDC) to 'cpu/f_d/imm_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/rd_d_reg[1]' (FDC) to 'cpu/f_d/imm_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/imm_reg[9]' (FDC) to 'cpu/f_d/shamt_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/imm_reg[7]' (FDC) to 'cpu/f_d/shamt_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/shamt_d_reg[0]' (FDC) to 'cpu/f_d/imm_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/imm_reg[10]' (FDC) to 'cpu/f_d/shamt_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/f_d/imm_reg[8]' (FDC) to 'cpu/f_d/shamt_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/rd_e_reg[3]' (FDC) to 'cpu/d_e/imm_e_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/rd_e_reg[4]' (FDC) to 'cpu/d_e/imm_e_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/rd_e_reg[2]' (FDC) to 'cpu/d_e/imm_e_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/rd_e_reg[0]' (FDC) to 'cpu/d_e/imm_e_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/rd_e_reg[1]' (FDC) to 'cpu/d_e/imm_e_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[9]' (FDC) to 'cpu/d_e/shamt_e_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[7]' (FDC) to 'cpu/d_e/shamt_e_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/shamt_e_reg[0]' (FDC) to 'cpu/d_e/imm_e_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[10]' (FDC) to 'cpu/d_e/shamt_e_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu/d_e/imm_e_reg[8]' (FDC) to 'cpu/d_e/shamt_e_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1079.727 ; gain = 466.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_pll       |         1|
|2     |inst_ram      |         1|
|3     |data_ram      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_pll  |     1|
|2     |data_ram |     1|
|3     |inst_ram |     1|
|4     |CARRY4   |    82|
|5     |LUT1     |    10|
|6     |LUT2     |    87|
|7     |LUT3     |   103|
|8     |LUT4     |    63|
|9     |LUT5     |   266|
|10    |LUT6     |  1195|
|11    |MUXF7    |   256|
|12    |FDCE     |  1467|
|13    |FDRE     |   285|
|14    |FDSE     |     9|
|15    |IBUF     |    14|
|16    |OBUF     |    30|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------+------------+------+
|      |Instance                  |Module      |Cells |
+------+--------------------------+------------+------+
|1     |top                       |            |  3932|
|2     |  bridge_1x2              |bridge_1x2  |     2|
|3     |  confreg                 |confreg     |   303|
|4     |  cpu                     |mycpu_top   |  3518|
|5     |    cpu_pc                |PC          |    41|
|6     |    cpu_pre_read          |pre_read    |    37|
|7     |    cpu_regfile           |regfile     |  1857|
|8     |    d_e                   |D_E         |   812|
|9     |    e_m                   |E_M         |   214|
|10    |    f_d                   |F_D         |   266|
|11    |    jal_mux_addr          |jal_mux_5   |     5|
|12    |    jal_mux_data          |jal_mux_32  |    63|
|13    |    m_w                   |M_W         |    70|
|14    |    mux_choos_ram_addr    |mux2_1_32   |    16|
|15    |    mux_choose_alu_src    |mux2_1_32_0 |    32|
|16    |    mux_choose_pc         |mux2_1_32_1 |    32|
|17    |    mux_choose_rd2        |mux2_1_32_2 |    32|
|18    |    mux_choose_result_src |mux2_1_32_3 |    32|
+------+--------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1085.230 ; gain = 342.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1085.230 ; gain = 471.801
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1085.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 338 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1085.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1085.230 ; gain = 747.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1085.230 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/thisyear/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/teach_soc_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file teach_soc_top_utilization_synth.rpt -pb teach_soc_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep  1 21:40:37 2023...
