{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697337924097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697337924104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 20:45:23 2023 " "Processing started: Sat Oct 14 20:45:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697337924104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337924104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica08 -c Practica08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica08 -c Practica08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337924104 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697337924836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697337924836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-behaivoral " "Found design unit 1: RX-behaivoral" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697337935736 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697337935736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RX " "Elaborating entity \"RX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697337935782 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q RX.vhd(234) " "VHDL Process Statement warning at RX.vhd(234): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697337935789 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qum RX.vhd(256) " "VHDL Process Statement warning at RX.vhd(256): signal \"Qum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697337935790 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qdm RX.vhd(271) " "VHDL Process Statement warning at RX.vhd(271): signal \"Qdm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697337935790 "|RX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "value1 RX.vhd(212) " "VHDL Process Statement warning at RX.vhd(212): inferring latch(es) for signal or variable \"value1\", which holds its previous value in one or more paths through the process" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1697337935791 "|RX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n RX.vhd(337) " "VHDL Process Statement warning at RX.vhd(337): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697337935792 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[0\] RX.vhd(212) " "Inferred latch for \"value1\[0\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[1\] RX.vhd(212) " "Inferred latch for \"value1\[1\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[2\] RX.vhd(212) " "Inferred latch for \"value1\[2\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[3\] RX.vhd(212) " "Inferred latch for \"value1\[3\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[4\] RX.vhd(212) " "Inferred latch for \"value1\[4\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[5\] RX.vhd(212) " "Inferred latch for \"value1\[5\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[6\] RX.vhd(212) " "Inferred latch for \"value1\[6\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value1\[7\] RX.vhd(212) " "Inferred latch for \"value1\[7\]\" at RX.vhd(212)" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337935796 "|RX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1697337936339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1697337936339 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[0\]~reg0 D2\[0\]~reg0_emulated D2\[0\]~1 " "Register \"D2\[0\]~reg0\" is converted into an equivalent circuit using register \"D2\[0\]~reg0_emulated\" and latch \"D2\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[1\]~reg0 D2\[1\]~reg0_emulated D2\[1\]~6 " "Register \"D2\[1\]~reg0\" is converted into an equivalent circuit using register \"D2\[1\]~reg0_emulated\" and latch \"D2\[1\]~6\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[2\]~reg0 D2\[2\]~reg0_emulated D2\[2\]~11 " "Register \"D2\[2\]~reg0\" is converted into an equivalent circuit using register \"D2\[2\]~reg0_emulated\" and latch \"D2\[2\]~11\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[3\]~reg0 D2\[3\]~reg0_emulated D2\[3\]~16 " "Register \"D2\[3\]~reg0\" is converted into an equivalent circuit using register \"D2\[3\]~reg0_emulated\" and latch \"D2\[3\]~16\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[4\]~reg0 D2\[4\]~reg0_emulated D2\[4\]~21 " "Register \"D2\[4\]~reg0\" is converted into an equivalent circuit using register \"D2\[4\]~reg0_emulated\" and latch \"D2\[4\]~21\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[5\]~reg0 D2\[5\]~reg0_emulated D2\[5\]~26 " "Register \"D2\[5\]~reg0\" is converted into an equivalent circuit using register \"D2\[5\]~reg0_emulated\" and latch \"D2\[5\]~26\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D2\[6\]~reg0 D2\[6\]~reg0_emulated D2\[6\]~31 " "Register \"D2\[6\]~reg0\" is converted into an equivalent circuit using register \"D2\[6\]~reg0_emulated\" and latch \"D2\[6\]~31\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D2[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[0\]~reg0 D3\[0\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[0\]~reg0\" is converted into an equivalent circuit using register \"D3\[0\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[1\]~reg0 D3\[1\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[1\]~reg0\" is converted into an equivalent circuit using register \"D3\[1\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[2\]~reg0 D3\[2\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[2\]~reg0\" is converted into an equivalent circuit using register \"D3\[2\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[4\]~reg0 D3\[4\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[4\]~reg0\" is converted into an equivalent circuit using register \"D3\[4\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[5\]~reg0 D3\[5\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[5\]~reg0\" is converted into an equivalent circuit using register \"D3\[5\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D3\[6\]~reg0 D3\[6\]~reg0_emulated D3\[0\]~1 " "Register \"D3\[6\]~reg0\" is converted into an equivalent circuit using register \"D3\[6\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D3[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[2\]~reg0 D4\[2\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[2\]~reg0\" is converted into an equivalent circuit using register \"D4\[2\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D4[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[4\]~reg0 D4\[4\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[4\]~reg0\" is converted into an equivalent circuit using register \"D4\[4\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D4[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "D4\[6\]~reg0 D4\[6\]~reg0_emulated D3\[0\]~1 " "Register \"D4\[6\]~reg0\" is converted into an equivalent circuit using register \"D4\[6\]~reg0_emulated\" and latch \"D3\[0\]~1\"" {  } { { "RX.vhd" "" { Text "C:/Users/carlo/OneDrive/Escritorio/2024-1/VLSI/Practica08/RX.vhd" 245 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1697337936339 "|RX|D4[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1697337936339 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697337936478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697337936835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697337936955 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697337936955 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697337937027 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697337937027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "331 " "Implemented 331 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697337937027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697337937027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697337937043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 20:45:37 2023 " "Processing ended: Sat Oct 14 20:45:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697337937043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697337937043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697337937043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697337937043 ""}
