Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/34-openroad-detailedplacement/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Configuring cts characterization…
+ configure_cts_characterization 
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clkA
[INFO] Running Clock Tree Synthesis…
+ clock_tree_synthesis -buf_list sg13g2_buf_8 sg13g2_buf_4 sg13g2_buf_2 -root_buf sg13g2_buf_16 -sink_clustering_enable
[INFO CTS-0050] Root buffer is sg13g2_buf_16.
[INFO CTS-0051] Sink buffer is sg13g2_buf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_2
                    sg13g2_buf_4
                    sg13g2_buf_8
[INFO CTS-0049] Characterization buffer is sg13g2_buf_8.
[INFO CTS-0007] Net "clkA" found for clock "clkA".
[INFO CTS-0010]  Clock net "clkA" has 755 sinks.
[INFO CTS-0007] Net "spi_sclk" found for clock "spi_sclk".
[INFO CTS-0010]  Clock net "spi_sclk" has 49 sinks.
[WARNING CTS-0041] Net "net1640" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1639" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1638" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1637" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1636" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1635" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1634" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1633" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1632" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1631" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1630" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1629" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "net1628" has 1 sinks. Skipping...
[INFO CTS-0008] TritonCTS found 2 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clkA.
[INFO CTS-0028]  Total number of sinks: 755.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 66.
[INFO CTS-0024]  Normalized sink region: [(2.55944, 1.97607), (27.0776, 26.9822)].
[INFO CTS-0025]     Width:  24.5182.
[INFO CTS-0026]     Height: 25.0062.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 33
    Sub-region size: 24.5182 X 12.5031
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 17
    Sub-region size: 12.2591 X 12.5031
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 12.2591 X 6.2515
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 5
    Sub-region size: 6.1295 X 6.2515
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 66.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net spi_sclk.
[INFO CTS-0028]  Total number of sinks: 49.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0023]  Original sink region: [(315360, 198240), (387347, 283085)].
[INFO CTS-0024]  Normalized sink region: [(16.6857, 10.4889), (20.4946, 14.978)].
[INFO CTS-0025]     Width:  3.8088.
[INFO CTS-0026]     Height: 4.4892.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 25
    Sub-region size: 3.8088 X 2.2446
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 1.9044 X 2.2446
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 7
    Sub-region size: 1.9044 X 1.1223
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0018]     Created 83 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 83 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:14, 5:3, 6:1, 7:1, 8:2, 9:4, 10:9, 11:14, 12:13, 13:14, 14:4, 15:1, 16:2..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0018]     Created 9 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 9 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:7, 7:1..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0098] Clock net "clkA"
[INFO CTS-0099]  Sinks 807
[INFO CTS-0100]  Leaf buffers 66
[INFO CTS-0101]  Average sink wire length 811.99 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 52
[INFO CTS-0098] Clock net "spi_sclk"
[INFO CTS-0099]  Sinks 56
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 266.87 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 7
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 2937um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 328 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Clock buffer                            115    2921.18
  Timing Repair Buffer                   1043    7569.68
  Inverter                                384    2090.19
  Clock inverter                           49     348.36
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 13779  169646.40
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.sdc'…
[INFO] Legalizing…
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement       2205.5 u
average displacement        0.2 u
max displacement           16.7 u
original HPWL          314980.5 u
legalized HPWL         323085.5 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 5267 instances
[INFO DPL-0021] HPWL before          323085.5 u
[INFO DPL-0022] HPWL after           316508.8 u
[INFO DPL-0023] HPWL delta               -2.0 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 0 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Buffer                                    4      29.03
  Clock buffer                            115    2921.18
  Timing Repair Buffer                   1043    7569.68
  Inverter                                384    2090.19
  Clock inverter                           49     348.36
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 13779  169646.40
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/35-openroad-cts/top.sdc'…
%OL_CREATE_REPORT cts.rpt
Total number of Clock Roots: 2.
Total number of Buffers Inserted: 92.
Total number of Clock Subnets: 92.
Total number of Sinks: 804.
Cells used:
  sg13g2_buf_16: 10
  sg13g2_buf_8: 82
Dummys used:
  sg13g2_buf_4: 1
  sg13g2_buf_8: 22
  sg13g2_inv_1: 17
  sg13g2_inv_2: 10
  sg13g2_inv_4: 7
  sg13g2_inv_8: 2
%OL_END_REPORT
