# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-1062.12.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do compile.do
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package constants
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling configuration cfg_rf_beh
# -- Loading entity register_file
# -- Loading architecture a of register_file
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package numeric_std
# -- Loading package std_logic_unsigned
# -- Loading package constants
# -- Compiling entity tb_rf
# -- Compiling architecture test of tb_rf
# ** Warning: [4] ../../tb/TB_a.b.b.a-registerfile2.vhd(30): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] ../../tb/TB_a.b.b.a-registerfile2.vhd(31): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# vsim work.tb_RF 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.constants
# Loading work.tb_rf(test)#1
# Loading work.register_file(a)#1
add wave *
write format wave -window .main_pane.mdi.interior.cs.vm.paneset.cli_0.wf.clip.cs.pw.wf /home/ms21.21/Desktop/GR21_DLX/sim/RF2/wave.do
run 200 ns
