/// Auto-generated bit field definitions for Ethernet_DMA
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::ethernet_dma {

using namespace alloy::hal::bitfields;

// ============================================================================
// Ethernet_DMA Bit Field Definitions
// ============================================================================

/// DMABMR - Ethernet DMA bus mode register
namespace dmabmr {
    /// SR
    /// Position: 0, Width: 1
    using SR = BitField<0, 1>;
    constexpr uint32_t SR_Pos = 0;
    constexpr uint32_t SR_Msk = SR::mask;

    /// DA
    /// Position: 1, Width: 1
    using DA = BitField<1, 1>;
    constexpr uint32_t DA_Pos = 1;
    constexpr uint32_t DA_Msk = DA::mask;

    /// DSL
    /// Position: 2, Width: 5
    using DSL = BitField<2, 5>;
    constexpr uint32_t DSL_Pos = 2;
    constexpr uint32_t DSL_Msk = DSL::mask;

    /// EDFE
    /// Position: 7, Width: 1
    using EDFE = BitField<7, 1>;
    constexpr uint32_t EDFE_Pos = 7;
    constexpr uint32_t EDFE_Msk = EDFE::mask;

    /// PBL
    /// Position: 8, Width: 6
    using PBL = BitField<8, 6>;
    constexpr uint32_t PBL_Pos = 8;
    constexpr uint32_t PBL_Msk = PBL::mask;

    /// RTPR
    /// Position: 14, Width: 2
    using RTPR = BitField<14, 2>;
    constexpr uint32_t RTPR_Pos = 14;
    constexpr uint32_t RTPR_Msk = RTPR::mask;

    /// FB
    /// Position: 16, Width: 1
    using FB = BitField<16, 1>;
    constexpr uint32_t FB_Pos = 16;
    constexpr uint32_t FB_Msk = FB::mask;

    /// RDP
    /// Position: 17, Width: 6
    using RDP = BitField<17, 6>;
    constexpr uint32_t RDP_Pos = 17;
    constexpr uint32_t RDP_Msk = RDP::mask;

    /// USP
    /// Position: 23, Width: 1
    using USP = BitField<23, 1>;
    constexpr uint32_t USP_Pos = 23;
    constexpr uint32_t USP_Msk = USP::mask;

    /// FPM
    /// Position: 24, Width: 1
    using FPM = BitField<24, 1>;
    constexpr uint32_t FPM_Pos = 24;
    constexpr uint32_t FPM_Msk = FPM::mask;

    /// AAB
    /// Position: 25, Width: 1
    using AAB = BitField<25, 1>;
    constexpr uint32_t AAB_Pos = 25;
    constexpr uint32_t AAB_Msk = AAB::mask;

    /// MB
    /// Position: 26, Width: 1
    using MB = BitField<26, 1>;
    constexpr uint32_t MB_Pos = 26;
    constexpr uint32_t MB_Msk = MB::mask;

}  // namespace dmabmr

/// DMATPDR - Ethernet DMA transmit poll demand
          register
namespace dmatpdr {
    /// TPD
    /// Position: 0, Width: 32
    using TPD = BitField<0, 32>;
    constexpr uint32_t TPD_Pos = 0;
    constexpr uint32_t TPD_Msk = TPD::mask;

}  // namespace dmatpdr

/// DMARPDR - EHERNET DMA receive poll demand
          register
namespace dmarpdr {
    /// RPD
    /// Position: 0, Width: 32
    using RPD = BitField<0, 32>;
    constexpr uint32_t RPD_Pos = 0;
    constexpr uint32_t RPD_Msk = RPD::mask;

}  // namespace dmarpdr

/// DMARDLAR - Ethernet DMA receive descriptor list address
          register
namespace dmardlar {
    /// SRL
    /// Position: 0, Width: 32
    using SRL = BitField<0, 32>;
    constexpr uint32_t SRL_Pos = 0;
    constexpr uint32_t SRL_Msk = SRL::mask;

}  // namespace dmardlar

/// DMATDLAR - Ethernet DMA transmit descriptor list
          address register
namespace dmatdlar {
    /// STL
    /// Position: 0, Width: 32
    using STL = BitField<0, 32>;
    constexpr uint32_t STL_Pos = 0;
    constexpr uint32_t STL_Msk = STL::mask;

}  // namespace dmatdlar

/// DMASR - Ethernet DMA status register
namespace dmasr {
    /// TS
    /// Position: 0, Width: 1
    /// Access: read-write
    using TS = BitField<0, 1>;
    constexpr uint32_t TS_Pos = 0;
    constexpr uint32_t TS_Msk = TS::mask;

    /// TPSS
    /// Position: 1, Width: 1
    /// Access: read-write
    using TPSS = BitField<1, 1>;
    constexpr uint32_t TPSS_Pos = 1;
    constexpr uint32_t TPSS_Msk = TPSS::mask;

    /// TBUS
    /// Position: 2, Width: 1
    /// Access: read-write
    using TBUS = BitField<2, 1>;
    constexpr uint32_t TBUS_Pos = 2;
    constexpr uint32_t TBUS_Msk = TBUS::mask;

    /// TJTS
    /// Position: 3, Width: 1
    /// Access: read-write
    using TJTS = BitField<3, 1>;
    constexpr uint32_t TJTS_Pos = 3;
    constexpr uint32_t TJTS_Msk = TJTS::mask;

    /// ROS
    /// Position: 4, Width: 1
    /// Access: read-write
    using ROS = BitField<4, 1>;
    constexpr uint32_t ROS_Pos = 4;
    constexpr uint32_t ROS_Msk = ROS::mask;

    /// TUS
    /// Position: 5, Width: 1
    /// Access: read-write
    using TUS = BitField<5, 1>;
    constexpr uint32_t TUS_Pos = 5;
    constexpr uint32_t TUS_Msk = TUS::mask;

    /// RS
    /// Position: 6, Width: 1
    /// Access: read-write
    using RS = BitField<6, 1>;
    constexpr uint32_t RS_Pos = 6;
    constexpr uint32_t RS_Msk = RS::mask;

    /// RBUS
    /// Position: 7, Width: 1
    /// Access: read-write
    using RBUS = BitField<7, 1>;
    constexpr uint32_t RBUS_Pos = 7;
    constexpr uint32_t RBUS_Msk = RBUS::mask;

    /// RPSS
    /// Position: 8, Width: 1
    /// Access: read-write
    using RPSS = BitField<8, 1>;
    constexpr uint32_t RPSS_Pos = 8;
    constexpr uint32_t RPSS_Msk = RPSS::mask;

    /// PWTS
    /// Position: 9, Width: 1
    /// Access: read-write
    using PWTS = BitField<9, 1>;
    constexpr uint32_t PWTS_Pos = 9;
    constexpr uint32_t PWTS_Msk = PWTS::mask;

    /// ETS
    /// Position: 10, Width: 1
    /// Access: read-write
    using ETS = BitField<10, 1>;
    constexpr uint32_t ETS_Pos = 10;
    constexpr uint32_t ETS_Msk = ETS::mask;

    /// FBES
    /// Position: 13, Width: 1
    /// Access: read-write
    using FBES = BitField<13, 1>;
    constexpr uint32_t FBES_Pos = 13;
    constexpr uint32_t FBES_Msk = FBES::mask;

    /// ERS
    /// Position: 14, Width: 1
    /// Access: read-write
    using ERS = BitField<14, 1>;
    constexpr uint32_t ERS_Pos = 14;
    constexpr uint32_t ERS_Msk = ERS::mask;

    /// AIS
    /// Position: 15, Width: 1
    /// Access: read-write
    using AIS = BitField<15, 1>;
    constexpr uint32_t AIS_Pos = 15;
    constexpr uint32_t AIS_Msk = AIS::mask;

    /// NIS
    /// Position: 16, Width: 1
    /// Access: read-write
    using NIS = BitField<16, 1>;
    constexpr uint32_t NIS_Pos = 16;
    constexpr uint32_t NIS_Msk = NIS::mask;

    /// RPS
    /// Position: 17, Width: 3
    /// Access: read-only
    using RPS = BitField<17, 3>;
    constexpr uint32_t RPS_Pos = 17;
    constexpr uint32_t RPS_Msk = RPS::mask;

    /// TPS
    /// Position: 20, Width: 3
    /// Access: read-only
    using TPS = BitField<20, 3>;
    constexpr uint32_t TPS_Pos = 20;
    constexpr uint32_t TPS_Msk = TPS::mask;

    /// EBS
    /// Position: 23, Width: 3
    /// Access: read-only
    using EBS = BitField<23, 3>;
    constexpr uint32_t EBS_Pos = 23;
    constexpr uint32_t EBS_Msk = EBS::mask;

    /// MMCS
    /// Position: 27, Width: 1
    /// Access: read-only
    using MMCS = BitField<27, 1>;
    constexpr uint32_t MMCS_Pos = 27;
    constexpr uint32_t MMCS_Msk = MMCS::mask;

    /// PMTS
    /// Position: 28, Width: 1
    /// Access: read-only
    using PMTS = BitField<28, 1>;
    constexpr uint32_t PMTS_Pos = 28;
    constexpr uint32_t PMTS_Msk = PMTS::mask;

    /// TSTS
    /// Position: 29, Width: 1
    /// Access: read-only
    using TSTS = BitField<29, 1>;
    constexpr uint32_t TSTS_Pos = 29;
    constexpr uint32_t TSTS_Msk = TSTS::mask;

}  // namespace dmasr

/// DMAOMR - Ethernet DMA operation mode
          register
namespace dmaomr {
    /// SR
    /// Position: 1, Width: 1
    using SR = BitField<1, 1>;
    constexpr uint32_t SR_Pos = 1;
    constexpr uint32_t SR_Msk = SR::mask;

    /// OSF
    /// Position: 2, Width: 1
    using OSF = BitField<2, 1>;
    constexpr uint32_t OSF_Pos = 2;
    constexpr uint32_t OSF_Msk = OSF::mask;

    /// RTC
    /// Position: 3, Width: 2
    using RTC = BitField<3, 2>;
    constexpr uint32_t RTC_Pos = 3;
    constexpr uint32_t RTC_Msk = RTC::mask;

    /// FUGF
    /// Position: 6, Width: 1
    using FUGF = BitField<6, 1>;
    constexpr uint32_t FUGF_Pos = 6;
    constexpr uint32_t FUGF_Msk = FUGF::mask;

    /// FEF
    /// Position: 7, Width: 1
    using FEF = BitField<7, 1>;
    constexpr uint32_t FEF_Pos = 7;
    constexpr uint32_t FEF_Msk = FEF::mask;

    /// ST
    /// Position: 13, Width: 1
    using ST = BitField<13, 1>;
    constexpr uint32_t ST_Pos = 13;
    constexpr uint32_t ST_Msk = ST::mask;

    /// TTC
    /// Position: 14, Width: 3
    using TTC = BitField<14, 3>;
    constexpr uint32_t TTC_Pos = 14;
    constexpr uint32_t TTC_Msk = TTC::mask;

    /// FTF
    /// Position: 20, Width: 1
    using FTF = BitField<20, 1>;
    constexpr uint32_t FTF_Pos = 20;
    constexpr uint32_t FTF_Msk = FTF::mask;

    /// TSF
    /// Position: 21, Width: 1
    using TSF = BitField<21, 1>;
    constexpr uint32_t TSF_Pos = 21;
    constexpr uint32_t TSF_Msk = TSF::mask;

    /// DFRF
    /// Position: 24, Width: 1
    using DFRF = BitField<24, 1>;
    constexpr uint32_t DFRF_Pos = 24;
    constexpr uint32_t DFRF_Msk = DFRF::mask;

    /// RSF
    /// Position: 25, Width: 1
    using RSF = BitField<25, 1>;
    constexpr uint32_t RSF_Pos = 25;
    constexpr uint32_t RSF_Msk = RSF::mask;

    /// DTCEFD
    /// Position: 26, Width: 1
    using DTCEFD = BitField<26, 1>;
    constexpr uint32_t DTCEFD_Pos = 26;
    constexpr uint32_t DTCEFD_Msk = DTCEFD::mask;

}  // namespace dmaomr

/// DMAIER - Ethernet DMA interrupt enable
          register
namespace dmaier {
    /// TIE
    /// Position: 0, Width: 1
    using TIE = BitField<0, 1>;
    constexpr uint32_t TIE_Pos = 0;
    constexpr uint32_t TIE_Msk = TIE::mask;

    /// TPSIE
    /// Position: 1, Width: 1
    using TPSIE = BitField<1, 1>;
    constexpr uint32_t TPSIE_Pos = 1;
    constexpr uint32_t TPSIE_Msk = TPSIE::mask;

    /// TBUIE
    /// Position: 2, Width: 1
    using TBUIE = BitField<2, 1>;
    constexpr uint32_t TBUIE_Pos = 2;
    constexpr uint32_t TBUIE_Msk = TBUIE::mask;

    /// TJTIE
    /// Position: 3, Width: 1
    using TJTIE = BitField<3, 1>;
    constexpr uint32_t TJTIE_Pos = 3;
    constexpr uint32_t TJTIE_Msk = TJTIE::mask;

    /// ROIE
    /// Position: 4, Width: 1
    using ROIE = BitField<4, 1>;
    constexpr uint32_t ROIE_Pos = 4;
    constexpr uint32_t ROIE_Msk = ROIE::mask;

    /// TUIE
    /// Position: 5, Width: 1
    using TUIE = BitField<5, 1>;
    constexpr uint32_t TUIE_Pos = 5;
    constexpr uint32_t TUIE_Msk = TUIE::mask;

    /// RIE
    /// Position: 6, Width: 1
    using RIE = BitField<6, 1>;
    constexpr uint32_t RIE_Pos = 6;
    constexpr uint32_t RIE_Msk = RIE::mask;

    /// RBUIE
    /// Position: 7, Width: 1
    using RBUIE = BitField<7, 1>;
    constexpr uint32_t RBUIE_Pos = 7;
    constexpr uint32_t RBUIE_Msk = RBUIE::mask;

    /// RPSIE
    /// Position: 8, Width: 1
    using RPSIE = BitField<8, 1>;
    constexpr uint32_t RPSIE_Pos = 8;
    constexpr uint32_t RPSIE_Msk = RPSIE::mask;

    /// RWTIE
    /// Position: 9, Width: 1
    using RWTIE = BitField<9, 1>;
    constexpr uint32_t RWTIE_Pos = 9;
    constexpr uint32_t RWTIE_Msk = RWTIE::mask;

    /// ETIE
    /// Position: 10, Width: 1
    using ETIE = BitField<10, 1>;
    constexpr uint32_t ETIE_Pos = 10;
    constexpr uint32_t ETIE_Msk = ETIE::mask;

    /// FBEIE
    /// Position: 13, Width: 1
    using FBEIE = BitField<13, 1>;
    constexpr uint32_t FBEIE_Pos = 13;
    constexpr uint32_t FBEIE_Msk = FBEIE::mask;

    /// ERIE
    /// Position: 14, Width: 1
    using ERIE = BitField<14, 1>;
    constexpr uint32_t ERIE_Pos = 14;
    constexpr uint32_t ERIE_Msk = ERIE::mask;

    /// AISE
    /// Position: 15, Width: 1
    using AISE = BitField<15, 1>;
    constexpr uint32_t AISE_Pos = 15;
    constexpr uint32_t AISE_Msk = AISE::mask;

    /// NISE
    /// Position: 16, Width: 1
    using NISE = BitField<16, 1>;
    constexpr uint32_t NISE_Pos = 16;
    constexpr uint32_t NISE_Msk = NISE::mask;

}  // namespace dmaier

/// DMAMFBOCR - Ethernet DMA missed frame and buffer
          overflow counter register
namespace dmamfbocr {
    /// MFC
    /// Position: 0, Width: 16
    using MFC = BitField<0, 16>;
    constexpr uint32_t MFC_Pos = 0;
    constexpr uint32_t MFC_Msk = MFC::mask;

    /// OMFC
    /// Position: 16, Width: 1
    using OMFC = BitField<16, 1>;
    constexpr uint32_t OMFC_Pos = 16;
    constexpr uint32_t OMFC_Msk = OMFC::mask;

    /// MFA
    /// Position: 17, Width: 11
    using MFA = BitField<17, 11>;
    constexpr uint32_t MFA_Pos = 17;
    constexpr uint32_t MFA_Msk = MFA::mask;

    /// OFOC
    /// Position: 28, Width: 1
    using OFOC = BitField<28, 1>;
    constexpr uint32_t OFOC_Pos = 28;
    constexpr uint32_t OFOC_Msk = OFOC::mask;

}  // namespace dmamfbocr

/// DMARSWTR - Ethernet DMA receive status watchdog timer
          register
namespace dmarswtr {
    /// RSWTC
    /// Position: 0, Width: 8
    using RSWTC = BitField<0, 8>;
    constexpr uint32_t RSWTC_Pos = 0;
    constexpr uint32_t RSWTC_Msk = RSWTC::mask;

}  // namespace dmarswtr

/// DMACHTDR - Ethernet DMA current host transmit
          descriptor register
namespace dmachtdr {
    /// HTDAP
    /// Position: 0, Width: 32
    using HTDAP = BitField<0, 32>;
    constexpr uint32_t HTDAP_Pos = 0;
    constexpr uint32_t HTDAP_Msk = HTDAP::mask;

}  // namespace dmachtdr

/// DMACHRDR - Ethernet DMA current host receive descriptor
          register
namespace dmachrdr {
    /// HRDAP
    /// Position: 0, Width: 32
    using HRDAP = BitField<0, 32>;
    constexpr uint32_t HRDAP_Pos = 0;
    constexpr uint32_t HRDAP_Msk = HRDAP::mask;

}  // namespace dmachrdr

/// DMACHTBAR - Ethernet DMA current host transmit buffer
          address register
namespace dmachtbar {
    /// HTBAP
    /// Position: 0, Width: 32
    using HTBAP = BitField<0, 32>;
    constexpr uint32_t HTBAP_Pos = 0;
    constexpr uint32_t HTBAP_Msk = HTBAP::mask;

}  // namespace dmachtbar

/// DMACHRBAR - Ethernet DMA current host receive buffer
          address register
namespace dmachrbar {
    /// HRBAP
    /// Position: 0, Width: 32
    using HRBAP = BitField<0, 32>;
    constexpr uint32_t HRBAP_Pos = 0;
    constexpr uint32_t HRBAP_Msk = HRBAP::mask;

}  // namespace dmachrbar

}  // namespace alloy::hal::st::stm32f4::stm32f407::ethernet_dma
