CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - 'C:\Xilinx\13.1\ISE_DS\ISE\coregen\' []
INFO:sim:927 - Generating component instance 'tansig' of
   'xilinx.com:ip:blk_mem_gen:6.1' from
   'C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\blk_mem_ge
   n_v6_1\component.xml'.
Applying current project options...
Finished applying current project options.
Executing Tcl generator...
ERROR:sim - The Memory Initialization vector can contain between 1 to Write
ERROR:sim -    Depth A number of entires.ERROR:sim:781 - An invalid core
   configuration has been detected during
ERROR:sim -    Customization. Core parameters will be reset to their default
   values.
WARNING:sim - A core named 'blk_mem_gen_v6_1' already exists in the project.
   Output products for this core may be overwritten.
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Resolving generics for 'blk_mem_gen_v6_1'...
WARNING:sim - A core named 'blk_mem_gen_v6_1' already exists in the project.
   Output products for this core may be overwritten.
INFO:sim - Applying external generics to 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Delivering associated files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
WARNING:sim - Can't find 'VHDL_and_Verilog' synthesis view; using general
   synthesis view
INFO:sim - Delivering EJava files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Generating implementation netlist for 'blk_mem_gen_v6_1'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VHO instantiation template for 'blk_mem_gen_v6_1'...
INFO:sim - Writing VEO instantiation template for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Executing Tcl generator...
INFO:sim - Writing VHDL behavioral simulation model for 'blk_mem_gen_v6_1'...
INFO:sim - Writing Verilog behavioral simulation model for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Generating ASY schematic symbol...
Initializing IP model...
Finished initializing IP model.
Finished generating ASY schematic symbol.
Executing Tcl generator...
INFO:sim - Generating SYM schematic symbol for 'blk_mem_gen_v6_1'...
Finished executing Tcl generator.
Generating metadata file...
Finished generating metadata file.
Generating ISE project...
Finished generating ISE project.Generating README file...
Finished generating README file.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching README viewer...
Launched README viewer.
Moving files to output directory...
Finished moving files to output directory
Wrote file for project
'C:\Users\Ayoosh\Documents\GitHub\forbidden_architecture\NPU\coregens\tansig.cgp
'.
