-- Copyright (C) 1991-2003 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 3.0 Build 199 06/26/2003 SJ Full Version"

-- DATE "08/21/2003 10:39:52"

--
-- Device: Altera EPXA1F672C2 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL output from Quartus II) only
-- 

LIBRARY IEEE, apex20ke;
USE IEEE.std_logic_1164.all;
USE apex20ke.apex20ke_components.all;

ENTITY 	simpletest IS
    PORT (
	CLK1p : IN std_logic;
	CLK2p : IN std_logic;
	CLK3p : IN std_logic;
	COM_AD_OTR : IN std_logic;
	HDV_Rx : IN std_logic;
	A_nB : IN std_logic;
	COINC_DOWN_A : IN std_logic;
	COINC_DOWN_ABAR : IN std_logic;
	COINC_DOWN_B : IN std_logic;
	COINC_DOWN_BBAR : IN std_logic;
	COINC_UP_A : IN std_logic;
	COINC_UP_ABAR : IN std_logic;
	COINC_UP_B : IN std_logic;
	COINC_UP_BBAR : IN std_logic;
	FL_ATTN : IN std_logic;
	FL_TDO : IN std_logic;
	CLK4p : IN std_logic;
	OneSPE : IN std_logic;
	FLASH_AD_D : IN std_logic_vector(9 DOWNTO 0);
	FLASH_NCO : IN std_logic;
	MultiSPE : IN std_logic;
	ATWD0_D : IN std_logic_vector(9 DOWNTO 0);
	ATWD1_D : IN std_logic_vector(9 DOWNTO 0);
	TriggerComplete_0 : IN std_logic;
	TriggerComplete_1 : IN std_logic;
	COM_AD_D : IN std_logic_vector(9 DOWNTO 0);
	UARTRXD : IN std_logic;
	INTEXTPIN : IN std_logic;
	UARTDSRN : IN std_logic;
	UARTCTSN : IN std_logic;
	EBIACK : IN std_logic;
	CLK_REF : IN std_logic;
	nPOR : IN std_logic;
	SDRAMDQS : INOUT std_logic_vector(3 DOWNTO 0);
	SDRAMDQ : INOUT std_logic_vector(31 DOWNTO 0);
	EBIDQ : INOUT std_logic_vector(15 DOWNTO 0);
	UARTRIN : INOUT std_logic;
	UARTDCDN : INOUT std_logic;
	nRESET : INOUT std_logic;
	CLKLK_OUT2p : OUT std_logic;
	COM_TX_SLEEP : OUT std_logic;
	COM_DB : OUT std_logic_vector(13 DOWNTO 6);
	HDV_RxENA : OUT std_logic;
	HDV_TxENA : OUT std_logic;
	HDV_IN : OUT std_logic;
	FLASH_AD_STBY : OUT std_logic;
	ATWDTrigger_0 : OUT std_logic;
	OutputEnable_0 : OUT std_logic;
	CounterClock_0 : OUT std_logic;
	ShiftClock_0 : OUT std_logic;
	RampSet_0 : OUT std_logic;
	ChannelSelect_0 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_0 : OUT std_logic;
	AnalogReset_0 : OUT std_logic;
	DigitalReset_0 : OUT std_logic;
	DigitalSet_0 : OUT std_logic;
	ATWD0VDD_SUP : OUT std_logic;
	ATWDTrigger_1 : OUT std_logic;
	OutputEnable_1 : OUT std_logic;
	CounterClock_1 : OUT std_logic;
	ShiftClock_1 : OUT std_logic;
	RampSet_1 : OUT std_logic;
	ChannelSelect_1 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_1 : OUT std_logic;
	AnalogReset_1 : OUT std_logic;
	DigitalReset_1 : OUT std_logic;
	DigitalSet_1 : OUT std_logic;
	ATWD1VDD_SUP : OUT std_logic;
	MultiSPE_nl : OUT std_logic;
	OneSPE_nl : OUT std_logic;
	FE_TEST_PULSE : OUT std_logic;
	FE_PULSER_P : OUT std_logic_vector(3 DOWNTO 0);
	FE_PULSER_N : OUT std_logic_vector(3 DOWNTO 0);
	R2BUS : OUT std_logic_vector(6 DOWNTO 0);
	SingleLED_TRIGGER : OUT std_logic;
	COINCIDENCE_OUT_DOWN : OUT std_logic;
	COINC_DOWN_ALATCH : OUT std_logic;
	COINC_DOWN_BLATCH : OUT std_logic;
	COINCIDENCE_OUT_UP : OUT std_logic;
	COINC_UP_ALATCH : OUT std_logic;
	COINC_UP_BLATCH : OUT std_logic;
	FL_Trigger : OUT std_logic;
	FL_Trigger_bar : OUT std_logic;
	FL_PRE_TRIG : OUT std_logic;
	FL_TMS : OUT std_logic;
	FL_TCK : OUT std_logic;
	FL_TDI : OUT std_logic;
	PDL_FPGA_D : OUT std_logic_vector(7 DOWNTO 0);
	PGM : OUT std_logic_vector(15 DOWNTO 0);
	UARTDTRN : OUT std_logic;
	UARTRTSN : OUT std_logic;
	UARTTXD : OUT std_logic;
	EBIBE : OUT std_logic_vector(1 DOWNTO 0);
	EBICSN : OUT std_logic_vector(3 DOWNTO 0);
	EBIADDR : OUT std_logic_vector(24 DOWNTO 0);
	EBICLK : OUT std_logic;
	EBIOEN : OUT std_logic;
	EBIWEN : OUT std_logic;
	SDRAMADDR : OUT std_logic_vector(14 DOWNTO 0);
	SDRAMCSN : OUT std_logic_vector(1 DOWNTO 0);
	SDRAMDQM : OUT std_logic_vector(3 DOWNTO 0);
	SDRAMRASN : OUT std_logic;
	SDRAMCASN : OUT std_logic;
	SDRAMWEN : OUT std_logic;
	SDRAMCLKE : OUT std_logic;
	SDRAMCLKN : OUT std_logic;
	SDRAMCLK : OUT std_logic
	);
END simpletest;

ARCHITECTURE structure OF simpletest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_CLK1p : std_logic;
SIGNAL ww_CLK2p : std_logic;
SIGNAL ww_CLK3p : std_logic;
SIGNAL ww_COM_AD_OTR : std_logic;
SIGNAL ww_HDV_Rx : std_logic;
SIGNAL ww_A_nB : std_logic;
SIGNAL ww_COINC_DOWN_A : std_logic;
SIGNAL ww_COINC_DOWN_ABAR : std_logic;
SIGNAL ww_COINC_DOWN_B : std_logic;
SIGNAL ww_COINC_DOWN_BBAR : std_logic;
SIGNAL ww_COINC_UP_A : std_logic;
SIGNAL ww_COINC_UP_ABAR : std_logic;
SIGNAL ww_COINC_UP_B : std_logic;
SIGNAL ww_COINC_UP_BBAR : std_logic;
SIGNAL ww_FL_ATTN : std_logic;
SIGNAL ww_FL_TDO : std_logic;
SIGNAL ww_CLK4p : std_logic;
SIGNAL ww_OneSPE : std_logic;
SIGNAL ww_FLASH_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FLASH_NCO : std_logic;
SIGNAL ww_MultiSPE : std_logic;
SIGNAL ww_ATWD0_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ATWD1_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TriggerComplete_0 : std_logic;
SIGNAL ww_TriggerComplete_1 : std_logic;
SIGNAL ww_COM_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_UARTRXD : std_logic;
SIGNAL ww_INTEXTPIN : std_logic;
SIGNAL ww_UARTDSRN : std_logic;
SIGNAL ww_UARTCTSN : std_logic;
SIGNAL ww_EBIACK : std_logic;
SIGNAL ww_CLK_REF : std_logic;
SIGNAL ww_nPOR : std_logic;
SIGNAL ww_CLKLK_OUT2p : std_logic;
SIGNAL ww_COM_TX_SLEEP : std_logic;
SIGNAL ww_COM_DB : std_logic_vector(13 DOWNTO 6);
SIGNAL ww_HDV_RxENA : std_logic;
SIGNAL ww_HDV_TxENA : std_logic;
SIGNAL ww_HDV_IN : std_logic;
SIGNAL ww_FLASH_AD_STBY : std_logic;
SIGNAL ww_ATWDTrigger_0 : std_logic;
SIGNAL ww_OutputEnable_0 : std_logic;
SIGNAL ww_CounterClock_0 : std_logic;
SIGNAL ww_ShiftClock_0 : std_logic;
SIGNAL ww_RampSet_0 : std_logic;
SIGNAL ww_ChannelSelect_0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_0 : std_logic;
SIGNAL ww_AnalogReset_0 : std_logic;
SIGNAL ww_DigitalReset_0 : std_logic;
SIGNAL ww_DigitalSet_0 : std_logic;
SIGNAL ww_ATWD0VDD_SUP : std_logic;
SIGNAL ww_ATWDTrigger_1 : std_logic;
SIGNAL ww_OutputEnable_1 : std_logic;
SIGNAL ww_CounterClock_1 : std_logic;
SIGNAL ww_ShiftClock_1 : std_logic;
SIGNAL ww_RampSet_1 : std_logic;
SIGNAL ww_ChannelSelect_1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_1 : std_logic;
SIGNAL ww_AnalogReset_1 : std_logic;
SIGNAL ww_DigitalReset_1 : std_logic;
SIGNAL ww_DigitalSet_1 : std_logic;
SIGNAL ww_ATWD1VDD_SUP : std_logic;
SIGNAL ww_MultiSPE_nl : std_logic;
SIGNAL ww_OneSPE_nl : std_logic;
SIGNAL ww_FE_TEST_PULSE : std_logic;
SIGNAL ww_FE_PULSER_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_FE_PULSER_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_R2BUS : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SingleLED_TRIGGER : std_logic;
SIGNAL ww_COINCIDENCE_OUT_DOWN : std_logic;
SIGNAL ww_COINC_DOWN_ALATCH : std_logic;
SIGNAL ww_COINC_DOWN_BLATCH : std_logic;
SIGNAL ww_COINCIDENCE_OUT_UP : std_logic;
SIGNAL ww_COINC_UP_ALATCH : std_logic;
SIGNAL ww_COINC_UP_BLATCH : std_logic;
SIGNAL ww_FL_Trigger : std_logic;
SIGNAL ww_FL_Trigger_bar : std_logic;
SIGNAL ww_FL_PRE_TRIG : std_logic;
SIGNAL ww_FL_TMS : std_logic;
SIGNAL ww_FL_TCK : std_logic;
SIGNAL ww_FL_TDI : std_logic;
SIGNAL ww_PDL_FPGA_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PGM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UARTDTRN : std_logic;
SIGNAL ww_UARTRTSN : std_logic;
SIGNAL ww_UARTTXD : std_logic;
SIGNAL ww_EBIBE : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EBICSN : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_EBIADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_EBICLK : std_logic;
SIGNAL ww_EBIOEN : std_logic;
SIGNAL ww_EBIWEN : std_logic;
SIGNAL ww_SDRAMADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SDRAMCSN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAMDQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SDRAMRASN : std_logic;
SIGNAL ww_SDRAMCASN : std_logic;
SIGNAL ww_SDRAMWEN : std_logic;
SIGNAL ww_SDRAMCLKE : std_logic;
SIGNAL ww_SDRAMCLKN : std_logic;
SIGNAL ww_SDRAMCLK : std_logic;
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_intpld : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_gpi : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr : std_logic_vector(15 DOWNTO 0);
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010101001100111111";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_apll : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a_a272 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a_a273 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a_a274 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a_a275 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a_a71 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a_a71 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a_a276 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a_a71 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a_a71 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a_a72 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a_a72 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a_a277 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a_a72 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a_a72 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a_a73 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a_a73 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a_a278 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a_a73 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a_a73 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a_a74 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a_a74 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a_a279 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a_a74 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a_a74 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a_a280 : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a7_a : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a203_1 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2970_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28_1 : std_logic;
SIGNAL rtl_a1761_1 : std_logic;
SIGNAL rtl_a1772_1 : std_logic;
SIGNAL rtl_a1783_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a100_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a122_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a160_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a214_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a100_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a122_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a160_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a214_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a100_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a122_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a160_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a214_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a100_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a122_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a160_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a214_1 : std_logic;
SIGNAL inst_r2r_ai_a235_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a226_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a264_1 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a107_1 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a129_1 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a107_1 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a129_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a100_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a122_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a160_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a214_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a100_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a122_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a160_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a214_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a112_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a134_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a172_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a226_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a130_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a152_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a190_1 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a244_1 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV1_a35_1 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a63_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0_1 : std_logic;
SIGNAL CLK1p_apadio : std_logic;
SIGNAL CLK2p_apadio : std_logic;
SIGNAL CLK3p_apadio : std_logic;
SIGNAL COM_AD_OTR_apadio : std_logic;
SIGNAL HDV_Rx_apadio : std_logic;
SIGNAL A_nB_apadio : std_logic;
SIGNAL COINC_DOWN_A_apadio : std_logic;
SIGNAL COINC_DOWN_ABAR_apadio : std_logic;
SIGNAL COINC_DOWN_B_apadio : std_logic;
SIGNAL COINC_DOWN_BBAR_apadio : std_logic;
SIGNAL COINC_UP_A_apadio : std_logic;
SIGNAL COINC_UP_ABAR_apadio : std_logic;
SIGNAL COINC_UP_B_apadio : std_logic;
SIGNAL COINC_UP_BBAR_apadio : std_logic;
SIGNAL FL_ATTN_apadio : std_logic;
SIGNAL FL_TDO_apadio : std_logic;
SIGNAL CLK4p_apadio : std_logic;
SIGNAL OneSPE_apadio : std_logic;
SIGNAL FLASH_AD_D_a0_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a1_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a2_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a3_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a4_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a5_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a6_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a7_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a8_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a9_a_apadio : std_logic;
SIGNAL FLASH_NCO_apadio : std_logic;
SIGNAL MultiSPE_apadio : std_logic;
SIGNAL ATWD0_D_a0_a_apadio : std_logic;
SIGNAL ATWD0_D_a1_a_apadio : std_logic;
SIGNAL ATWD0_D_a2_a_apadio : std_logic;
SIGNAL ATWD0_D_a3_a_apadio : std_logic;
SIGNAL ATWD0_D_a4_a_apadio : std_logic;
SIGNAL ATWD0_D_a5_a_apadio : std_logic;
SIGNAL ATWD0_D_a6_a_apadio : std_logic;
SIGNAL ATWD0_D_a7_a_apadio : std_logic;
SIGNAL ATWD0_D_a9_a_apadio : std_logic;
SIGNAL ATWD0_D_a8_a_apadio : std_logic;
SIGNAL ATWD1_D_a0_a_apadio : std_logic;
SIGNAL ATWD1_D_a1_a_apadio : std_logic;
SIGNAL ATWD1_D_a2_a_apadio : std_logic;
SIGNAL ATWD1_D_a3_a_apadio : std_logic;
SIGNAL ATWD1_D_a4_a_apadio : std_logic;
SIGNAL ATWD1_D_a5_a_apadio : std_logic;
SIGNAL ATWD1_D_a6_a_apadio : std_logic;
SIGNAL ATWD1_D_a7_a_apadio : std_logic;
SIGNAL ATWD1_D_a9_a_apadio : std_logic;
SIGNAL ATWD1_D_a8_a_apadio : std_logic;
SIGNAL TriggerComplete_0_apadio : std_logic;
SIGNAL TriggerComplete_1_apadio : std_logic;
SIGNAL COM_AD_D_a9_a_apadio : std_logic;
SIGNAL COM_AD_D_a8_a_apadio : std_logic;
SIGNAL COM_AD_D_a7_a_apadio : std_logic;
SIGNAL COM_AD_D_a0_a_apadio : std_logic;
SIGNAL COM_AD_D_a4_a_apadio : std_logic;
SIGNAL COM_AD_D_a5_a_apadio : std_logic;
SIGNAL COM_AD_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a1_a_apadio : std_logic;
SIGNAL COM_AD_D_a3_a_apadio : std_logic;
SIGNAL COM_AD_D_a2_a_apadio : std_logic;
SIGNAL CLKLK_OUT2p_apadio : std_logic;
SIGNAL COM_TX_SLEEP_apadio : std_logic;
SIGNAL COM_DB_a13_a_apadio : std_logic;
SIGNAL COM_DB_a12_a_apadio : std_logic;
SIGNAL COM_DB_a11_a_apadio : std_logic;
SIGNAL COM_DB_a10_a_apadio : std_logic;
SIGNAL COM_DB_a9_a_apadio : std_logic;
SIGNAL COM_DB_a8_a_apadio : std_logic;
SIGNAL COM_DB_a7_a_apadio : std_logic;
SIGNAL COM_DB_a6_a_apadio : std_logic;
SIGNAL HDV_RxENA_apadio : std_logic;
SIGNAL HDV_TxENA_apadio : std_logic;
SIGNAL HDV_IN_apadio : std_logic;
SIGNAL FLASH_AD_STBY_apadio : std_logic;
SIGNAL ATWDTrigger_0_apadio : std_logic;
SIGNAL OutputEnable_0_apadio : std_logic;
SIGNAL CounterClock_0_apadio : std_logic;
SIGNAL ShiftClock_0_apadio : std_logic;
SIGNAL RampSet_0_apadio : std_logic;
SIGNAL ChannelSelect_0_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_0_a0_a_apadio : std_logic;
SIGNAL ReadWrite_0_apadio : std_logic;
SIGNAL AnalogReset_0_apadio : std_logic;
SIGNAL DigitalReset_0_apadio : std_logic;
SIGNAL DigitalSet_0_apadio : std_logic;
SIGNAL ATWD0VDD_SUP_apadio : std_logic;
SIGNAL ATWDTrigger_1_apadio : std_logic;
SIGNAL OutputEnable_1_apadio : std_logic;
SIGNAL CounterClock_1_apadio : std_logic;
SIGNAL ShiftClock_1_apadio : std_logic;
SIGNAL RampSet_1_apadio : std_logic;
SIGNAL ChannelSelect_1_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_1_a0_a_apadio : std_logic;
SIGNAL ReadWrite_1_apadio : std_logic;
SIGNAL AnalogReset_1_apadio : std_logic;
SIGNAL DigitalReset_1_apadio : std_logic;
SIGNAL DigitalSet_1_apadio : std_logic;
SIGNAL ATWD1VDD_SUP_apadio : std_logic;
SIGNAL MultiSPE_nl_apadio : std_logic;
SIGNAL OneSPE_nl_apadio : std_logic;
SIGNAL FE_TEST_PULSE_apadio : std_logic;
SIGNAL FE_PULSER_P_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a0_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a0_a_apadio : std_logic;
SIGNAL R2BUS_a6_a_apadio : std_logic;
SIGNAL R2BUS_a5_a_apadio : std_logic;
SIGNAL R2BUS_a4_a_apadio : std_logic;
SIGNAL R2BUS_a3_a_apadio : std_logic;
SIGNAL R2BUS_a2_a_apadio : std_logic;
SIGNAL R2BUS_a1_a_apadio : std_logic;
SIGNAL R2BUS_a0_a_apadio : std_logic;
SIGNAL SingleLED_TRIGGER_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_DOWN_apadio : std_logic;
SIGNAL COINC_DOWN_ALATCH_apadio : std_logic;
SIGNAL COINC_DOWN_BLATCH_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_UP_apadio : std_logic;
SIGNAL COINC_UP_ALATCH_apadio : std_logic;
SIGNAL COINC_UP_BLATCH_apadio : std_logic;
SIGNAL FL_Trigger_apadio : std_logic;
SIGNAL FL_Trigger_bar_apadio : std_logic;
SIGNAL FL_PRE_TRIG_apadio : std_logic;
SIGNAL FL_TMS_apadio : std_logic;
SIGNAL FL_TCK_apadio : std_logic;
SIGNAL FL_TDI_apadio : std_logic;
SIGNAL PDL_FPGA_D_a7_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a6_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a5_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a4_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a3_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a2_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a1_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a0_a_apadio : std_logic;
SIGNAL PGM_a15_a_apadio : std_logic;
SIGNAL PGM_a14_a_apadio : std_logic;
SIGNAL PGM_a13_a_apadio : std_logic;
SIGNAL PGM_a12_a_apadio : std_logic;
SIGNAL PGM_a11_a_apadio : std_logic;
SIGNAL PGM_a10_a_apadio : std_logic;
SIGNAL PGM_a9_a_apadio : std_logic;
SIGNAL PGM_a8_a_apadio : std_logic;
SIGNAL PGM_a7_a_apadio : std_logic;
SIGNAL PGM_a6_a_apadio : std_logic;
SIGNAL PGM_a5_a_apadio : std_logic;
SIGNAL PGM_a4_a_apadio : std_logic;
SIGNAL PGM_a3_a_apadio : std_logic;
SIGNAL PGM_a2_a_apadio : std_logic;
SIGNAL PGM_a1_a_apadio : std_logic;
SIGNAL PGM_a0_a_apadio : std_logic;
SIGNAL UARTRXD_apadio : std_logic;
SIGNAL INTEXTPIN_apadio : std_logic;
SIGNAL UARTDSRN_apadio : std_logic;
SIGNAL UARTCTSN_apadio : std_logic;
SIGNAL EBIACK_apadio : std_logic;
SIGNAL SDRAMDQS_a0_a_apadio : std_logic;
SIGNAL SDRAMDQS_a1_a_apadio : std_logic;
SIGNAL SDRAMDQS_a2_a_apadio : std_logic;
SIGNAL SDRAMDQS_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a0_a_apadio : std_logic;
SIGNAL SDRAMDQ_a1_a_apadio : std_logic;
SIGNAL SDRAMDQ_a2_a_apadio : std_logic;
SIGNAL SDRAMDQ_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a4_a_apadio : std_logic;
SIGNAL SDRAMDQ_a5_a_apadio : std_logic;
SIGNAL SDRAMDQ_a6_a_apadio : std_logic;
SIGNAL SDRAMDQ_a7_a_apadio : std_logic;
SIGNAL SDRAMDQ_a8_a_apadio : std_logic;
SIGNAL SDRAMDQ_a9_a_apadio : std_logic;
SIGNAL SDRAMDQ_a10_a_apadio : std_logic;
SIGNAL SDRAMDQ_a11_a_apadio : std_logic;
SIGNAL SDRAMDQ_a12_a_apadio : std_logic;
SIGNAL SDRAMDQ_a13_a_apadio : std_logic;
SIGNAL SDRAMDQ_a14_a_apadio : std_logic;
SIGNAL SDRAMDQ_a15_a_apadio : std_logic;
SIGNAL SDRAMDQ_a16_a_apadio : std_logic;
SIGNAL SDRAMDQ_a17_a_apadio : std_logic;
SIGNAL SDRAMDQ_a18_a_apadio : std_logic;
SIGNAL SDRAMDQ_a19_a_apadio : std_logic;
SIGNAL SDRAMDQ_a20_a_apadio : std_logic;
SIGNAL SDRAMDQ_a21_a_apadio : std_logic;
SIGNAL SDRAMDQ_a22_a_apadio : std_logic;
SIGNAL SDRAMDQ_a23_a_apadio : std_logic;
SIGNAL SDRAMDQ_a24_a_apadio : std_logic;
SIGNAL SDRAMDQ_a25_a_apadio : std_logic;
SIGNAL SDRAMDQ_a26_a_apadio : std_logic;
SIGNAL SDRAMDQ_a27_a_apadio : std_logic;
SIGNAL SDRAMDQ_a28_a_apadio : std_logic;
SIGNAL SDRAMDQ_a29_a_apadio : std_logic;
SIGNAL SDRAMDQ_a30_a_apadio : std_logic;
SIGNAL SDRAMDQ_a31_a_apadio : std_logic;
SIGNAL EBIDQ_a0_a_apadio : std_logic;
SIGNAL EBIDQ_a1_a_apadio : std_logic;
SIGNAL EBIDQ_a2_a_apadio : std_logic;
SIGNAL EBIDQ_a3_a_apadio : std_logic;
SIGNAL EBIDQ_a4_a_apadio : std_logic;
SIGNAL EBIDQ_a5_a_apadio : std_logic;
SIGNAL EBIDQ_a6_a_apadio : std_logic;
SIGNAL EBIDQ_a7_a_apadio : std_logic;
SIGNAL EBIDQ_a8_a_apadio : std_logic;
SIGNAL EBIDQ_a9_a_apadio : std_logic;
SIGNAL EBIDQ_a10_a_apadio : std_logic;
SIGNAL EBIDQ_a11_a_apadio : std_logic;
SIGNAL EBIDQ_a12_a_apadio : std_logic;
SIGNAL EBIDQ_a13_a_apadio : std_logic;
SIGNAL EBIDQ_a14_a_apadio : std_logic;
SIGNAL EBIDQ_a15_a_apadio : std_logic;
SIGNAL UARTRIN_apadio : std_logic;
SIGNAL UARTDCDN_apadio : std_logic;
SIGNAL UARTDTRN_apadio : std_logic;
SIGNAL UARTRTSN_apadio : std_logic;
SIGNAL UARTTXD_apadio : std_logic;
SIGNAL EBIBE_a0_a_apadio : std_logic;
SIGNAL EBIBE_a1_a_apadio : std_logic;
SIGNAL EBICSN_a0_a_apadio : std_logic;
SIGNAL EBICSN_a1_a_apadio : std_logic;
SIGNAL EBICSN_a2_a_apadio : std_logic;
SIGNAL EBICSN_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a0_a_apadio : std_logic;
SIGNAL EBIADDR_a1_a_apadio : std_logic;
SIGNAL EBIADDR_a2_a_apadio : std_logic;
SIGNAL EBIADDR_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a4_a_apadio : std_logic;
SIGNAL EBIADDR_a5_a_apadio : std_logic;
SIGNAL EBIADDR_a6_a_apadio : std_logic;
SIGNAL EBIADDR_a7_a_apadio : std_logic;
SIGNAL EBIADDR_a8_a_apadio : std_logic;
SIGNAL EBIADDR_a9_a_apadio : std_logic;
SIGNAL EBIADDR_a10_a_apadio : std_logic;
SIGNAL EBIADDR_a11_a_apadio : std_logic;
SIGNAL EBIADDR_a12_a_apadio : std_logic;
SIGNAL EBIADDR_a13_a_apadio : std_logic;
SIGNAL EBIADDR_a14_a_apadio : std_logic;
SIGNAL EBIADDR_a15_a_apadio : std_logic;
SIGNAL EBIADDR_a16_a_apadio : std_logic;
SIGNAL EBIADDR_a17_a_apadio : std_logic;
SIGNAL EBIADDR_a18_a_apadio : std_logic;
SIGNAL EBIADDR_a19_a_apadio : std_logic;
SIGNAL EBIADDR_a20_a_apadio : std_logic;
SIGNAL EBIADDR_a21_a_apadio : std_logic;
SIGNAL EBIADDR_a22_a_apadio : std_logic;
SIGNAL EBIADDR_a23_a_apadio : std_logic;
SIGNAL EBIADDR_a24_a_apadio : std_logic;
SIGNAL EBICLK_apadio : std_logic;
SIGNAL EBIOEN_apadio : std_logic;
SIGNAL EBIWEN_apadio : std_logic;
SIGNAL SDRAMADDR_a0_a_apadio : std_logic;
SIGNAL SDRAMADDR_a1_a_apadio : std_logic;
SIGNAL SDRAMADDR_a2_a_apadio : std_logic;
SIGNAL SDRAMADDR_a3_a_apadio : std_logic;
SIGNAL SDRAMADDR_a4_a_apadio : std_logic;
SIGNAL SDRAMADDR_a5_a_apadio : std_logic;
SIGNAL SDRAMADDR_a6_a_apadio : std_logic;
SIGNAL SDRAMADDR_a7_a_apadio : std_logic;
SIGNAL SDRAMADDR_a8_a_apadio : std_logic;
SIGNAL SDRAMADDR_a9_a_apadio : std_logic;
SIGNAL SDRAMADDR_a10_a_apadio : std_logic;
SIGNAL SDRAMADDR_a11_a_apadio : std_logic;
SIGNAL SDRAMADDR_a12_a_apadio : std_logic;
SIGNAL SDRAMADDR_a13_a_apadio : std_logic;
SIGNAL SDRAMADDR_a14_a_apadio : std_logic;
SIGNAL SDRAMCSN_a0_a_apadio : std_logic;
SIGNAL SDRAMCSN_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a0_a_apadio : std_logic;
SIGNAL SDRAMDQM_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a2_a_apadio : std_logic;
SIGNAL SDRAMDQM_a3_a_apadio : std_logic;
SIGNAL SDRAMRASN_apadio : std_logic;
SIGNAL SDRAMCASN_apadio : std_logic;
SIGNAL SDRAMWEN_apadio : std_logic;
SIGNAL SDRAMCLKE_apadio : std_logic;
SIGNAL SDRAMCLKN_apadio : std_logic;
SIGNAL SDRAMCLK_apadio : std_logic;
SIGNAL nRESET_apadio : std_logic;
SIGNAL CLK_REF_apadio : std_logic;
SIGNAL nPOR_apadio : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWRITE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHREADYO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMRASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIOEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRION : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDON : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTTXD : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRTSN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDTRN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_anreset_pbidir_acombout : std_logic;
SIGNAL TriggerComplete_0_acombout : std_logic;
SIGNAL CLK4p_acombout : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL inst_ROC_aRST_state_a4 : std_logic;
SIGNAL inst_ROC_aRST_state_a5 : std_logic;
SIGNAL inst_ROC_aRST_state_a6 : std_logic;
SIGNAL inst_ROC_aRST_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_180_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_150_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_180 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a297 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a296 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a298 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_43_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29_a295 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_244_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a297 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a296 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_59_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a295 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45_a298 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_nor_45 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_156_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a160 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a298 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_28_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a100 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a296 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a214 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a299 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a122 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32_a297 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_nor_32 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 : std_logic;
SIGNAL ahb_slave_inst_ai_a1044 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_10 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_41_a232 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_41_a19 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a11 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a12 : std_logic;
SIGNAL ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a10 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_4 : std_logic;
SIGNAL ahb_slave_inst_aSelect_536_rtl_41_a16 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a8 : std_logic;
SIGNAL ahb_slave_inst_aSelect_543_rtl_45_a96 : std_logic;
SIGNAL ahb_slave_inst_aSelect_538_rtl_42_a4 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a9 : std_logic;
SIGNAL ahb_slave_inst_ai_a1063 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a19 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a388 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a377 : std_logic;
SIGNAL ahb_slave_inst_ai_a879 : std_logic;
SIGNAL ahb_slave_inst_aSelect_576_a384 : std_logic;
SIGNAL ahb_slave_inst_aSelect_576_a12 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a4_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a5_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a3_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a18_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a19_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a2_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_583_a40 : std_logic;
SIGNAL ahb_slave_inst_areg_write_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a6_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a13_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a12_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a15_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_751_a22 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a126 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_65_a30 : std_logic;
SIGNAL ahb_slave_inst_aSelect_549_rtl_65_a35 : std_logic;
SIGNAL ahb_slave_inst_areg_enable_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a126 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_ai_a137 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_165_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_165 : std_logic;
SIGNAL atwd0_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a15_a : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_49_rtl_297_a39 : std_logic;
SIGNAL TriggerComplete_1_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a10_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_read_done_dly : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_99_rtl_301_a16 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a10 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a8 : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_100_rtl_302_a24 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a11 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_state_a9 : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_51_rtl_299_a15 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a2_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_read_done_dly : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_50_rtl_298_a16 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a10 : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_51_rtl_299_a7 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a11 : std_logic;
SIGNAL inst_atwd_ping_pong_aSelect_49_rtl_297_a32 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_state_a9 : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_pong_enable : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_ai_a46 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL OneSPE_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_150_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_180_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_180 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a297 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a296 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a298 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_43_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29_a295 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_244_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a297 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a296 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_59_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a295 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45_a298 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_nor_45 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_156_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a214 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a299 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a160 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a298 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_28_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a100 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a296 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a122 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32_a297 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_nor_32 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_165_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_165 : std_logic;
SIGNAL atwd1_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_ai_a137 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_pong_enable : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_ai_a46 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_ainst1_apulse_sent_a23 : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a203 : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a264 : std_logic;
SIGNAL dcom_inst_ainst1_apulse_sent_a40 : std_logic;
SIGNAL dcom_inst_ainst1_apulse_sent_areg : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a166 : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a167 : std_logic;
SIGNAL dcom_inst_ainst1_aline_quiet_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a32 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a4_a : std_logic;
SIGNAL RST_kalle : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a2_a : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a83 : std_logic;
SIGNAL slaveregister_inst_atx_fifo_wr_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL COM_AD_D_a9_a_acombout : std_logic;
SIGNAL COM_AD_D_a8_a_acombout : std_logic;
SIGNAL COM_AD_D_a7_a_acombout : std_logic;
SIGNAL COM_AD_D_a6_a_acombout : std_logic;
SIGNAL COM_AD_D_a5_a_acombout : std_logic;
SIGNAL COM_AD_D_a4_a_acombout : std_logic;
SIGNAL COM_AD_D_a3_a_acombout : std_logic;
SIGNAL COM_AD_D_a2_a_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a12_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a11_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a10_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a13_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a14_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL A_nB_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1971 : std_logic;
SIGNAL slaveregister_inst_adom_id_a31_a_a203 : std_logic;
SIGNAL slaveregister_inst_adom_id_a48_a_a128 : std_logic;
SIGNAL slaveregister_inst_adom_id_a48_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst31 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2970 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a3028 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_id_a2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2120 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a12 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a17 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a14 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aCRES_WAIT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV12 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a16 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aWAIT_6ms_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV10 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a74 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a32 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DAT_a34 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a25 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_EOF_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst35 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst13 : std_logic;
SIGNAL rtl_a7689 : std_logic;
SIGNAL slaveregister_inst_arx_fifo_rd_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1994 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWB_a16 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a29 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWB_a21 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1955 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a27 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a30 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWE_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV1_a35 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV1_a71 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a78 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a23 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a24 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DRBT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV1_a54 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV1 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aREC_DAT_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aREC_PULSE_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asys_res_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSYS_RESET_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DAT_a21 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aQUIET_WT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV2_a34 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV2 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a33 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a34 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_TC_EOF_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aDRREQ_WT_a46 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV3_a43 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_adrbt_gnt_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aDOM_REBOOT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_TC_DAT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV3_a64 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV3 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_PULSE_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV0_a101 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a57 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a63 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a68 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2983 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2448 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a13 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg2_a15 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV11 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2389 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a327 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a331 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2942 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2949 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a115 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRNB_a57 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a28 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a46 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a256 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a33 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_id_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2156 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_atcal_data_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a25_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a24_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a23_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a22_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a21_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a20_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a19_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a18_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a17_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a16_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL COM_AD_D_a1_a_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL COM_AD_D_a0_a_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg : std_logic;
SIGNAL slaveregister_inst_adom_id_a39_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg : std_logic;
SIGNAL slaveregister_inst_adom_id_a47_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg : std_logic;
SIGNAL slaveregister_inst_adom_id_a31_a_a129 : std_logic;
SIGNAL slaveregister_inst_adom_id_a31_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a31_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a23_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a23_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a7_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a7_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a15_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a124 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a74 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst19 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst36 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst38 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a46_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a14_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a38_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35 : std_logic;
SIGNAL slaveregister_inst_adom_id_a30_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a30_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a22_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a22_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a14_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a14_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a6_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a6_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd3_a147 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd3_a156 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a63 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd3_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a199 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a212 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1973 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a49 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_a22 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_a196 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_a14 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a29_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a29_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a21_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a21_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a13_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a13_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a5_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_adom_id_a45_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a13_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a37_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a5_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a20_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a20_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a28_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a28_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a12_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a12_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a4_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_adom_id_a36_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a4_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a44_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a12_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a4_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a35_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a3_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a43_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a11_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35 : std_logic;
SIGNAL slaveregister_inst_adom_id_a27_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a27_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a19_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a19_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a11_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a11_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a3_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a3_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a42_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a10_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a34_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13 : std_logic;
SIGNAL slaveregister_inst_adom_id_a26_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a26_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a18_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a18_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a2_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a2_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a10_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a10_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a2_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25 : std_logic;
SIGNAL slaveregister_inst_adom_id_a17_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a17_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a25_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a25_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a9_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a9_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a1_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23 : std_logic;
SIGNAL slaveregister_inst_adom_id_a33_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a1_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a41_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a1_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18 : std_logic;
SIGNAL slaveregister_inst_adom_id_a32_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a0_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a40_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst25_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35 : std_logic;
SIGNAL slaveregister_inst_adom_id_a16_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a16_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a24_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a24_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a8_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a8_a : std_logic;
SIGNAL slaveregister_inst_adom_id_a0_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst29_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a0_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a3007 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a84 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a44 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_a76 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a44 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a260 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_data_a17 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_data_a102 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_data_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a31 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a2297 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_atcal_psnd_areg : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a248 : std_logic;
SIGNAL dcom_inst_ainst1_aaltr_temp_a39 : std_logic;
SIGNAL dcom_inst_ainst1_al_pulse_areg : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725 : std_logic;
SIGNAL dcom_inst_ainst1_ah_pulse_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a739 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a904 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a7 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd0_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_147_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_150 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd1_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd1_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_147_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_150 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL MultiSPE_acombout : std_logic;
SIGNAL inst_hit_counter_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL inst_fe_testpulse_aFE_TEST_PULSE_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a24_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a17_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a16_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_502_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_502_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_503_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_503_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a19_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_501_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_501_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a18_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_500_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_500_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_499_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_o : std_logic;
SIGNAL inst_fe_testpulse_acnt_oo : std_logic;
SIGNAL inst_fe_testpulse_atick_old : std_logic;
SIGNAL inst_fe_testpulse_atick_old0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old1 : std_logic;
SIGNAL inst_fe_testpulse_ai_a0 : std_logic;
SIGNAL inst_fe_testpulse_ai_a5 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_17 : std_logic;
SIGNAL inst_fe_r2r_ai_a2832 : std_logic;
SIGNAL inst_fe_r2r_ai_a285 : std_logic;
SIGNAL inst_fe_r2r_ai_a2836 : std_logic;
SIGNAL inst_fe_r2r_ai_a1482 : std_logic;
SIGNAL inst_fe_r2r_ai_a321 : std_logic;
SIGNAL inst_fe_r2r_ai_a320 : std_logic;
SIGNAL inst_fe_r2r_acntn_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a297 : std_logic;
SIGNAL inst_fe_r2r_aadd_45_rtl_281_a60 : std_logic;
SIGNAL inst_fe_r2r_ai_a2911 : std_logic;
SIGNAL inst_fe_r2r_acntn_a2_a : std_logic;
SIGNAL inst_fe_r2r_ai_a1490 : std_logic;
SIGNAL inst_fe_r2r_acntn_a3_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_33 : std_logic;
SIGNAL inst_fe_r2r_ai_a231 : std_logic;
SIGNAL inst_fe_r2r_astate_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a306 : std_logic;
SIGNAL inst_fe_r2r_ai_a2921 : std_logic;
SIGNAL inst_fe_r2r_acntn_a1_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_43_a0 : std_logic;
SIGNAL inst_fe_r2r_ai_a2831 : std_logic;
SIGNAL inst_fe_r2r_astate_a11 : std_logic;
SIGNAL inst_fe_r2r_ai_a2835 : std_logic;
SIGNAL inst_fe_r2r_ai_a284 : std_logic;
SIGNAL inst_fe_r2r_acntp_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a270 : std_logic;
SIGNAL inst_fe_r2r_ai_a2881 : std_logic;
SIGNAL inst_fe_r2r_acntp_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a261 : std_logic;
SIGNAL inst_fe_r2r_aadd_19_rtl_280_a60 : std_logic;
SIGNAL inst_fe_r2r_ai_a2871 : std_logic;
SIGNAL inst_fe_r2r_acntp_a2_a : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_7 : std_logic;
SIGNAL inst_fe_r2r_aSelect_63_rtl_293_a1 : std_logic;
SIGNAL inst_fe_r2r_astate_a8 : std_logic;
SIGNAL inst_fe_r2r_astate_a9 : std_logic;
SIGNAL inst_fe_r2r_areduce_nor_17_a0 : std_logic;
SIGNAL inst_fe_r2r_ai_a942 : std_logic;
SIGNAL inst_fe_r2r_ai_a950 : std_logic;
SIGNAL inst_fe_r2r_acntp_a3_a : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_ai_a46 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a28_a : std_logic;
SIGNAL inst_r2r_aup_a0 : std_logic;
SIGNAL inst_r2r_aup : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a0 : std_logic;
SIGNAL inst_r2r_acnt_a0_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a1 : std_logic;
SIGNAL inst_r2r_acnt_a1_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a2 : std_logic;
SIGNAL inst_r2r_acnt_a2_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a3 : std_logic;
SIGNAL inst_r2r_acnt_a3_a : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a4 : std_logic;
SIGNAL inst_r2r_acnt_a4_a : std_logic;
SIGNAL inst_r2r_ai_a211 : std_logic;
SIGNAL inst_r2r_ai_a225 : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a5 : std_logic;
SIGNAL inst_r2r_acnt_a5_a : std_logic;
SIGNAL inst_r2r_ai_a235 : std_logic;
SIGNAL inst_r2r_ai_a250 : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_11_rtl_340_rtl_916_a6 : std_logic;
SIGNAL inst_r2r_acnt_a6_a : std_logic;
SIGNAL inst_r2r_aR2BUS_a6_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a5_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a4_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a3_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a2_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a1_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_single_led_acnt_old_a10_a : std_logic;
SIGNAL inst_single_led_atick : std_logic;
SIGNAL inst_single_led_aSingleLED_TRIGGER_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a0_a : std_logic;
SIGNAL inst_coinc_ai_a5 : std_logic;
SIGNAL inst_coinc_aSelect_371_a15 : std_logic;
SIGNAL inst_coinc_aSelect_405_a4 : std_logic;
SIGNAL inst_coinc_aadd_24_a0 : std_logic;
SIGNAL inst_coinc_acnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_24_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a1 : std_logic;
SIGNAL inst_coinc_acnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_24_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a2 : std_logic;
SIGNAL inst_coinc_acnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_24_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a3 : std_logic;
SIGNAL inst_coinc_acnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_24_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a4 : std_logic;
SIGNAL inst_coinc_aSelect_431_a10 : std_logic;
SIGNAL inst_coinc_acnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_24_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a5 : std_logic;
SIGNAL inst_coinc_acnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_24_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a6 : std_logic;
SIGNAL inst_coinc_aSelect_429_a10 : std_logic;
SIGNAL inst_coinc_acnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_24_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a7 : std_logic;
SIGNAL inst_coinc_aSelect_428_a10 : std_logic;
SIGNAL inst_coinc_acnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_24_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a8 : std_logic;
SIGNAL inst_coinc_aSelect_427_a10 : std_logic;
SIGNAL inst_coinc_acnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_24_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a9 : std_logic;
SIGNAL inst_coinc_aSelect_426_a10 : std_logic;
SIGNAL inst_coinc_acnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_24_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a10 : std_logic;
SIGNAL inst_coinc_aSelect_425_a10 : std_logic;
SIGNAL inst_coinc_acnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_24_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a11 : std_logic;
SIGNAL inst_coinc_acnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_24_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a12 : std_logic;
SIGNAL inst_coinc_acnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_24_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a13 : std_logic;
SIGNAL inst_coinc_acnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_24_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a14 : std_logic;
SIGNAL inst_coinc_acnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_24_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a15 : std_logic;
SIGNAL inst_coinc_acnt_a15_a : std_logic;
SIGNAL inst_coinc_aadd_24_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a16 : std_logic;
SIGNAL inst_coinc_acnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_24_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a17 : std_logic;
SIGNAL inst_coinc_acnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_24_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a18 : std_logic;
SIGNAL inst_coinc_acnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_24_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a19 : std_logic;
SIGNAL inst_coinc_acnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_24_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a20 : std_logic;
SIGNAL inst_coinc_acnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_24_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a21 : std_logic;
SIGNAL inst_coinc_acnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_24_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a22 : std_logic;
SIGNAL inst_coinc_acnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_24_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a23 : std_logic;
SIGNAL inst_coinc_acnt_a23_a : std_logic;
SIGNAL inst_coinc_aadd_24_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a24 : std_logic;
SIGNAL inst_coinc_acnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_24_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a25 : std_logic;
SIGNAL inst_coinc_acnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_24_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a26 : std_logic;
SIGNAL inst_coinc_acnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_24_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a27 : std_logic;
SIGNAL inst_coinc_acnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_24_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a28 : std_logic;
SIGNAL inst_coinc_acnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_24_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a29 : std_logic;
SIGNAL inst_coinc_acnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_24_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a30 : std_logic;
SIGNAL inst_coinc_acnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_24_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_24_a31 : std_logic;
SIGNAL inst_coinc_acnt_a31_a : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a130 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a326 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a190 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a328 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a152 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a327 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a244 : std_logic;
SIGNAL inst_coinc_areduce_nor_22_a329 : std_logic;
SIGNAL inst_coinc_areduce_nor_22 : std_logic;
SIGNAL inst_coinc_aSelect_366_rtl_337_a17 : std_logic;
SIGNAL inst_coinc_aadd_98_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_98_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a1 : std_logic;
SIGNAL inst_coinc_await_cnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_98_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a2 : std_logic;
SIGNAL inst_coinc_aSelect_400_a2 : std_logic;
SIGNAL inst_coinc_aSelect_400_a95 : std_logic;
SIGNAL inst_coinc_await_cnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_98_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_98_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a4 : std_logic;
SIGNAL inst_coinc_await_cnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_98_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a5 : std_logic;
SIGNAL inst_coinc_await_cnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_98_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a6 : std_logic;
SIGNAL inst_coinc_await_cnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_98_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a7 : std_logic;
SIGNAL inst_coinc_await_cnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_98_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a8 : std_logic;
SIGNAL inst_coinc_await_cnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_98_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a9 : std_logic;
SIGNAL inst_coinc_await_cnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_98_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_98_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a11 : std_logic;
SIGNAL inst_coinc_await_cnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_98_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a12 : std_logic;
SIGNAL inst_coinc_await_cnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_98_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a13 : std_logic;
SIGNAL inst_coinc_await_cnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_98_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a14 : std_logic;
SIGNAL inst_coinc_await_cnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_98_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a15 : std_logic;
SIGNAL inst_coinc_await_cnt_a15_a : std_logic;
SIGNAL inst_coinc_aadd_98_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a16 : std_logic;
SIGNAL inst_coinc_await_cnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_98_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a17 : std_logic;
SIGNAL inst_coinc_await_cnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_98_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a18 : std_logic;
SIGNAL inst_coinc_await_cnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_98_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a19 : std_logic;
SIGNAL inst_coinc_await_cnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_98_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a20 : std_logic;
SIGNAL inst_coinc_await_cnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_98_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a21 : std_logic;
SIGNAL inst_coinc_await_cnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_98_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a22 : std_logic;
SIGNAL inst_coinc_await_cnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_98_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a23_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a134 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a309 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a172 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a310 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a226 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a311 : std_logic;
SIGNAL inst_coinc_aadd_98_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_98_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a25 : std_logic;
SIGNAL inst_coinc_await_cnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_98_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a26 : std_logic;
SIGNAL inst_coinc_await_cnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_98_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a27 : std_logic;
SIGNAL inst_coinc_await_cnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_98_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a28 : std_logic;
SIGNAL inst_coinc_await_cnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_98_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a29 : std_logic;
SIGNAL inst_coinc_await_cnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_98_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a30 : std_logic;
SIGNAL inst_coinc_await_cnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_98_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_98_a31 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a112 : std_logic;
SIGNAL inst_coinc_areduce_nor_96_a308 : std_logic;
SIGNAL inst_coinc_areduce_nor_96 : std_logic;
SIGNAL inst_coinc_astate_a10 : std_logic;
SIGNAL inst_coinc_ai_a1100 : std_logic;
SIGNAL inst_coinc_ai_a613 : std_logic;
SIGNAL inst_coinc_astate_a8 : std_logic;
SIGNAL inst_coinc_astate_a169 : std_logic;
SIGNAL inst_coinc_astate_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a8_a : std_logic;
SIGNAL inst_coinc_alast_down : std_logic;
SIGNAL inst_coinc_ai_a327 : std_logic;
SIGNAL inst_coinc_alast_down_pol_a0 : std_logic;
SIGNAL inst_coinc_alast_down_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a9_a : std_logic;
SIGNAL inst_coinc_ai_a623 : std_logic;
SIGNAL inst_coinc_ai_a193 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a13_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a10_a : std_logic;
SIGNAL inst_coinc_alast_up_pol_a0 : std_logic;
SIGNAL inst_coinc_alast_up_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_UP_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a11_a : std_logic;
SIGNAL inst_coinc_ai_a586 : std_logic;
SIGNAL inst_coinc_ai_a194 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a14_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a15_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a26_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a28_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a31_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a29_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a30_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL n2860_rtl_341_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL CNT_rtl_342_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL CNT_rtl_342_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL CNT_rtl_342_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a22 : std_logic;
SIGNAL CLK_REF_acombout : std_logic;
SIGNAL nPOR_acombout : std_logic;
SIGNAL a_aVCC : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a220 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a74 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a350 : std_logic;
SIGNAL ahb_slave_inst_aSelect_545_a361 : std_logic;
SIGNAL ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL EBIACK_acombout : std_logic;
SIGNAL UARTCTSN_acombout : std_logic;
SIGNAL UARTDSRN_acombout : std_logic;
SIGNAL UARTRXD_acombout : std_logic;
SIGNAL INTEXTPIN_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp_feedback_sum_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a0COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a1 : std_logic;
SIGNAL inst_master_data_source_adata_a1_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a1COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a2 : std_logic;
SIGNAL inst_master_data_source_adata_a2_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a2COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a3 : std_logic;
SIGNAL inst_master_data_source_adata_a3_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a3COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a4 : std_logic;
SIGNAL inst_master_data_source_adata_a4_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a4COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a5 : std_logic;
SIGNAL inst_master_data_source_adata_a5_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a5COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a6 : std_logic;
SIGNAL inst_master_data_source_adata_a6_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a6COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a7 : std_logic;
SIGNAL inst_master_data_source_adata_a7_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a7COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a8 : std_logic;
SIGNAL inst_master_data_source_adata_a8_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a8COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a9 : std_logic;
SIGNAL inst_master_data_source_adata_a9_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a9COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a10 : std_logic;
SIGNAL inst_master_data_source_adata_a10_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a10COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a11 : std_logic;
SIGNAL inst_master_data_source_adata_a11_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a11COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a12 : std_logic;
SIGNAL inst_master_data_source_adata_a12_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a12COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a13 : std_logic;
SIGNAL inst_master_data_source_adata_a13_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a13COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a14 : std_logic;
SIGNAL inst_master_data_source_adata_a14_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a14COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a15 : std_logic;
SIGNAL inst_master_data_source_adata_a15_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a15COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a16 : std_logic;
SIGNAL inst_master_data_source_adata_a16_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a16COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a17 : std_logic;
SIGNAL inst_master_data_source_adata_a17_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a17COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a18 : std_logic;
SIGNAL inst_master_data_source_adata_a18_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a18COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a19 : std_logic;
SIGNAL inst_master_data_source_adata_a19_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a19COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a20 : std_logic;
SIGNAL inst_master_data_source_adata_a20_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a20COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a21 : std_logic;
SIGNAL inst_master_data_source_adata_a21_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a21COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a22 : std_logic;
SIGNAL inst_master_data_source_adata_a22_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a22COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a23 : std_logic;
SIGNAL inst_master_data_source_adata_a23_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a226 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a319 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a264 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a320 : std_logic;
SIGNAL inst_master_data_source_aadd_14_a23COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a24 : std_logic;
SIGNAL inst_master_data_source_adata_a24_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a24COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a25 : std_logic;
SIGNAL inst_master_data_source_adata_a25_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a25COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a26 : std_logic;
SIGNAL inst_master_data_source_adata_a26_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a26COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a27 : std_logic;
SIGNAL inst_master_data_source_adata_a27_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a27COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a28 : std_logic;
SIGNAL inst_master_data_source_adata_a28_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a28COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a29 : std_logic;
SIGNAL inst_master_data_source_adata_a29_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a29COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a30 : std_logic;
SIGNAL inst_master_data_source_adata_a30_a : std_logic;
SIGNAL inst_master_data_source_aadd_14_a30COUT : std_logic;
SIGNAL inst_master_data_source_aadd_14_a31 : std_logic;
SIGNAL inst_master_data_source_adata_a31_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a199 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a204 : std_logic;
SIGNAL inst_master_data_source_aLessThan_12_a127 : std_logic;
SIGNAL inst_master_data_source_adata_a0_a : std_logic;
SIGNAL inst_master_data_source_awdata_a0_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a0_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a1_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a1_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a2_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a2_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a3_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a3_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a4_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a4_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a5_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a5_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a6_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a6_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a7_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a7_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a8_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a8_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a9_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a9_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a10_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a10_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a11_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a11_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a12_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a12_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a13_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a13_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a14_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a14_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a15_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a15_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a16_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a16_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a17_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a17_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a18_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a18_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a19_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a19_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a20_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a20_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a21_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a21_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a22_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a22_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a23_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a23_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a24_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a24_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a25_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a25_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a26_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a26_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a27_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a27_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a28_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a28_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a29_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a29_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a30_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a30_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a31_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a7_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a2965 : std_logic;
SIGNAL slaveregister_inst_ai_a3019 : std_logic;
SIGNAL slaveregister_inst_ai_a574 : std_logic;
SIGNAL FLASH_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a0_a_a7 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a16_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL inst_flash_ADC_adisc : std_logic;
SIGNAL inst_flash_ADC_ai_a2 : std_logic;
SIGNAL inst_flash_ADC_ai_a0 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awren : std_logic;
SIGNAL rtl_a12 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a1_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a2_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a3_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a4_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a5_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a6_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a7_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a9_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a8_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a10_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a2973 : std_logic;
SIGNAL rtl_a7450 : std_logic;
SIGNAL ATWD1_D_a0_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a580 : std_logic;
SIGNAL ATWD1_D_a2_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD1_D_a1_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD1_D_a3_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD1_D_a9_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD1_D_a7_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD1_D_a8_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD1_D_a6_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD1_D_a5_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD1_D_a4_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a0_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_143_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_160_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd1_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_158_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd1_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_156_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd1_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_154_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd1_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_152_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd1_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_150_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd1_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_148_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd1_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_146_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd1_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_29_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_144_a106 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd1_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL ATWD0_D_a0_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a577 : std_logic;
SIGNAL ATWD0_D_a1_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD0_D_a6_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD0_D_a8_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL ATWD0_D_a7_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD0_D_a9_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD0_D_a3_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD0_D_a5_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD0_D_a4_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL ATWD0_D_a2_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a0_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_143_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_160_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd0_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_158_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd0_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_156_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd0_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_154_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd0_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_152_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd0_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_150_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd0_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_148_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd0_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_146_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd0_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_144_a106 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_29_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd0_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_trigger_last : std_logic;
SIGNAL inst_atwd_timestamp_ai_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0 : std_logic;
SIGNAL rtl_a1603 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_trigger_last : std_logic;
SIGNAL inst_atwd_timestamp_ai_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1 : std_logic;
SIGNAL rtl_a1608 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a : std_logic;
SIGNAL rtl_a1127 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a17 : std_logic;
SIGNAL a_aGND : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a129 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a295 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a107 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a294 : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a15_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a16_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a16_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a17_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a17_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a18_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a18_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a19_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a19_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a20_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a20_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a21_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a21_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a22_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a22_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a23_a : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a167 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a146 : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a23_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a24_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a24_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a25_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a25_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a26_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a26_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a27_a : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a192 : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a27_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a28_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a28_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a29_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a29_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a30_a : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a30_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_acnt100ms_a31_a : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a221 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a275 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_a29 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a : std_logic;
SIGNAL inst_hit_counter_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a17 : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a0_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a1_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a2_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a3_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a4_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a5_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a6_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a7_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a8_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a9_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a10_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a11_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a12_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a13_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a14_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a15_a : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a129 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a295 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a107 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a294 : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a15_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a16_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a16_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a17_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a17_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a18_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a18_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a19_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a19_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a20_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a20_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a21_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a21_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a22_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a22_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a23_a : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a167 : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a23_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a24_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a24_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a25_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a25_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a26_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a26_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a27_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a27_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a28_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a28_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a29_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a29_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a30_a : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a30_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_acnt100ms_a31_a : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a221 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a146 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a192 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a275 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_618_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_618_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_620_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a32 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_620_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_617_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL old : std_logic;
SIGNAL msg_rd : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst22 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst36 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_619_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_619_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_326_rtl_404_rtl_617_a1 : std_logic;
SIGNAL rtl_a1275 : std_logic;
SIGNAL slaveregister_inst_aMux_594_rtl_453_rtl_746_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_594_rtl_453_rtl_746_a1 : std_logic;
SIGNAL rtl_a7501 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a : std_logic;
SIGNAL FLASH_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a1_a_a10 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a1_a_a11 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a1_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_628_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_628_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_626_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_626_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_625_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_627_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_627_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a : std_logic;
SIGNAL rtl_a1128 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_407_rtl_625_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0 : std_logic;
SIGNAL rtl_a1613 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1 : std_logic;
SIGNAL rtl_a1618 : std_logic;
SIGNAL rtl_a1283 : std_logic;
SIGNAL atwd0_adata_sig_a1_a_a11 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_aMux_593_rtl_456_rtl_749_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_593_rtl_456_rtl_749_a1 : std_logic;
SIGNAL rtl_a7513 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a : std_logic;
SIGNAL FLASH_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a2_a_a13 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd1_adata_sig_a2_a_a14 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd0_adata_sig_a2_a_a14 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_635_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_635_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a2_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_636_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a2_a : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_636_a9 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_634_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_634_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_633_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a : std_logic;
SIGNAL rtl_a1129 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_410_rtl_633_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0 : std_logic;
SIGNAL rtl_a1623 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1 : std_logic;
SIGNAL rtl_a1628 : std_logic;
SIGNAL rtl_a1291 : std_logic;
SIGNAL slaveregister_inst_aMux_592_rtl_459_rtl_752_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_592_rtl_459_rtl_752_a1 : std_logic;
SIGNAL rtl_a7525 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a : std_logic;
SIGNAL FLASH_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a3_a_a16 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a3_a_a17 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_642_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_642_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a3_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_644_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_644_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_641_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a3009 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acom_aval_areg : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_643_a4 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_643_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a : std_logic;
SIGNAL rtl_a1130 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_413_rtl_641_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0 : std_logic;
SIGNAL rtl_a1633 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1 : std_logic;
SIGNAL rtl_a1638 : std_logic;
SIGNAL rtl_a1299 : std_logic;
SIGNAL atwd0_adata_sig_a3_a_a17 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_aMux_591_rtl_462_rtl_755_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_591_rtl_462_rtl_755_a1 : std_logic;
SIGNAL rtl_a7537 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a : std_logic;
SIGNAL FLASH_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a4_a_a19 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL atwd0_adata_sig_a4_a_a20 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL atwd1_adata_sig_a4_a_a20 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL rtl_a7452 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a : std_logic;
SIGNAL rtl_a7454 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL rtl_a1757 : std_logic;
SIGNAL rtl_a1761 : std_logic;
SIGNAL rtl_a7707 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_651_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_651_a9 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0 : std_logic;
SIGNAL rtl_a1132 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a4_a : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_652_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_652_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_650_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_650_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_649_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_322_rtl_416_rtl_649_a1 : std_logic;
SIGNAL rtl_a356 : std_logic;
SIGNAL slaveregister_inst_aMux_590_rtl_465_rtl_758_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_590_rtl_465_rtl_758_a1 : std_logic;
SIGNAL rtl_a7549 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a : std_logic;
SIGNAL FLASH_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a5_a_a22 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL rtl_a1768 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a5_a : std_logic;
SIGNAL rtl_a1772 : std_logic;
SIGNAL rtl_a7708 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_659_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_659_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a5_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_660_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_660_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_658_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_658_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_657_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0 : std_logic;
SIGNAL rtl_a1133 : std_logic;
SIGNAL slaveregister_inst_aMux_321_rtl_419_rtl_657_a1 : std_logic;
SIGNAL rtl_a371 : std_logic;
SIGNAL atwd1_adata_sig_a5_a_a23 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL atwd0_adata_sig_a5_a_a23 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_aMux_589_rtl_468_rtl_761_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_589_rtl_468_rtl_761_a1 : std_logic;
SIGNAL rtl_a7561 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a : std_logic;
SIGNAL FLASH_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a6_a_a25 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd0_adata_sig_a6_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd1_adata_sig_a6_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_666_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_666_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a6_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a6_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a6_a : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_668_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_668_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_665_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_667_a4 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_667_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a : std_logic;
SIGNAL rtl_a1131 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_422_rtl_665_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0 : std_logic;
SIGNAL rtl_a1663 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1 : std_logic;
SIGNAL rtl_a1668 : std_logic;
SIGNAL rtl_a1327 : std_logic;
SIGNAL slaveregister_inst_aMux_588_rtl_471_rtl_764_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_588_rtl_471_rtl_764_a1 : std_logic;
SIGNAL rtl_a7573 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a : std_logic;
SIGNAL FLASH_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a7_a_a28 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL rtl_a1779 : std_logic;
SIGNAL rtl_a1783 : std_logic;
SIGNAL rtl_a7709 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_674_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_674_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a7_a : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_676_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_676_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_673_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_675_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_675_a9 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0 : std_logic;
SIGNAL rtl_a1134 : std_logic;
SIGNAL slaveregister_inst_aMux_319_rtl_425_rtl_673_a1 : std_logic;
SIGNAL rtl_a401 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd1_adata_sig_a7_a_a29 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd0_adata_sig_a7_a_a29 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_aMux_587_rtl_474_rtl_767_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_587_rtl_474_rtl_767_a1 : std_logic;
SIGNAL rtl_a7585 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a : std_logic;
SIGNAL FLASH_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a8_a_a31 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd1_adata_sig_a8_a_a32 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd0_adata_sig_a8_a_a32 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a8_a : std_logic;
SIGNAL rtl_a1689 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1 : std_logic;
SIGNAL rtl_a1688 : std_logic;
SIGNAL COINC_DOWN_A_acombout : std_logic;
SIGNAL rtl_a1345 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a8_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_684_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_684_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_682_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_682_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_683_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_683_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_681_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_318_rtl_428_rtl_681_a1 : std_logic;
SIGNAL rtl_a1352 : std_logic;
SIGNAL slaveregister_inst_aMux_586_rtl_477_rtl_770_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_586_rtl_477_rtl_770_a1 : std_logic;
SIGNAL rtl_a7597 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a : std_logic;
SIGNAL FLASH_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a9_a_a34 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL atwd0_adata_sig_a9_a_a35 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_585_rtl_480_rtl_773_a0 : std_logic;
SIGNAL atwd1_adata_sig_a9_a_a35 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a9_a : std_logic;
SIGNAL rtl_a1698 : std_logic;
SIGNAL rtl_a1697 : std_logic;
SIGNAL COINC_DOWN_ABAR_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0 : std_logic;
SIGNAL rtl_a1364 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_691_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_691_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a9_a : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_692_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_692_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_690_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_690_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_689_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_317_rtl_431_rtl_689_a1 : std_logic;
SIGNAL rtl_a1371 : std_logic;
SIGNAL slaveregister_inst_aMux_585_rtl_480_rtl_773_a1 : std_logic;
SIGNAL rtl_a7609 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a : std_logic;
SIGNAL FLASH_NCO_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a10_a_a37 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd1_adata_sig_a10_a_a0 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd0_adata_sig_a10_a_a0 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a10_a : std_logic;
SIGNAL rtl_a1707 : std_logic;
SIGNAL rtl_a1706 : std_logic;
SIGNAL COINC_DOWN_B_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0 : std_logic;
SIGNAL rtl_a1383 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_699_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_699_a9 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_698_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_698_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a10_a : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_700_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_700_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_697_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_316_rtl_434_rtl_697_a1 : std_logic;
SIGNAL rtl_a1390 : std_logic;
SIGNAL slaveregister_inst_aMux_584_rtl_483_rtl_776_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_584_rtl_483_rtl_776_a1 : std_logic;
SIGNAL rtl_a7621 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a11_a_a0 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd1_adata_sig_a11_a_a1 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd0_adata_sig_a11_a_a1 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_583_rtl_486_rtl_779_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a11_a : std_logic;
SIGNAL rtl_a1716 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1 : std_logic;
SIGNAL rtl_a1715 : std_logic;
SIGNAL COINC_DOWN_BBAR_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0 : std_logic;
SIGNAL rtl_a1402 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_708_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_708_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_706_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_706_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_705_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_707_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_707_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_315_rtl_437_rtl_705_a1 : std_logic;
SIGNAL rtl_a1409 : std_logic;
SIGNAL slaveregister_inst_aMux_583_rtl_486_rtl_779_a1 : std_logic;
SIGNAL rtl_a7633 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a12_a_a1 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd1_adata_sig_a12_a_a2 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd0_adata_sig_a12_a_a2 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a12_a : std_logic;
SIGNAL rtl_a1725 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1 : std_logic;
SIGNAL rtl_a1724 : std_logic;
SIGNAL COINC_UP_A_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0 : std_logic;
SIGNAL rtl_a1421 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_715_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_715_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a12_a : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_716_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_716_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_714_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_714_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_713_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_314_rtl_440_rtl_713_a1 : std_logic;
SIGNAL rtl_a1428 : std_logic;
SIGNAL slaveregister_inst_aMux_582_rtl_489_rtl_782_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_582_rtl_489_rtl_782_a1 : std_logic;
SIGNAL rtl_a7645 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a13_a_a2 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd1_adata_sig_a13_a_a3 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd0_adata_sig_a13_a_a3 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_581_rtl_492_rtl_785_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a13_a : std_logic;
SIGNAL rtl_a1734 : std_logic;
SIGNAL rtl_a1733 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_723_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_723_a9 : std_logic;
SIGNAL COINC_UP_ABAR_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0 : std_logic;
SIGNAL rtl_a1440 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a13_a : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_724_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_724_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_722_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_722_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_721_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_313_rtl_443_rtl_721_a1 : std_logic;
SIGNAL rtl_a1447 : std_logic;
SIGNAL slaveregister_inst_aMux_581_rtl_492_rtl_785_a1 : std_logic;
SIGNAL rtl_a7657 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a14_a_a3 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd1_adata_sig_a14_a_a4 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd0_adata_sig_a14_a_a4 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a14_a : std_logic;
SIGNAL rtl_a1743 : std_logic;
SIGNAL rtl_a1742 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_731_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_731_a9 : std_logic;
SIGNAL COINC_UP_B_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0 : std_logic;
SIGNAL rtl_a1459 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a14_a : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_732_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_732_a9 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_730_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_730_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_729_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_312_rtl_446_rtl_729_a1 : std_logic;
SIGNAL rtl_a1466 : std_logic;
SIGNAL slaveregister_inst_aMux_580_rtl_495_rtl_788_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_580_rtl_495_rtl_788_a1 : std_logic;
SIGNAL rtl_a7669 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a15_a_a4 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL atwd0_adata_sig_a15_a_a5 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_579_rtl_498_rtl_791_a0 : std_logic;
SIGNAL atwd1_adata_sig_a15_a_a5 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a15_a : std_logic;
SIGNAL rtl_a1752 : std_logic;
SIGNAL rtl_a1751 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_739_a4 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_739_a9 : std_logic;
SIGNAL COINC_UP_BBAR_acombout : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0 : std_logic;
SIGNAL rtl_a1478 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a15_a : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_740_a4 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_740_a9 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_738_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_738_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_737_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_311_rtl_449_rtl_737_a1 : std_logic;
SIGNAL rtl_a1485 : std_logic;
SIGNAL slaveregister_inst_aMux_579_rtl_498_rtl_791_a1 : std_logic;
SIGNAL rtl_a7681 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a15_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2994 : std_logic;
SIGNAL slaveregister_inst_ai_a891 : std_logic;
SIGNAL rtl_a95 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a16_a : std_logic;
SIGNAL rtl_a94 : std_logic;
SIGNAL slaveregister_inst_aMux_310_rtl_356_rtl_505_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_310_rtl_356_rtl_505_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a16_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0 : std_logic;
SIGNAL rtl_a1497 : std_logic;
SIGNAL slaveregister_inst_aMux_310_rtl_356_rtl_504_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_310_rtl_356_rtl_504_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a760 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a769 : std_logic;
SIGNAL slaveregister_inst_ai_a435 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a17_a : std_logic;
SIGNAL rtl_a97 : std_logic;
SIGNAL rtl_a98 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a17_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0 : std_logic;
SIGNAL rtl_a1504 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_359_rtl_513_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_359_rtl_513_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_359_rtl_512_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_309_rtl_359_rtl_512_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a17_a_areg0 : std_logic;
SIGNAL rtl_a101 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a18_a : std_logic;
SIGNAL rtl_a100 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a18_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0 : std_logic;
SIGNAL rtl_a1511 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_362_rtl_521_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_362_rtl_521_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_362_rtl_520_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_308_rtl_362_rtl_520_a1 : std_logic;
SIGNAL rtl_a549 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a19_a : std_logic;
SIGNAL rtl_a102 : std_logic;
SIGNAL rtl_a103 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_365_rtl_526_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_365_rtl_526_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a19_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0 : std_logic;
SIGNAL rtl_a1518 : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_365_rtl_525_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_307_rtl_365_rtl_525_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a776 : std_logic;
SIGNAL rtl_a105 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a20_a : std_logic;
SIGNAL rtl_a104 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a20_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a20_a : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_368_rtl_531_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_368_rtl_531_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a20_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0 : std_logic;
SIGNAL rtl_a1525 : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_368_rtl_530_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_306_rtl_368_rtl_530_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a20_a_areg0 : std_logic;
SIGNAL rtl_a108 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a21_a : std_logic;
SIGNAL rtl_a107 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a21_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0 : std_logic;
SIGNAL rtl_a1532 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a21_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_371_rtl_539_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_371_rtl_539_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_371_rtl_538_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_305_rtl_371_rtl_538_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a22_a : std_logic;
SIGNAL rtl_a109 : std_logic;
SIGNAL rtl_a110 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a22_a : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_374_rtl_544_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_374_rtl_544_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a22_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0 : std_logic;
SIGNAL rtl_a1539 : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_374_rtl_543_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_304_rtl_374_rtl_543_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a22_a_areg0 : std_logic;
SIGNAL rtl_a112 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a23_a : std_logic;
SIGNAL rtl_a111 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a23_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0 : std_logic;
SIGNAL rtl_a1546 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a23_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_377_rtl_549_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_377_rtl_549_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_377_rtl_548_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_303_rtl_377_rtl_548_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a23_a_areg0 : std_logic;
SIGNAL FL_ATTN_acombout : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a786 : std_logic;
SIGNAL slaveregister_inst_ai_a792 : std_logic;
SIGNAL rtl_a114 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a24_a : std_logic;
SIGNAL rtl_a113 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a24_a : std_logic;
SIGNAL slaveregister_inst_aMux_302_rtl_380_rtl_554_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_302_rtl_380_rtl_554_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0 : std_logic;
SIGNAL rtl_a1553 : std_logic;
SIGNAL slaveregister_inst_aMux_302_rtl_380_rtl_553_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_302_rtl_380_rtl_553_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a24_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a799 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a25_a : std_logic;
SIGNAL rtl_a116 : std_logic;
SIGNAL rtl_a117 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a25_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0 : std_logic;
SIGNAL rtl_a1560 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a25_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a25_a : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_383_rtl_562_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_383_rtl_562_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_383_rtl_561_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_301_rtl_383_rtl_561_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a25_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a806 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a26_a : std_logic;
SIGNAL rtl_a119 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a26_a : std_logic;
SIGNAL rtl_a120 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0 : std_logic;
SIGNAL rtl_a1567 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a26_a : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_386_rtl_570_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_386_rtl_570_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_386_rtl_569_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_300_rtl_386_rtl_569_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a26_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a813 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a27_a : std_logic;
SIGNAL rtl_a122 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a27_a : std_logic;
SIGNAL rtl_a123 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a27_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0 : std_logic;
SIGNAL rtl_a1574 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a27_a : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a27_a : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_389_rtl_578_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_389_rtl_578_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_389_rtl_577_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_299_rtl_389_rtl_577_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a27_a_areg0 : std_logic;
SIGNAL FL_TDO_acombout : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a823 : std_logic;
SIGNAL slaveregister_inst_ai_a829 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a28_a : std_logic;
SIGNAL rtl_a125 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a28_a : std_logic;
SIGNAL rtl_a126 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0 : std_logic;
SIGNAL rtl_a1581 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a28_a : std_logic;
SIGNAL slaveregister_inst_aMux_298_rtl_392_rtl_586_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_298_rtl_392_rtl_586_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_298_rtl_392_rtl_585_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_298_rtl_392_rtl_585_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a28_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a836 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a29_a : std_logic;
SIGNAL rtl_a129 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a29_a : std_logic;
SIGNAL rtl_a128 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0 : std_logic;
SIGNAL rtl_a1588 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a29_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a29_a : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_395_rtl_594_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_395_rtl_594_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_395_rtl_593_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_297_rtl_395_rtl_593_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a29_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a843 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a30_a : std_logic;
SIGNAL rtl_a131 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a30_a : std_logic;
SIGNAL rtl_a132 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0 : std_logic;
SIGNAL rtl_a1595 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a30_a : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_398_rtl_602_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_398_rtl_602_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_398_rtl_601_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_296_rtl_398_rtl_601_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a30_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a850 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a31_a : std_logic;
SIGNAL rtl_a135 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a31_a : std_logic;
SIGNAL rtl_a134 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a31_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a31_a : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_401_rtl_610_a0 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_401_rtl_610_a1 : std_logic;
SIGNAL inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0 : std_logic;
SIGNAL rtl_a1602 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_401_rtl_609_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_295_rtl_401_rtl_609_a1 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5 : std_logic;
SIGNAL ahb_slave_inst_amasterhresp_a0_a_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL NOT_inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL NOT_dcom_inst_aDC_CTRL_asys_res_areg : std_logic;
SIGNAL NOT_ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL NOT_inst_ROC_aRST_areg0 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg : std_logic;
SIGNAL NOT_inst_fe_testpulse_ai_a5 : std_logic;
SIGNAL NOT_inst_fe_r2r_ai_a46 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg : std_logic;
SIGNAL NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg : std_logic;

BEGIN

ww_CLK1p <= CLK1p;
ww_CLK2p <= CLK2p;
ww_CLK3p <= CLK3p;
ww_COM_AD_OTR <= COM_AD_OTR;
ww_HDV_Rx <= HDV_Rx;
ww_A_nB <= A_nB;
ww_COINC_DOWN_A <= COINC_DOWN_A;
ww_COINC_DOWN_ABAR <= COINC_DOWN_ABAR;
ww_COINC_DOWN_B <= COINC_DOWN_B;
ww_COINC_DOWN_BBAR <= COINC_DOWN_BBAR;
ww_COINC_UP_A <= COINC_UP_A;
ww_COINC_UP_ABAR <= COINC_UP_ABAR;
ww_COINC_UP_B <= COINC_UP_B;
ww_COINC_UP_BBAR <= COINC_UP_BBAR;
ww_FL_ATTN <= FL_ATTN;
ww_FL_TDO <= FL_TDO;
ww_CLK4p <= CLK4p;
ww_OneSPE <= OneSPE;
ww_FLASH_AD_D <= FLASH_AD_D;
ww_FLASH_NCO <= FLASH_NCO;
ww_MultiSPE <= MultiSPE;
ww_ATWD0_D <= ATWD0_D;
ww_ATWD1_D <= ATWD1_D;
ww_TriggerComplete_0 <= TriggerComplete_0;
ww_TriggerComplete_1 <= TriggerComplete_1;
ww_COM_AD_D <= COM_AD_D;
ww_UARTRXD <= UARTRXD;
ww_INTEXTPIN <= INTEXTPIN;
ww_UARTDSRN <= UARTDSRN;
ww_UARTCTSN <= UARTCTSN;
ww_EBIACK <= EBIACK;
ww_CLK_REF <= CLK_REF;
ww_nPOR <= nPOR;
CLKLK_OUT2p <= ww_CLKLK_OUT2p;
COM_TX_SLEEP <= ww_COM_TX_SLEEP;
COM_DB <= ww_COM_DB;
HDV_RxENA <= ww_HDV_RxENA;
HDV_TxENA <= ww_HDV_TxENA;
HDV_IN <= ww_HDV_IN;
FLASH_AD_STBY <= ww_FLASH_AD_STBY;
ATWDTrigger_0 <= ww_ATWDTrigger_0;
OutputEnable_0 <= ww_OutputEnable_0;
CounterClock_0 <= ww_CounterClock_0;
ShiftClock_0 <= ww_ShiftClock_0;
RampSet_0 <= ww_RampSet_0;
ChannelSelect_0 <= ww_ChannelSelect_0;
ReadWrite_0 <= ww_ReadWrite_0;
AnalogReset_0 <= ww_AnalogReset_0;
DigitalReset_0 <= ww_DigitalReset_0;
DigitalSet_0 <= ww_DigitalSet_0;
ATWD0VDD_SUP <= ww_ATWD0VDD_SUP;
ATWDTrigger_1 <= ww_ATWDTrigger_1;
OutputEnable_1 <= ww_OutputEnable_1;
CounterClock_1 <= ww_CounterClock_1;
ShiftClock_1 <= ww_ShiftClock_1;
RampSet_1 <= ww_RampSet_1;
ChannelSelect_1 <= ww_ChannelSelect_1;
ReadWrite_1 <= ww_ReadWrite_1;
AnalogReset_1 <= ww_AnalogReset_1;
DigitalReset_1 <= ww_DigitalReset_1;
DigitalSet_1 <= ww_DigitalSet_1;
ATWD1VDD_SUP <= ww_ATWD1VDD_SUP;
MultiSPE_nl <= ww_MultiSPE_nl;
OneSPE_nl <= ww_OneSPE_nl;
FE_TEST_PULSE <= ww_FE_TEST_PULSE;
FE_PULSER_P <= ww_FE_PULSER_P;
FE_PULSER_N <= ww_FE_PULSER_N;
R2BUS <= ww_R2BUS;
SingleLED_TRIGGER <= ww_SingleLED_TRIGGER;
COINCIDENCE_OUT_DOWN <= ww_COINCIDENCE_OUT_DOWN;
COINC_DOWN_ALATCH <= ww_COINC_DOWN_ALATCH;
COINC_DOWN_BLATCH <= ww_COINC_DOWN_BLATCH;
COINCIDENCE_OUT_UP <= ww_COINCIDENCE_OUT_UP;
COINC_UP_ALATCH <= ww_COINC_UP_ALATCH;
COINC_UP_BLATCH <= ww_COINC_UP_BLATCH;
FL_Trigger <= ww_FL_Trigger;
FL_Trigger_bar <= ww_FL_Trigger_bar;
FL_PRE_TRIG <= ww_FL_PRE_TRIG;
FL_TMS <= ww_FL_TMS;
FL_TCK <= ww_FL_TCK;
FL_TDI <= ww_FL_TDI;
PDL_FPGA_D <= ww_PDL_FPGA_D;
PGM <= ww_PGM;
UARTDTRN <= ww_UARTDTRN;
UARTRTSN <= ww_UARTRTSN;
UARTTXD <= ww_UARTTXD;
EBIBE <= ww_EBIBE;
EBICSN <= ww_EBICSN;
EBIADDR <= ww_EBIADDR;
EBICLK <= ww_EBICLK;
EBIOEN <= ww_EBIOEN;
EBIWEN <= ww_EBIWEN;
SDRAMADDR <= ww_SDRAMADDR;
SDRAMCSN <= ww_SDRAMCSN;
SDRAMDQM <= ww_SDRAMDQM;
SDRAMRASN <= ww_SDRAMRASN;
SDRAMCASN <= ww_SDRAMCASN;
SDRAMWEN <= ww_SDRAMWEN;
SDRAMCLKE <= ww_SDRAMCLKE;
SDRAMCLKN <= ww_SDRAMCLKN;
SDRAMCLK <= ww_SDRAMCLK;

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & inst_flash_ADC_awraddress_sig_a6_a_a20
& inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17 & 
atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17 & 
atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a
& dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr <= (gnd & gnd & gnd & gnd & gnd & gnd & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

ww_stripe_inst_alpm_instance_adp2_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp2_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp2_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(0);
stripe_inst_alpm_instance_adp2_aportadataout_a1_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(1);
stripe_inst_alpm_instance_adp2_aportadataout_a2_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(2);
stripe_inst_alpm_instance_adp2_aportadataout_a3_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(3);
stripe_inst_alpm_instance_adp2_aportadataout_a4_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(4);
stripe_inst_alpm_instance_adp2_aportadataout_a5_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(5);
stripe_inst_alpm_instance_adp2_aportadataout_a6_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(6);
stripe_inst_alpm_instance_adp2_aportadataout_a7_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(7);

ww_stripe_inst_alpm_instance_adp0_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp0_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp0_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(0);
stripe_inst_alpm_instance_adp0_aportadataout_a1_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(1);
stripe_inst_alpm_instance_adp0_aportadataout_a2_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(2);
stripe_inst_alpm_instance_adp0_aportadataout_a3_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(3);
stripe_inst_alpm_instance_adp0_aportadataout_a4_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(4);
stripe_inst_alpm_instance_adp0_aportadataout_a5_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(5);
stripe_inst_alpm_instance_adp0_aportadataout_a6_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(6);
stripe_inst_alpm_instance_adp0_aportadataout_a7_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(7);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans <= (gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize <= (a_aVCC & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst <= (gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata <= (inst_ahb_master_aslavehwdata_a31_a_areg0 & inst_ahb_master_aslavehwdata_a30_a_areg0 & inst_ahb_master_aslavehwdata_a29_a_areg0 & inst_ahb_master_aslavehwdata_a28_a_areg0 & 
inst_ahb_master_aslavehwdata_a27_a_areg0 & inst_ahb_master_aslavehwdata_a26_a_areg0 & inst_ahb_master_aslavehwdata_a25_a_areg0 & inst_ahb_master_aslavehwdata_a24_a_areg0 & inst_ahb_master_aslavehwdata_a23_a_areg0 & inst_ahb_master_aslavehwdata_a22_a_areg0
& inst_ahb_master_aslavehwdata_a21_a_areg0 & inst_ahb_master_aslavehwdata_a20_a_areg0 & inst_ahb_master_aslavehwdata_a19_a_areg0 & inst_ahb_master_aslavehwdata_a18_a_areg0 & inst_ahb_master_aslavehwdata_a17_a_areg0 & 
inst_ahb_master_aslavehwdata_a16_a_areg0 & inst_ahb_master_aslavehwdata_a15_a_areg0 & inst_ahb_master_aslavehwdata_a14_a_areg0 & inst_ahb_master_aslavehwdata_a13_a_areg0 & inst_ahb_master_aslavehwdata_a12_a_areg0 & inst_ahb_master_aslavehwdata_a11_a_areg0
& inst_ahb_master_aslavehwdata_a10_a_areg0 & inst_ahb_master_aslavehwdata_a9_a_areg0 & inst_ahb_master_aslavehwdata_a8_a_areg0 & inst_ahb_master_aslavehwdata_a7_a_areg0 & inst_ahb_master_aslavehwdata_a6_a_areg0 & inst_ahb_master_aslavehwdata_a5_a_areg0 & 
inst_ahb_master_aslavehwdata_a4_a_areg0 & inst_ahb_master_aslavehwdata_a3_a_areg0 & inst_ahb_master_aslavehwdata_a2_a_areg0 & inst_ahb_master_aslavehwdata_a1_a_areg0 & inst_ahb_master_aslavehwdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp <= (NOT stripe_inst_alpm_instance_alcell_hresp1 & NOT stripe_inst_alpm_instance_alcell_hresp0);

ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata <= (slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & 
slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & 
slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & 
slaveregister_inst_areg_rdata_a17_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & 
slaveregister_inst_areg_rdata_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 & 
slaveregister_inst_areg_rdata_a7_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0
& slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin <= (stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin <= (stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin <= (stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_aI_intpld <= (gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin <= (gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_aI_gpi <= (gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(2);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(3);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(4);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(5);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(6);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(7);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(8);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(9);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(10);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(12);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(13);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(14);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(15);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(18);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr(19);

stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans(0);
stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans(1);

stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize(0);
stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize(1);

stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(0);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(1);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst(2);

stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(0);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(1);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(2);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(3);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(4);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(5);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(6);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(7);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(8);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(9);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(10);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(11);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(12);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(13);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(14);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(15);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(16);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(17);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(18);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(19);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(20);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(21);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(22);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(23);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(24);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(25);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(26);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(27);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(28);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(29);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(30);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a <= ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn(1);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr(14);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(14);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(15);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(16);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(17);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(18);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(19);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(20);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(21);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(22);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(23);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(24);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(25);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(26);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(27);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(28);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(29);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(30);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe(3);

stripe_inst_alpm_instance_acore_acore_aEBIBE0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe(0);
stripe_inst_alpm_instance_acore_acore_aEBIBE1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe(1);

stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(0);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(1);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(2);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(3);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(4);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(5);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(6);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(7);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(8);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(9);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(10);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(11);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(12);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(13);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(14);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout(15);

stripe_inst_alpm_instance_acore_acore_aEBIADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(0);
stripe_inst_alpm_instance_acore_acore_aEBIADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(1);
stripe_inst_alpm_instance_acore_acore_aEBIADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(2);
stripe_inst_alpm_instance_acore_acore_aEBIADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(3);
stripe_inst_alpm_instance_acore_acore_aEBIADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(4);
stripe_inst_alpm_instance_acore_acore_aEBIADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(5);
stripe_inst_alpm_instance_acore_acore_aEBIADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(6);
stripe_inst_alpm_instance_acore_acore_aEBIADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(7);
stripe_inst_alpm_instance_acore_acore_aEBIADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(8);
stripe_inst_alpm_instance_acore_acore_aEBIADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(9);
stripe_inst_alpm_instance_acore_acore_aEBIADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(10);
stripe_inst_alpm_instance_acore_acore_aEBIADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(11);
stripe_inst_alpm_instance_acore_acore_aEBIADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(12);
stripe_inst_alpm_instance_acore_acore_aEBIADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(13);
stripe_inst_alpm_instance_acore_acore_aEBIADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(14);
stripe_inst_alpm_instance_acore_acore_aEBIADDR15 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(15);
stripe_inst_alpm_instance_acore_acore_aEBIADDR16 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(16);
stripe_inst_alpm_instance_acore_acore_aEBIADDR17 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(17);
stripe_inst_alpm_instance_acore_acore_aEBIADDR18 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(18);
stripe_inst_alpm_instance_acore_acore_aEBIADDR19 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(19);
stripe_inst_alpm_instance_acore_acore_aEBIADDR20 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(20);
stripe_inst_alpm_instance_acore_acore_aEBIADDR21 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(21);
stripe_inst_alpm_instance_acore_acore_aEBIADDR22 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(22);
stripe_inst_alpm_instance_acore_acore_aEBIADDR23 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(23);
stripe_inst_alpm_instance_acore_acore_aEBIADDR24 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr(24);

stripe_inst_alpm_instance_acore_acore_aEBICSN0 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(0);
stripe_inst_alpm_instance_acore_acore_aEBICSN1 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(1);
stripe_inst_alpm_instance_acore_acore_aEBICSN2 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(2);
stripe_inst_alpm_instance_acore_acore_aEBICSN3 <= ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn(3);
NOT_stripe_inst_alpm_instance_alcell_hgrant <= NOT stripe_inst_alpm_instance_alcell_hgrant;
NOT_stripe_inst_alpm_instance_alcell_hresp0 <= NOT stripe_inst_alpm_instance_alcell_hresp0;
NOT_stripe_inst_alpm_instance_alcell_hresp1 <= NOT stripe_inst_alpm_instance_alcell_hresp1;
NOT_inst_pll2x_aaltclklock_component_aoutclock0 <= NOT inst_pll2x_aaltclklock_component_aoutclock0;
NOT_inst_pll2x_aaltclklock_component_aoutclock1 <= NOT inst_pll2x_aaltclklock_component_aoutclock1;
NOT_inst_hit_counter_aMultiSPE_nl_areg0 <= NOT inst_hit_counter_aMultiSPE_nl_areg0;
NOT_inst_hit_counter_aOneSPE_nl_areg0 <= NOT inst_hit_counter_aOneSPE_nl_areg0;
NOT_slaveregister_inst_acommand_2_local_a24_a <= NOT slaveregister_inst_acommand_2_local_a24_a;
NOT_dcom_inst_aDC_CTRL_asys_res_areg <= NOT dcom_inst_aDC_CTRL_asys_res_areg;
NOT_ahb_slave_inst_amasterhready_areg0 <= NOT ahb_slave_inst_amasterhready_areg0;
NOT_inst_ROC_aRST_areg0 <= NOT inst_ROC_aRST_areg0;
NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg <= NOT dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg;
NOT_inst_fe_testpulse_ai_a5 <= NOT inst_fe_testpulse_ai_a5;
NOT_inst_fe_r2r_ai_a46 <= NOT inst_fe_r2r_ai_a46;
NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg <= NOT dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg;
NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 <= NOT dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12;
NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 <= NOT dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12;
NOT_inst_hit_counter_ff_aMultiSPE1 <= NOT inst_hit_counter_ff_aMultiSPE1;
NOT_inst_hit_counter_ff_aOneSPE1 <= NOT inst_hit_counter_ff_aOneSPE1;
NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg <= NOT dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg;
NOT_slaveregister_inst_acommand_0_local_a17_a <= NOT slaveregister_inst_acommand_0_local_a17_a;
NOT_slaveregister_inst_acommand_0_local_a26_a <= NOT slaveregister_inst_acommand_0_local_a26_a;
NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg <= NOT dcom_inst_aDC_CTRL_atcal_psnd_areg;
NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg <= NOT dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg;

ATWDTrigger_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_0,
	regout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig);

ATWDTrigger_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_1,
	regout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig);

stripe_inst_alpm_instance_adp2_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 1)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp2_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp2_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp2_adpram_adataout);

stripe_inst_alpm_instance_adp0_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 0)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp0_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp0_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp0_adpram_adataout);

stripe_inst_alpm_instance_acore_acore_aI : apex20ke_upcore 
-- pragma translate_off
GENERIC MAP (
	processor => "ARM",
	sdram_width => 32,
	sdramdqm_width => 4,
	gpio_width => 4)
-- pragma translate_on
PORT MAP (
	clkref => CLK_REF_acombout,
	npor => nPOR_acombout,
	nreseti => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout,
	slavehclk => inst_pll2x_aaltclklock_component_aoutclock0,
	slavehwrite => GND,
	slavehreadyi => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	slavehselreg => GND,
	slavehsel => a_aVCC,
	slavehmastlock => GND,
	masterhclk => inst_pll2x_aaltclklock_component_aoutclock0,
	masterhready => NOT_ahb_slave_inst_amasterhready_areg0,
	masterhgrant => NOT_stripe_inst_alpm_instance_alcell_hgrant,
	ebiack => EBIACK_acombout,
	uartctsn => UARTCTSN_acombout,
	uartdcdin => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout,
	uartdsrn => UARTDSRN_acombout,
	uartrxd => UARTRXD_acombout,
	uartriin => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout,
	intextpin => INTEXTPIN_acombout,
	debugrq => GND,
	debugext0 => GND,
	debugext1 => GND,
	intnmi => stripe_inst_alpm_instance_adp_feedback_sum_a0,
	slavehaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehaddr,
	slavehtrans => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehtrans,
	slavehsize => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehsize,
	slavehburst => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehburst,
	slavehwdata => ww_stripe_inst_alpm_instance_acore_acore_aI_slavehwdata,
	masterhresp => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhresp,
	masterhrdata => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhrdata,
	sdramdqsin => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsin,
	sdramdqin => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqin,
	ebidqin => ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqin,
	intpld => ww_stripe_inst_alpm_instance_acore_acore_aI_intpld,
	debugextin => ww_stripe_inst_alpm_instance_acore_acore_aI_debugextin,
	gpi => ww_stripe_inst_alpm_instance_acore_acore_aI_gpi,
	nreseto => stripe_inst_alpm_instance_acore_acore,
	masterhwrite => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	slavehreadyo => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	sdramclk => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	sdramclkn => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	sdramclke => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	sdramwen => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	sdramcasn => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	sdramrasn => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	sdramdqsoe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	ebiwen => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	ebioen => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	ebiclk => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	ebidqoe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	uartrion => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	uartdcdon => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	uartdcdrioe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	uarttxd => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	uartrtsn => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	uartdtrn => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	masterhaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhaddr,
	masterhtrans => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhtrans,
	masterhsize => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhsize,
	masterhburst => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhburst,
	masterhwdata => ww_stripe_inst_alpm_instance_acore_acore_aI_masterhwdata,
	sdramcsn => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramcsn,
	sdramdqm => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqm,
	sdramaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramaddr,
	sdramdqout => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqout,
	sdramdqsout => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqsout,
	sdramdqoe => ww_stripe_inst_alpm_instance_acore_acore_aI_sdramdqoe,
	ebibe => ww_stripe_inst_alpm_instance_acore_acore_aI_ebibe,
	ebidqout => ww_stripe_inst_alpm_instance_acore_acore_aI_ebidqout,
	ebiaddr => ww_stripe_inst_alpm_instance_acore_acore_aI_ebiaddr,
	ebicsn => ww_stripe_inst_alpm_instance_acore_acore_aI_ebicsn);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(0),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(1),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(2),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(3),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(0),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(1),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(2),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(3),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(4),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(5),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(6),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(7),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(8),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(9),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(10),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(11),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(12),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(13),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(14),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(15),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(16),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(17),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(18),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(19),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(20),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(21),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(22),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(23),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(24),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(25),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(26),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(27),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(28),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(29),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(30),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(31),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(0),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(1),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(2),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(3),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(4),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(5),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(6),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(7),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(8),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(9),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(10),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(11),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(12),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(13),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(14),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(15),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_auartrin_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTRIN,
	combout => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout);

stripe_inst_alpm_instance_acore_auartdcdn_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTDCDN,
	combout => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout);

stripe_inst_alpm_instance_acore_anreset_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore,
	oe => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => nRESET,
	combout => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout);

TriggerComplete_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_0,
	combout => TriggerComplete_0_acombout);

CLK4p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK4p,
	combout => CLK4p_acombout);

inst_pll2x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	effective_phase_shift => -766,
	effective_clk0_delay => 47861,
	effective_clk1_delay => 22861,
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 2,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 1,
	lock_high => 5,
	invalid_lock_multiplier => 1,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing")
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1);

inst_ROC_aRST_state_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a4 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a4);

inst_ROC_aRST_state_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a5 = DFFE(!inst_ROC_aRST_state_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a5);

inst_ROC_aRST_state_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a6 = DFFE(inst_ROC_aRST_state_a5 # inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_state_a5,
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a6);

inst_ROC_aRST_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_areg0 = DFFE(!inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_areg0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_0_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_0_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd0_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a13 = DFFE(atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a13);

atwd0_ainst_atwd_control_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a8 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a8);

atwd0_ainst_atwd_control_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a14 = DFFE(!atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a14);

atwd0_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_control_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a13,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd0_ainst_atwd_control_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a10);

atwd0_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a19 = DFFE(atwd0_ainst_atwd_trigger_aATWDTrigger_sig & (atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a19);

atwd0_ainst_atwd_control_areduce_or_147_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a0 = !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a13,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a0);

atwd0_ainst_atwd_control_areduce_or_156_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156_a0 = !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156_a0);

atwd0_ainst_atwd_control_areduce_or_156_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156_a2 = !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_areduce_or_147_a0 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156_a2);

atwd0_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a0_a = DFFE(atwd0_ainst_atwd_control_achannel_a0_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_156_a2) # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7A2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a0_a,
	datab => atwd0_ainst_atwd_control_areduce_or_156_a2,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a0_a);

atwd0_ainst_atwd_control_areduce_or_156_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156 = atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_156_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156);

atwd0_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a1_a = DFFE(atwd0_ainst_atwd_control_achannel_a1_a & (atwd0_ainst_atwd_control_areduce_or_156 # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12) # !atwd0_ainst_atwd_control_achannel_a1_a & atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC60",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a0_a,
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_areduce_or_156,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a1_a);

atwd0_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a12 = DFFE(atwd0_ainst_atwd_control_astate_a16 & (!atwd0_ainst_atwd_control_achannel_a0_a # !atwd0_ainst_atwd_control_achannel_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	datad => atwd0_ainst_atwd_control_astate_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a12);

atwd0_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a11 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd0_ainst_atwd_control_astate_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a11);

atwd0_ainst_atwd_control_areduce_or_180_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_180_a0 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a12,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_180_a0);

atwd0_ainst_atwd_control_areduce_or_150_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_150_a0 = !atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a13 & atwd0_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_150_a0);

atwd0_ainst_atwd_control_areduce_or_180_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_180 = atwd0_ainst_atwd_control_astate_a19 # !atwd0_ainst_atwd_control_areduce_or_150_a0 # !atwd0_ainst_atwd_control_areduce_or_180_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180_a0,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_areduce_or_150_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_180);

atwd0_ainst_atwd_control_aadd_43_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a0 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_43_a0COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a0,
	cout => atwd0_ainst_atwd_control_aadd_43_a0COUT);

atwd0_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a0_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a0) # !atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_43_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a1 = atwd0_ainst_atwd_control_asettle_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_43_a0COUT
-- atwd0_ainst_atwd_control_aadd_43_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a0COUT # !atwd0_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a1,
	cout => atwd0_ainst_atwd_control_aadd_43_a1COUT);

atwd0_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a1_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a1) # !atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_43_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a2 = atwd0_ainst_atwd_control_asettle_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_43_a1COUT
-- atwd0_ainst_atwd_control_aadd_43_a2COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_43_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a2,
	cout => atwd0_ainst_atwd_control_aadd_43_a2COUT);

atwd0_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a2_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a2) # !atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a2,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_43_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a3 = atwd0_ainst_atwd_control_asettle_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_43_a2COUT
-- atwd0_ainst_atwd_control_aadd_43_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a2COUT # !atwd0_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a3,
	cout => atwd0_ainst_atwd_control_aadd_43_a3COUT);

atwd0_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a3 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a3 & atwd0_ainst_atwd_control_asettle_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a3,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_43_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a4 = atwd0_ainst_atwd_control_asettle_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_43_a3COUT
-- atwd0_ainst_atwd_control_aadd_43_a4COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_43_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a4,
	cout => atwd0_ainst_atwd_control_aadd_43_a4COUT);

atwd0_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a4_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a4) # !atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a4,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_43_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a5 = atwd0_ainst_atwd_control_asettle_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_43_a4COUT
-- atwd0_ainst_atwd_control_aadd_43_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a4COUT # !atwd0_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a5,
	cout => atwd0_ainst_atwd_control_aadd_43_a5COUT);

atwd0_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a5 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a5 & atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a5,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_43_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a6 = atwd0_ainst_atwd_control_asettle_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_43_a5COUT
-- atwd0_ainst_atwd_control_aadd_43_a6COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_43_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a6,
	cout => atwd0_ainst_atwd_control_aadd_43_a6COUT);

atwd0_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a6_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a6) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_43_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a7 = atwd0_ainst_atwd_control_asettle_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_43_a6COUT
-- atwd0_ainst_atwd_control_aadd_43_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a6COUT # !atwd0_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a7,
	cout => atwd0_ainst_atwd_control_aadd_43_a7COUT);

atwd0_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a7 # atwd0_ainst_atwd_control_asettle_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a7_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_aadd_43_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_43_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a8 = atwd0_ainst_atwd_control_asettle_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_43_a7COUT
-- atwd0_ainst_atwd_control_aadd_43_a8COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_43_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a8,
	cout => atwd0_ainst_atwd_control_aadd_43_a8COUT);

atwd0_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a8_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a8 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a8_a & atwd0_ainst_atwd_control_aadd_43_a8 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a8,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_43_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a9 = atwd0_ainst_atwd_control_asettle_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_43_a8COUT
-- atwd0_ainst_atwd_control_aadd_43_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a8COUT # !atwd0_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a9,
	cout => atwd0_ainst_atwd_control_aadd_43_a9COUT);

atwd0_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a9_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a9 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a9_a & atwd0_ainst_atwd_control_aadd_43_a9 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a9,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_43_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a10 = atwd0_ainst_atwd_control_asettle_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_43_a9COUT
-- atwd0_ainst_atwd_control_aadd_43_a10COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_43_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a10,
	cout => atwd0_ainst_atwd_control_aadd_43_a10COUT);

atwd0_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a10_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a10 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_aadd_43_a10 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a10,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_43_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a11 = atwd0_ainst_atwd_control_asettle_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_43_a10COUT
-- atwd0_ainst_atwd_control_aadd_43_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a10COUT # !atwd0_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a11,
	cout => atwd0_ainst_atwd_control_aadd_43_a11COUT);

atwd0_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a11_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a11 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_aadd_43_a11 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a11,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_43_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a12 = atwd0_ainst_atwd_control_asettle_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_43_a11COUT
-- atwd0_ainst_atwd_control_aadd_43_a12COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_43_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a12,
	cout => atwd0_ainst_atwd_control_aadd_43_a12COUT);

atwd0_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a12_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a12 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a12_a & atwd0_ainst_atwd_control_aadd_43_a12 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a12,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_43_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a13 = atwd0_ainst_atwd_control_asettle_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_43_a12COUT
-- atwd0_ainst_atwd_control_aadd_43_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a12COUT # !atwd0_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a13,
	cout => atwd0_ainst_atwd_control_aadd_43_a13COUT);

atwd0_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a13_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a13 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a13_a & atwd0_ainst_atwd_control_aadd_43_a13 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a13,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_43_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a14 = atwd0_ainst_atwd_control_asettle_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_43_a13COUT
-- atwd0_ainst_atwd_control_aadd_43_a14COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_43_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a14,
	cout => atwd0_ainst_atwd_control_aadd_43_a14COUT);

atwd0_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a14_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a14 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a14_a & atwd0_ainst_atwd_control_aadd_43_a14 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a14,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_43_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a15 = atwd0_ainst_atwd_control_asettle_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_43_a14COUT
-- atwd0_ainst_atwd_control_aadd_43_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a14COUT # !atwd0_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a15,
	cout => atwd0_ainst_atwd_control_aadd_43_a15COUT);

atwd0_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a15_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_aadd_43_a15 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a15_a & atwd0_ainst_atwd_control_aadd_43_a15 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_aadd_43_a15,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a15_a);

atwd0_ainst_atwd_control_areduce_nor_29_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a160 = !atwd0_ainst_atwd_control_asettle_cnt_a9_a & !atwd0_ainst_atwd_control_asettle_cnt_a11_a & !atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_asettle_cnt_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_29_a160);

atwd0_ainst_atwd_control_areduce_nor_29_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a297 = (!atwd0_ainst_atwd_control_asettle_cnt_a13_a & !atwd0_ainst_atwd_control_asettle_cnt_a15_a & !atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_asettle_cnt_a14_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_29_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_29_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a297);

atwd0_ainst_atwd_control_aadd_43_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a16 = atwd0_ainst_atwd_control_asettle_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_43_a15COUT
-- atwd0_ainst_atwd_control_aadd_43_a16COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_43_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a16,
	cout => atwd0_ainst_atwd_control_aadd_43_a16COUT);

atwd0_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a16_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a16) # !atwd0_ainst_atwd_control_asettle_cnt_a16_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a16,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_43_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a17 = atwd0_ainst_atwd_control_asettle_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_43_a16COUT
-- atwd0_ainst_atwd_control_aadd_43_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a16COUT # !atwd0_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a17,
	cout => atwd0_ainst_atwd_control_aadd_43_a17COUT);

atwd0_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a17 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a17 & atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a17,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_43_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a18 = atwd0_ainst_atwd_control_asettle_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_43_a17COUT
-- atwd0_ainst_atwd_control_aadd_43_a18COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_43_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a18,
	cout => atwd0_ainst_atwd_control_aadd_43_a18COUT);

atwd0_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a18 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a18 & atwd0_ainst_atwd_control_asettle_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a18,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_43_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a19 = atwd0_ainst_atwd_control_asettle_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_43_a18COUT
-- atwd0_ainst_atwd_control_aadd_43_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a18COUT # !atwd0_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a19,
	cout => atwd0_ainst_atwd_control_aadd_43_a19COUT);

atwd0_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a19 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a19 & atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a19,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_43_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a20 = atwd0_ainst_atwd_control_asettle_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_43_a19COUT
-- atwd0_ainst_atwd_control_aadd_43_a20COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_43_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a20,
	cout => atwd0_ainst_atwd_control_aadd_43_a20COUT);

atwd0_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a20 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a20 & atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a20,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_43_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a21 = atwd0_ainst_atwd_control_asettle_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_43_a20COUT
-- atwd0_ainst_atwd_control_aadd_43_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a20COUT # !atwd0_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a21,
	cout => atwd0_ainst_atwd_control_aadd_43_a21COUT);

atwd0_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a21_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a21) # !atwd0_ainst_atwd_control_asettle_cnt_a21_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a21,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_43_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a22 = atwd0_ainst_atwd_control_asettle_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_43_a21COUT
-- atwd0_ainst_atwd_control_aadd_43_a22COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_43_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a22,
	cout => atwd0_ainst_atwd_control_aadd_43_a22COUT);

atwd0_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a22_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a22) # !atwd0_ainst_atwd_control_asettle_cnt_a22_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_43_a22,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_43_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a23 = atwd0_ainst_atwd_control_asettle_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_43_a22COUT
-- atwd0_ainst_atwd_control_aadd_43_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a22COUT # !atwd0_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a23,
	cout => atwd0_ainst_atwd_control_aadd_43_a23COUT);

atwd0_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a23 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a23 & atwd0_ainst_atwd_control_asettle_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a23,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a23_a);

atwd0_ainst_atwd_control_areduce_nor_29_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a122 = !atwd0_ainst_atwd_control_asettle_cnt_a17_a & !atwd0_ainst_atwd_control_asettle_cnt_a19_a & !atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_asettle_cnt_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_29_a122);

atwd0_ainst_atwd_control_areduce_nor_29_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a296 = (!atwd0_ainst_atwd_control_asettle_cnt_a21_a & !atwd0_ainst_atwd_control_asettle_cnt_a23_a & !atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_asettle_cnt_a22_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_29_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_29_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a296);

atwd0_ainst_atwd_control_areduce_nor_29_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a214 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a & !atwd0_ainst_atwd_control_asettle_cnt_a1_a & !atwd0_ainst_atwd_control_asettle_cnt_a3_a & !atwd0_ainst_atwd_control_asettle_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_29_a214);

atwd0_ainst_atwd_control_areduce_nor_29_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a298 = (!atwd0_ainst_atwd_control_asettle_cnt_a5_a & !atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_asettle_cnt_a7_a & !atwd0_ainst_atwd_control_asettle_cnt_a6_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_29_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_29_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a298);

atwd0_ainst_atwd_control_aadd_43_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a24 = atwd0_ainst_atwd_control_asettle_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_43_a23COUT
-- atwd0_ainst_atwd_control_aadd_43_a24COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_43_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a24,
	cout => atwd0_ainst_atwd_control_aadd_43_a24COUT);

atwd0_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a24_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a24) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datad => atwd0_ainst_atwd_control_aadd_43_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_43_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a25 = atwd0_ainst_atwd_control_asettle_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_43_a24COUT
-- atwd0_ainst_atwd_control_aadd_43_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a24COUT # !atwd0_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a25,
	cout => atwd0_ainst_atwd_control_aadd_43_a25COUT);

atwd0_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_43_a25 # atwd0_ainst_atwd_control_asettle_cnt_a25_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a25_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datac => atwd0_ainst_atwd_control_areduce_or_180,
	datad => atwd0_ainst_atwd_control_aadd_43_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_43_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a26 = atwd0_ainst_atwd_control_asettle_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_43_a25COUT
-- atwd0_ainst_atwd_control_aadd_43_a26COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_43_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a26,
	cout => atwd0_ainst_atwd_control_aadd_43_a26COUT);

atwd0_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a26_a # atwd0_ainst_atwd_control_aadd_43_a26 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_aadd_43_a26 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_aadd_43_a26,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_43_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a27 = atwd0_ainst_atwd_control_asettle_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_43_a26COUT
-- atwd0_ainst_atwd_control_aadd_43_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a26COUT # !atwd0_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a27,
	cout => atwd0_ainst_atwd_control_aadd_43_a27COUT);

atwd0_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_aadd_43_a27 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_180) # !atwd0_ainst_atwd_control_aadd_43_a27 & atwd0_ainst_atwd_control_asettle_cnt_a27_a & atwd0_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_43_a27,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_43_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a28 = atwd0_ainst_atwd_control_asettle_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_43_a27COUT
-- atwd0_ainst_atwd_control_aadd_43_a28COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_43_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a28,
	cout => atwd0_ainst_atwd_control_aadd_43_a28COUT);

atwd0_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a28_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a28) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_43_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a29 = atwd0_ainst_atwd_control_asettle_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_43_a28COUT
-- atwd0_ainst_atwd_control_aadd_43_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_43_a28COUT # !atwd0_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a29,
	cout => atwd0_ainst_atwd_control_aadd_43_a29COUT);

atwd0_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a29_a # atwd0_ainst_atwd_control_aadd_43_a29 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_aadd_43_a29 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_aadd_43_a29,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_43_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a30 = atwd0_ainst_atwd_control_asettle_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_43_a29COUT
-- atwd0_ainst_atwd_control_aadd_43_a30COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_43_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a30,
	cout => atwd0_ainst_atwd_control_aadd_43_a30COUT);

atwd0_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_areduce_or_180 & (atwd0_ainst_atwd_control_asettle_cnt_a30_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a30) # !atwd0_ainst_atwd_control_areduce_or_180 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_43_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_43_a31 = atwd0_ainst_atwd_control_asettle_cnt_a31_a $ atwd0_ainst_atwd_control_aadd_43_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_43_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_43_a31);

atwd0_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a31_a & (atwd0_ainst_atwd_control_areduce_or_180 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a31) # !atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_43_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datab => atwd0_ainst_atwd_control_areduce_or_180,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_43_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a31_a);

atwd0_ainst_atwd_control_areduce_nor_29_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a100 = !atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_asettle_cnt_a25_a & !atwd0_ainst_atwd_control_asettle_cnt_a27_a & !atwd0_ainst_atwd_control_asettle_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_29_a100);

atwd0_ainst_atwd_control_areduce_nor_29_a295_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29_a295 = (!atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_asettle_cnt_a29_a & !atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_asettle_cnt_a31_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_29_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_29_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29_a295);

atwd0_ainst_atwd_control_areduce_nor_29_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_29 = !atwd0_ainst_atwd_control_areduce_nor_29_a295 # !atwd0_ainst_atwd_control_areduce_nor_29_a298 # !atwd0_ainst_atwd_control_areduce_nor_29_a296 # !atwd0_ainst_atwd_control_areduce_nor_29_a297

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_29_a297,
	datab => atwd0_ainst_atwd_control_areduce_nor_29_a296,
	datac => atwd0_ainst_atwd_control_areduce_nor_29_a298,
	datad => atwd0_ainst_atwd_control_areduce_nor_29_a295,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_29);

atwd0_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a18 = DFFE(atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_nor_29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_nor_29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a18);

atwd0_ainst_atwd_control_areduce_or_244_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_244_a11 = atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_180_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_areduce_or_180_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_244_a11);

atwd0_ainst_atwd_control_aadd_59_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a0 = !atwd0_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_59_a0COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a0,
	cout => atwd0_ainst_atwd_control_aadd_59_a0COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a0 # atwd0_ainst_atwd_control_adigitize_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_aadd_59_a0,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_59_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a1 = atwd0_ainst_atwd_control_adigitize_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_59_a0COUT
-- atwd0_ainst_atwd_control_aadd_59_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a0COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a1,
	cout => atwd0_ainst_atwd_control_aadd_59_a1COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a1 # atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_59_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a2 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_59_a1COUT
-- atwd0_ainst_atwd_control_aadd_59_a2COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_59_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a2,
	cout => atwd0_ainst_atwd_control_aadd_59_a2COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_aadd_59_a2 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_aadd_59_a2 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_59_a2,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_59_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a3 = atwd0_ainst_atwd_control_adigitize_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_59_a2COUT
-- atwd0_ainst_atwd_control_aadd_59_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a2COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a3,
	cout => atwd0_ainst_atwd_control_aadd_59_a3COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_aadd_59_a3 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_aadd_59_a3 & atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_59_a3,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_59_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a4 = atwd0_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_59_a3COUT
-- atwd0_ainst_atwd_control_aadd_59_a4COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_59_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a4,
	cout => atwd0_ainst_atwd_control_aadd_59_a4COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a4 # atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd0_ainst_atwd_control_aadd_59_a4,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_59_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a5 = atwd0_ainst_atwd_control_adigitize_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_59_a4COUT
-- atwd0_ainst_atwd_control_aadd_59_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a4COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a5,
	cout => atwd0_ainst_atwd_control_aadd_59_a5COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a5 # atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_59_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a6 = atwd0_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_59_a5COUT
-- atwd0_ainst_atwd_control_aadd_59_a6COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_59_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a6,
	cout => atwd0_ainst_atwd_control_aadd_59_a6COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a6_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a6) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_59_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a7 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_59_a6COUT
-- atwd0_ainst_atwd_control_aadd_59_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a6COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a7,
	cout => atwd0_ainst_atwd_control_aadd_59_a7COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a7_a # atwd0_ainst_atwd_control_aadd_59_a7 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_aadd_59_a7 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_aadd_59_a7,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_59_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a8 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_59_a7COUT
-- atwd0_ainst_atwd_control_aadd_59_a8COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_59_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a8,
	cout => atwd0_ainst_atwd_control_aadd_59_a8COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a8_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a8) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_59_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a9 = atwd0_ainst_atwd_control_adigitize_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_59_a8COUT
-- atwd0_ainst_atwd_control_aadd_59_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a8COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a9,
	cout => atwd0_ainst_atwd_control_aadd_59_a9COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a9_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a9) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_59_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a10 = atwd0_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_59_a9COUT
-- atwd0_ainst_atwd_control_aadd_59_a10COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_59_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a10,
	cout => atwd0_ainst_atwd_control_aadd_59_a10COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a10_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a10) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_59_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a11 = atwd0_ainst_atwd_control_adigitize_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_59_a10COUT
-- atwd0_ainst_atwd_control_aadd_59_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a10COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a11,
	cout => atwd0_ainst_atwd_control_aadd_59_a11COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a11_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a11) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_59_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a12 = atwd0_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_59_a11COUT
-- atwd0_ainst_atwd_control_aadd_59_a12COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_59_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a12,
	cout => atwd0_ainst_atwd_control_aadd_59_a12COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a12_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a12) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_59_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a13 = atwd0_ainst_atwd_control_adigitize_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_59_a12COUT
-- atwd0_ainst_atwd_control_aadd_59_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a12COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a13,
	cout => atwd0_ainst_atwd_control_aadd_59_a13COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a13_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a13) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_59_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a14 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_59_a13COUT
-- atwd0_ainst_atwd_control_aadd_59_a14COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_59_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a14,
	cout => atwd0_ainst_atwd_control_aadd_59_a14COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a14_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a14) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_59_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a15 = atwd0_ainst_atwd_control_adigitize_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_59_a14COUT
-- atwd0_ainst_atwd_control_aadd_59_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a14COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a15,
	cout => atwd0_ainst_atwd_control_aadd_59_a15COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a15_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a15) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a15_a);

atwd0_ainst_atwd_control_areduce_nor_45_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a160 = !atwd0_ainst_atwd_control_adigitize_cnt_a8_a & atwd0_ainst_atwd_control_adigitize_cnt_a9_a & !atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_adigitize_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_45_a160);

atwd0_ainst_atwd_control_areduce_nor_45_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a297 = (!atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_adigitize_cnt_a13_a & !atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_adigitize_cnt_a15_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_45_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_45_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a297);

atwd0_ainst_atwd_control_aadd_59_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a16 = atwd0_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_59_a15COUT
-- atwd0_ainst_atwd_control_aadd_59_a16COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_59_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a16,
	cout => atwd0_ainst_atwd_control_aadd_59_a16COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a16 # atwd0_ainst_atwd_control_adigitize_cnt_a16_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a16_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_59_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a17 = atwd0_ainst_atwd_control_adigitize_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_59_a16COUT
-- atwd0_ainst_atwd_control_aadd_59_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a16COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a17,
	cout => atwd0_ainst_atwd_control_aadd_59_a17COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a17 # atwd0_ainst_atwd_control_adigitize_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_59_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a18 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_59_a17COUT
-- atwd0_ainst_atwd_control_aadd_59_a18COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_59_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a18,
	cout => atwd0_ainst_atwd_control_aadd_59_a18COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a18 # atwd0_ainst_atwd_control_adigitize_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_59_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a19 = atwd0_ainst_atwd_control_adigitize_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_59_a18COUT
-- atwd0_ainst_atwd_control_aadd_59_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a18COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a19,
	cout => atwd0_ainst_atwd_control_aadd_59_a19COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a19 # atwd0_ainst_atwd_control_adigitize_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_59_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a20 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_59_a19COUT
-- atwd0_ainst_atwd_control_aadd_59_a20COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_59_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a20,
	cout => atwd0_ainst_atwd_control_aadd_59_a20COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a20 # atwd0_ainst_atwd_control_adigitize_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a20_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_59_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a21 = atwd0_ainst_atwd_control_adigitize_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_59_a20COUT
-- atwd0_ainst_atwd_control_aadd_59_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a20COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a21,
	cout => atwd0_ainst_atwd_control_aadd_59_a21COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a21 # atwd0_ainst_atwd_control_adigitize_cnt_a21_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a21_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_59_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a22 = atwd0_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_59_a21COUT
-- atwd0_ainst_atwd_control_aadd_59_a22COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_59_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a22,
	cout => atwd0_ainst_atwd_control_aadd_59_a22COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a22 # atwd0_ainst_atwd_control_adigitize_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a22_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_59_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a23 = atwd0_ainst_atwd_control_adigitize_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_59_a22COUT
-- atwd0_ainst_atwd_control_aadd_59_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a22COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a23,
	cout => atwd0_ainst_atwd_control_aadd_59_a23COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a23 # atwd0_ainst_atwd_control_adigitize_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_244_a11) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd0_ainst_atwd_control_aadd_59_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a23_a);

atwd0_ainst_atwd_control_areduce_nor_45_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a122 = !atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_adigitize_cnt_a17_a & !atwd0_ainst_atwd_control_adigitize_cnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_45_a122);

atwd0_ainst_atwd_control_areduce_nor_45_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a296 = (!atwd0_ainst_atwd_control_adigitize_cnt_a23_a & !atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_adigitize_cnt_a21_a & !atwd0_ainst_atwd_control_adigitize_cnt_a20_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_45_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_45_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a296);

atwd0_ainst_atwd_control_aadd_59_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a24 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_59_a23COUT
-- atwd0_ainst_atwd_control_aadd_59_a24COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_59_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a24,
	cout => atwd0_ainst_atwd_control_aadd_59_a24COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_244_a11 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a24) # !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_59_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_59_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a25 = atwd0_ainst_atwd_control_adigitize_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_59_a24COUT
-- atwd0_ainst_atwd_control_aadd_59_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a24COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a25,
	cout => atwd0_ainst_atwd_control_aadd_59_a25COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_aadd_59_a25 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a25_a) # !atwd0_ainst_atwd_control_aadd_59_a25 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_59_a25,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_59_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a26 = atwd0_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_59_a25COUT
-- atwd0_ainst_atwd_control_aadd_59_a26COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_59_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a26,
	cout => atwd0_ainst_atwd_control_aadd_59_a26COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a26_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a26) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_59_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a27 = atwd0_ainst_atwd_control_adigitize_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_59_a26COUT
-- atwd0_ainst_atwd_control_aadd_59_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a26COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a27,
	cout => atwd0_ainst_atwd_control_aadd_59_a27COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a27_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a27) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_59_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a28 = atwd0_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_59_a27COUT
-- atwd0_ainst_atwd_control_aadd_59_a28COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_59_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a28,
	cout => atwd0_ainst_atwd_control_aadd_59_a28COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a28_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a28) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_59_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a29 = atwd0_ainst_atwd_control_adigitize_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_59_a28COUT
-- atwd0_ainst_atwd_control_aadd_59_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_59_a28COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a29,
	cout => atwd0_ainst_atwd_control_aadd_59_a29COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a29_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a29) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_59_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a30 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_59_a29COUT
-- atwd0_ainst_atwd_control_aadd_59_a30COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_59_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a30,
	cout => atwd0_ainst_atwd_control_aadd_59_a30COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_59_a30 # atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a30_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_adigitize_cnt_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datad => atwd0_ainst_atwd_control_aadd_59_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_59_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_59_a31 = atwd0_ainst_atwd_control_aadd_59_a30COUT $ atwd0_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_59_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_59_a31);

atwd0_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_areduce_or_244_a11 & (atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a31) # !atwd0_ainst_atwd_control_areduce_or_244_a11 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_59_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_59_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a31_a);

atwd0_ainst_atwd_control_areduce_nor_45_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a100 = !atwd0_ainst_atwd_control_adigitize_cnt_a27_a & !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_adigitize_cnt_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_45_a100);

atwd0_ainst_atwd_control_areduce_nor_45_a295_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a295 = (!atwd0_ainst_atwd_control_adigitize_cnt_a29_a & !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_adigitize_cnt_a31_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_45_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_45_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a295);

atwd0_ainst_atwd_control_areduce_nor_45_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a214 = !atwd0_ainst_atwd_control_adigitize_cnt_a3_a & !atwd0_ainst_atwd_control_adigitize_cnt_a1_a & !atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_adigitize_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_areduce_nor_45_a214);

atwd0_ainst_atwd_control_areduce_nor_45_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45_a298 = (!atwd0_ainst_atwd_control_adigitize_cnt_a7_a & !atwd0_ainst_atwd_control_adigitize_cnt_a5_a & !atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_adigitize_cnt_a6_a) & CASCADE(atwd0_ainst_atwd_control_areduce_nor_45_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cascin => atwd0_ainst_atwd_control_areduce_nor_45_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45_a298);

atwd0_ainst_atwd_control_areduce_nor_45_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_nor_45 = !atwd0_ainst_atwd_control_areduce_nor_45_a298 # !atwd0_ainst_atwd_control_areduce_nor_45_a295 # !atwd0_ainst_atwd_control_areduce_nor_45_a296 # !atwd0_ainst_atwd_control_areduce_nor_45_a297

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_nor_45_a297,
	datab => atwd0_ainst_atwd_control_areduce_nor_45_a296,
	datac => atwd0_ainst_atwd_control_areduce_nor_45_a295,
	datad => atwd0_ainst_atwd_control_areduce_nor_45_a298,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_nor_45);

atwd0_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a9 = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_nor_45 # !atwd0_ainst_atwd_control_areduce_nor_29) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_nor_45, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_nor_45,
	datad => atwd0_ainst_atwd_control_areduce_nor_29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a9);

atwd0_ainst_atwd_control_areduce_or_147_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a1 = !atwd0_ainst_atwd_control_astate_a17 & !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a1);

atwd0_ainst_atwd_control_areduce_or_156_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_156_a1 = !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_areduce_or_147_a0 & !atwd0_ainst_atwd_control_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd0_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_156_a1);

atwd0_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astart_readout_areg0 & (!atwd0_ainst_atwd_control_areduce_or_156_a1 # !atwd0_ainst_atwd_control_areduce_or_147_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datab => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_control_areduce_or_156_a1,
	datad => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astart_readout_areg0);

atwd0_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a10 = DFFE(atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a10);

atwd0_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a11 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a11);

atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20 = !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a14,
	datab => atwd0_ainst_atwd_readout_astate_a13,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20);

atwd0_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_arst_divide = DFFE(atwd0_ainst_atwd_readout_arst_divide & (atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20) # !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_arst_divide,
	datad => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_arst_divide);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a = DFFE(!atwd0_ainst_atwd_readout_arst_divide & atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a,
	cin => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a);

atwd0_ainst_atwd_readout_areduce_or_143_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143_a0 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a13,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143_a0);

atwd0_ainst_atwd_readout_areduce_or_143_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143 = atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_areduce_or_143_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_areduce_or_143_a0,
	datad => atwd0_ainst_atwd_readout_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143);

atwd0_ainst_atwd_readout_aadd_28_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a0 = !atwd0_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_28_a0COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a0,
	cout => atwd0_ainst_atwd_readout_aadd_28_a0COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a0) # !atwd0_ainst_atwd_readout_areadout_cnt_a0_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a0_a);

atwd0_ainst_atwd_readout_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a1 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_28_a0COUT
-- atwd0_ainst_atwd_readout_aadd_28_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a0COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a1,
	cout => atwd0_ainst_atwd_readout_aadd_28_a1COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a1_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a1) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a1_a);

atwd0_ainst_atwd_readout_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a2 = atwd0_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_28_a1COUT
-- atwd0_ainst_atwd_readout_aadd_28_a2COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a2,
	cout => atwd0_ainst_atwd_readout_aadd_28_a2COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_aadd_28_a2 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a2_a & atwd0_ainst_atwd_readout_aadd_28_a2 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datab => atwd0_ainst_atwd_readout_aadd_28_a2,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a2_a);

atwd0_ainst_atwd_readout_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a3 = atwd0_ainst_atwd_readout_areadout_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_28_a2COUT
-- atwd0_ainst_atwd_readout_aadd_28_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a2COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a3,
	cout => atwd0_ainst_atwd_readout_aadd_28_a3COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a3) # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a3_a);

atwd0_ainst_atwd_readout_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a4 = atwd0_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_28_a3COUT
-- atwd0_ainst_atwd_readout_aadd_28_a4COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a4,
	cout => atwd0_ainst_atwd_readout_aadd_28_a4COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_a4 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_aadd_28_a4 & atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_28_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a4_a);

atwd0_ainst_atwd_readout_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a5 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_28_a4COUT
-- atwd0_ainst_atwd_readout_aadd_28_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a4COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a5,
	cout => atwd0_ainst_atwd_readout_aadd_28_a5COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a5 # atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aadd_28_a5,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a5_a);

atwd0_ainst_atwd_readout_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a6 = atwd0_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_28_a5COUT
-- atwd0_ainst_atwd_readout_aadd_28_a6COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a6,
	cout => atwd0_ainst_atwd_readout_aadd_28_a6COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a6) # !atwd0_ainst_atwd_readout_areadout_cnt_a6_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a6_a);

atwd0_ainst_atwd_readout_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a7 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_28_a6COUT
-- atwd0_ainst_atwd_readout_aadd_28_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a6COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a7,
	cout => atwd0_ainst_atwd_readout_aadd_28_a7COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a7) # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a7_a);

atwd0_ainst_atwd_readout_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a8 = atwd0_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_28_a7COUT
-- atwd0_ainst_atwd_readout_aadd_28_a8COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_aadd_28_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a8,
	cout => atwd0_ainst_atwd_readout_aadd_28_a8COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aadd_28_a8 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_aadd_28_a8 & atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_28_a8,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a8_a);

atwd0_ainst_atwd_readout_aadd_28_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a9 = atwd0_ainst_atwd_readout_areadout_cnt_a9_a $ atwd0_ainst_atwd_readout_aadd_28_a8COUT
-- atwd0_ainst_atwd_readout_aadd_28_a9COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a8COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a9,
	cout => atwd0_ainst_atwd_readout_aadd_28_a9COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a9_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a9) # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a9_a);

atwd0_ainst_atwd_readout_aadd_28_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a10 = atwd0_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd0_ainst_atwd_readout_aadd_28_a9COUT
-- atwd0_ainst_atwd_readout_aadd_28_a10COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_aadd_28_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a10,
	cout => atwd0_ainst_atwd_readout_aadd_28_a10COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a10_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a10_a);

atwd0_ainst_atwd_readout_aadd_28_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a11 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a $ atwd0_ainst_atwd_readout_aadd_28_a10COUT
-- atwd0_ainst_atwd_readout_aadd_28_a11COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a10COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a11,
	cout => atwd0_ainst_atwd_readout_aadd_28_a11COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a11 # atwd0_ainst_atwd_readout_areadout_cnt_a11_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a11_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a11_a);

atwd0_ainst_atwd_readout_aadd_28_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a12 = atwd0_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd0_ainst_atwd_readout_aadd_28_a11COUT
-- atwd0_ainst_atwd_readout_aadd_28_a12COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_aadd_28_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a12,
	cout => atwd0_ainst_atwd_readout_aadd_28_a12COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a12_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a12) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a12_a);

atwd0_ainst_atwd_readout_aadd_28_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a13 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a $ atwd0_ainst_atwd_readout_aadd_28_a12COUT
-- atwd0_ainst_atwd_readout_aadd_28_a13COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a12COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a13,
	cout => atwd0_ainst_atwd_readout_aadd_28_a13COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a13_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a13) # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a13_a);

atwd0_ainst_atwd_readout_aadd_28_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a14 = atwd0_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd0_ainst_atwd_readout_aadd_28_a13COUT
-- atwd0_ainst_atwd_readout_aadd_28_a14COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_aadd_28_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a14,
	cout => atwd0_ainst_atwd_readout_aadd_28_a14COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a14_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a14) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a14_a);

atwd0_ainst_atwd_readout_aadd_28_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a15 = atwd0_ainst_atwd_readout_areadout_cnt_a15_a $ atwd0_ainst_atwd_readout_aadd_28_a14COUT
-- atwd0_ainst_atwd_readout_aadd_28_a15COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a14COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a15,
	cout => atwd0_ainst_atwd_readout_aadd_28_a15COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a15_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a15) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a15_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a160 = !atwd0_ainst_atwd_readout_areadout_cnt_a9_a & !atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_areadout_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_areduce_nor_32_a160);

atwd0_ainst_atwd_readout_areduce_nor_32_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a298 = (!atwd0_ainst_atwd_readout_areadout_cnt_a13_a & !atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_areadout_cnt_a15_a & !atwd0_ainst_atwd_readout_areadout_cnt_a12_a) & CASCADE(atwd0_ainst_atwd_readout_areduce_nor_32_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cascin => atwd0_ainst_atwd_readout_areduce_nor_32_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a298);

atwd0_ainst_atwd_readout_aadd_28_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a16 = atwd0_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd0_ainst_atwd_readout_aadd_28_a15COUT
-- atwd0_ainst_atwd_readout_aadd_28_a16COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_aadd_28_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a16,
	cout => atwd0_ainst_atwd_readout_aadd_28_a16COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a16_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a16) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a16_a);

atwd0_ainst_atwd_readout_aadd_28_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a17 = atwd0_ainst_atwd_readout_areadout_cnt_a17_a $ atwd0_ainst_atwd_readout_aadd_28_a16COUT
-- atwd0_ainst_atwd_readout_aadd_28_a17COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a16COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a17,
	cout => atwd0_ainst_atwd_readout_aadd_28_a17COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a17_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a17) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a17_a);

atwd0_ainst_atwd_readout_aadd_28_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a18 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd0_ainst_atwd_readout_aadd_28_a17COUT
-- atwd0_ainst_atwd_readout_aadd_28_a18COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_aadd_28_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a18,
	cout => atwd0_ainst_atwd_readout_aadd_28_a18COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a18_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a18) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a18_a);

atwd0_ainst_atwd_readout_aadd_28_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a19 = atwd0_ainst_atwd_readout_areadout_cnt_a19_a $ atwd0_ainst_atwd_readout_aadd_28_a18COUT
-- atwd0_ainst_atwd_readout_aadd_28_a19COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a18COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a19,
	cout => atwd0_ainst_atwd_readout_aadd_28_a19COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a19 # atwd0_ainst_atwd_readout_areadout_cnt_a19_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a19_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a19_a);

atwd0_ainst_atwd_readout_aadd_28_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a20 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd0_ainst_atwd_readout_aadd_28_a19COUT
-- atwd0_ainst_atwd_readout_aadd_28_a20COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_aadd_28_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a20,
	cout => atwd0_ainst_atwd_readout_aadd_28_a20COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a20) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a20_a);

atwd0_ainst_atwd_readout_aadd_28_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a21 = atwd0_ainst_atwd_readout_areadout_cnt_a21_a $ atwd0_ainst_atwd_readout_aadd_28_a20COUT
-- atwd0_ainst_atwd_readout_aadd_28_a21COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a20COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a21,
	cout => atwd0_ainst_atwd_readout_aadd_28_a21COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a21) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_28_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a21_a);

atwd0_ainst_atwd_readout_aadd_28_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a22 = atwd0_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd0_ainst_atwd_readout_aadd_28_a21COUT
-- atwd0_ainst_atwd_readout_aadd_28_a22COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_aadd_28_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a22,
	cout => atwd0_ainst_atwd_readout_aadd_28_a22COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a22 # atwd0_ainst_atwd_readout_areadout_cnt_a22_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a22_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a22_a);

atwd0_ainst_atwd_readout_aadd_28_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a23 = atwd0_ainst_atwd_readout_areadout_cnt_a23_a $ atwd0_ainst_atwd_readout_aadd_28_a22COUT
-- atwd0_ainst_atwd_readout_aadd_28_a23COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a22COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a23,
	cout => atwd0_ainst_atwd_readout_aadd_28_a23COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a23 # atwd0_ainst_atwd_readout_areadout_cnt_a23_a & atwd0_ainst_atwd_readout_areduce_or_143) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a23_a & atwd0_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a23_a);

atwd0_ainst_atwd_readout_aadd_28_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a24 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd0_ainst_atwd_readout_aadd_28_a23COUT
-- atwd0_ainst_atwd_readout_aadd_28_a24COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_aadd_28_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a24,
	cout => atwd0_ainst_atwd_readout_aadd_28_a24COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a24) # !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_28_a24,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a24_a);

atwd0_ainst_atwd_readout_aadd_28_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a25 = atwd0_ainst_atwd_readout_areadout_cnt_a25_a $ atwd0_ainst_atwd_readout_aadd_28_a24COUT
-- atwd0_ainst_atwd_readout_aadd_28_a25COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a24COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a25,
	cout => atwd0_ainst_atwd_readout_aadd_28_a25COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a25_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a25) # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_28_a25,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a25_a);

atwd0_ainst_atwd_readout_aadd_28_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a26 = atwd0_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd0_ainst_atwd_readout_aadd_28_a25COUT
-- atwd0_ainst_atwd_readout_aadd_28_a26COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_aadd_28_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a26,
	cout => atwd0_ainst_atwd_readout_aadd_28_a26COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a26 # atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a26_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a26_a);

atwd0_ainst_atwd_readout_aadd_28_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a27 = atwd0_ainst_atwd_readout_areadout_cnt_a27_a $ atwd0_ainst_atwd_readout_aadd_28_a26COUT
-- atwd0_ainst_atwd_readout_aadd_28_a27COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a26COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a27,
	cout => atwd0_ainst_atwd_readout_aadd_28_a27COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a27 # atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a27_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a27_a);

atwd0_ainst_atwd_readout_aadd_28_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a28 = atwd0_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd0_ainst_atwd_readout_aadd_28_a27COUT
-- atwd0_ainst_atwd_readout_aadd_28_a28COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_aadd_28_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a28,
	cout => atwd0_ainst_atwd_readout_aadd_28_a28COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a28) # !atwd0_ainst_atwd_readout_areadout_cnt_a28_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a28_a);

atwd0_ainst_atwd_readout_aadd_28_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a29 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a $ atwd0_ainst_atwd_readout_aadd_28_a28COUT
-- atwd0_ainst_atwd_readout_aadd_28_a29COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_28_a28COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a29,
	cout => atwd0_ainst_atwd_readout_aadd_28_a29COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_143 & (atwd0_ainst_atwd_readout_areadout_cnt_a29_a # atwd0_ainst_atwd_readout_aadd_28_a29 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_aadd_28_a29 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd0_ainst_atwd_readout_aadd_28_a29,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a29_a);

atwd0_ainst_atwd_readout_aadd_28_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a30 = atwd0_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd0_ainst_atwd_readout_aadd_28_a29COUT
-- atwd0_ainst_atwd_readout_aadd_28_a30COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_aadd_28_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a30,
	cout => atwd0_ainst_atwd_readout_aadd_28_a30COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & (atwd0_ainst_atwd_readout_areduce_or_143 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a30) # !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_28_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_143,
	datad => atwd0_ainst_atwd_readout_aadd_28_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a30_a);

atwd0_ainst_atwd_readout_aadd_28_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_28_a31 = atwd0_ainst_atwd_readout_areadout_cnt_a31_a $ atwd0_ainst_atwd_readout_aadd_28_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd0_ainst_atwd_readout_aadd_28_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_28_a31);

atwd0_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_28_a31 # atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_areadout_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_143,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_aadd_28_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a31_a);

atwd0_ainst_atwd_readout_areduce_nor_32_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a100 = !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_areadout_cnt_a27_a & !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & !atwd0_ainst_atwd_readout_areadout_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_areduce_nor_32_a100);

atwd0_ainst_atwd_readout_areduce_nor_32_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a296 = (!atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_areadout_cnt_a29_a & !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_areadout_cnt_a31_a) & CASCADE(atwd0_ainst_atwd_readout_areduce_nor_32_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cascin => atwd0_ainst_atwd_readout_areduce_nor_32_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a296);

atwd0_ainst_atwd_readout_areduce_nor_32_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a214 = !atwd0_ainst_atwd_readout_areadout_cnt_a1_a & !atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_areadout_cnt_a0_a & !atwd0_ainst_atwd_readout_areadout_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_areduce_nor_32_a214);

atwd0_ainst_atwd_readout_areduce_nor_32_a299_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a299 = (atwd0_ainst_atwd_readout_areadout_cnt_a7_a & !atwd0_ainst_atwd_readout_areadout_cnt_a5_a & !atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_areadout_cnt_a4_a) & CASCADE(atwd0_ainst_atwd_readout_areduce_nor_32_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cascin => atwd0_ainst_atwd_readout_areduce_nor_32_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a299);

atwd0_ainst_atwd_readout_areduce_nor_32_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a122 = !atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_areadout_cnt_a19_a & !atwd0_ainst_atwd_readout_areadout_cnt_a17_a & !atwd0_ainst_atwd_readout_areadout_cnt_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_areduce_nor_32_a122);

atwd0_ainst_atwd_readout_areduce_nor_32_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32_a297 = (!atwd0_ainst_atwd_readout_areadout_cnt_a21_a & !atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_areadout_cnt_a23_a) & CASCADE(atwd0_ainst_atwd_readout_areduce_nor_32_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cascin => atwd0_ainst_atwd_readout_areduce_nor_32_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32_a297);

atwd0_ainst_atwd_readout_areduce_nor_32_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_nor_32 = !atwd0_ainst_atwd_readout_areduce_nor_32_a297 # !atwd0_ainst_atwd_readout_areduce_nor_32_a299 # !atwd0_ainst_atwd_readout_areduce_nor_32_a296 # !atwd0_ainst_atwd_readout_areduce_nor_32_a298

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_nor_32_a298,
	datab => atwd0_ainst_atwd_readout_areduce_nor_32_a296,
	datac => atwd0_ainst_atwd_readout_areduce_nor_32_a299,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32_a297,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_nor_32);

atwd0_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a12 = DFFE(!atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_areduce_nor_32, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a12);

atwd0_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a13 = DFFE(atwd0_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a13);

atwd0_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a14 = DFFE(atwd0_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a14);

atwd0_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a8 = DFFE(!atwd0_ainst_atwd_readout_astate_a14 & (atwd0_ainst_atwd_readout_astate_a8 # atwd0_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	datad => atwd0_ainst_atwd_control_astart_readout_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a8);

atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10 = !atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a & (atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 & atwd0_ainst_atwd_readout_areduce_nor_32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_adivide_cnt_rtl_347_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_areduce_nor_32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10);

atwd0_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a9 = DFFE(atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10 # atwd0_ainst_atwd_control_astart_readout_areg0 & !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_aSelect_58_rtl_21_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a9);

atwd0_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areadout_done_areg0 & (atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datab => atwd0_ainst_atwd_readout_astate_a12,
	datac => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_readout_aSelect_70_rtl_267_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_done_areg0);

atwd0_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a15 = DFFE(atwd0_ainst_atwd_control_astate_a15 & (atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_areduce_nor_45 # !atwd0_ainst_atwd_readout_areadout_done_areg0) # !atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_areduce_nor_45, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0CAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_nor_45,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a15);

atwd0_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a16 = DFFE(atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a16);

atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4 = atwd0_ainst_atwd_control_achannel_a1_a & atwd0_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4);

atwd0_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a17 = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & (atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4) # !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_aSelect_133_rtl_36_rtl_334_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a17);

atwd0_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_areset_trig_areg0);

ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151);

ahb_slave_inst_ai_a1044_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a1044 = !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a1044);

ahb_slave_inst_areduce_nor_10_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_10 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_10);

ahb_slave_inst_aSelect_536_rtl_41_a232_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_41_a232 = !ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_41_a232);

ahb_slave_inst_aSelect_536_rtl_41_a19_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_41_a19 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_aSelect_536_rtl_41_a232 # ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8) # !ahb_slave_inst_aslave_state_a9 & ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => ahb_slave_inst_aSelect_536_rtl_41_a232,
	datac => ahb_slave_inst_ai_a1044,
	datad => ahb_slave_inst_aslave_state_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_41_a19);

ahb_slave_inst_aslave_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a11 = DFFE(!ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1110",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1044,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a11);

ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 & ahb_slave_inst_aslave_state_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151,
	datad => ahb_slave_inst_aslave_state_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153);

ahb_slave_inst_aslave_state_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a12 = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWRITE & (ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153 # ahb_slave_inst_aSelect_543_rtl_45_a96 & ahb_slave_inst_areduce_nor_10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3320",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_543_rtl_45_a96,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datac => ahb_slave_inst_areduce_nor_10,
	datad => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a12);

ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a9 # ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => ahb_slave_inst_aslave_state_a10,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121);

ahb_slave_inst_aslave_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a10 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121 # ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153 & stripe_inst_alpm_instance_acore_aMASTERHWRITE, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datab => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a153,
	datac => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a121,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a10);

ahb_slave_inst_areduce_nor_4_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_4 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_4);

ahb_slave_inst_aSelect_536_rtl_41_a16_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_536_rtl_41_a16 = !ahb_slave_inst_areduce_nor_4 & (ahb_slave_inst_aslave_state_a9 # ahb_slave_inst_aslave_state_a10 # !ahb_slave_inst_aslave_state_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_areduce_nor_4,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_536_rtl_41_a16);

ahb_slave_inst_aslave_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a8 = DFFE(!ahb_slave_inst_aslave_state_a11 & !ahb_slave_inst_aSelect_536_rtl_41_a16 & (ahb_slave_inst_areduce_nor_10 # !ahb_slave_inst_aSelect_536_rtl_41_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000B",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_10,
	datab => ahb_slave_inst_aSelect_536_rtl_41_a19,
	datac => ahb_slave_inst_aslave_state_a11,
	datad => ahb_slave_inst_aSelect_536_rtl_41_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a8);

ahb_slave_inst_aSelect_543_rtl_45_a96_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_543_rtl_45_a96 = ahb_slave_inst_ai_a1044 & !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_ai_a1044,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_543_rtl_45_a96);

ahb_slave_inst_aSelect_538_rtl_42_a4_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_538_rtl_42_a4 = ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 & stripe_inst_alpm_instance_acore_aMASTERHWRITE & ahb_slave_inst_aSelect_543_rtl_45_a96 # !ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151 & (ahb_slave_inst_aslave_state_a9 # stripe_inst_alpm_instance_acore_aMASTERHWRITE & ahb_slave_inst_aSelect_543_rtl_45_a96)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_539_rtl_43_rtl_339_a151,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datad => ahb_slave_inst_aSelect_543_rtl_45_a96,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_538_rtl_42_a4);

ahb_slave_inst_aslave_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a9 = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aSelect_538_rtl_42_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aSelect_538_rtl_42_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a9);

ahb_slave_inst_ai_a1063_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a1063 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a1063);

ahb_slave_inst_aSelect_583_a19_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a19 = !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_ai_a1044)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3133",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1044,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a19);

ahb_slave_inst_aSelect_583_a388_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a388 = !ahb_slave_inst_aslave_state_a11 & !ahb_slave_inst_aSelect_583_a19 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0045",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a11,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aSelect_583_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a388);

ahb_slave_inst_aSelect_583_a377_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a377 = ahb_slave_inst_aSelect_583_a388 & (ahb_slave_inst_ai_a1063 # !ahb_slave_inst_aslave_state_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_ai_a1063,
	datad => ahb_slave_inst_aSelect_583_a388,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a377);

ahb_slave_inst_ai_a879_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a879 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & ahb_slave_inst_ai_a1044

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => ahb_slave_inst_ai_a1044,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a879);

ahb_slave_inst_aSelect_576_a384_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_576_a384 = ahb_slave_inst_aslave_state_a10 & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (ahb_slave_inst_aslave_state_a8 # !ahb_slave_inst_ai_a879) # !ahb_slave_inst_aslave_state_a10 & (ahb_slave_inst_aslave_state_a8 # !ahb_slave_inst_ai_a879)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7077",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_ai_a879,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_576_a384);

ahb_slave_inst_aSelect_576_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_576_a12 = ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_ai_a1063 & ahb_slave_inst_aslave_state_a9 # !ahb_slave_inst_aSelect_576_a384

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1063,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_aSelect_576_a384,
	datad => ahb_slave_inst_aslave_state_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_576_a12);

ahb_slave_inst_areg_address_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a4_a_areg0 = DFFE(ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a # !ahb_slave_inst_aSelect_583_a377 & (ahb_slave_inst_areg_address_a4_a_areg0 # ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => ahb_slave_inst_aSelect_576_a12,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a4_a_areg0);

ahb_slave_inst_areg_address_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a5_a_areg0 = DFFE(ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_aSelect_576_a12,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a5_a_areg0);

ahb_slave_inst_areg_address_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a3_a_areg0);

ahb_slave_inst_areg_address_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a18_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a18_a_areg0);

ahb_slave_inst_areg_address_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a19_a_areg0 = DFFE(ahb_slave_inst_aSelect_583_a377 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & (ahb_slave_inst_areg_address_a19_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a & ahb_slave_inst_aSelect_576_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a19_a_areg0);

ahb_slave_inst_areg_address_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a2_a_areg0 = DFFE(ahb_slave_inst_areg_address_a2_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a2_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a2_a_areg0);

ahb_slave_inst_aSelect_583_a40_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_583_a40 = stripe_inst_alpm_instance_acore_aMASTERHWRITE & (ahb_slave_inst_ai_a1063 & ahb_slave_inst_aslave_state_a9 # !ahb_slave_inst_aSelect_576_a384)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a1063,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datac => ahb_slave_inst_aSelect_576_a384,
	datad => ahb_slave_inst_aslave_state_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_583_a40);

ahb_slave_inst_areg_write_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_write_areg0 = DFFE(ahb_slave_inst_aSelect_583_a40 # ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_aslave_state_a12 # !ahb_slave_inst_aSelect_583_a377), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_aSelect_583_a40,
	datad => ahb_slave_inst_aslave_state_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_write_areg0);

ahb_slave_inst_areg_address_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a6_a_areg0 = DFFE(ahb_slave_inst_aSelect_583_a377 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & (ahb_slave_inst_areg_address_a6_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a & ahb_slave_inst_aSelect_576_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a6_a_areg0);

ahb_slave_inst_areg_address_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a13_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a # ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_aSelect_576_a12 & ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a13_a_areg0);

ahb_slave_inst_areg_address_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a12_a_areg0 = DFFE(ahb_slave_inst_areg_address_a12_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & ahb_slave_inst_aSelect_576_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_aSelect_583_a377,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a12_a_areg0);

ahb_slave_inst_areg_address_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a15_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & (ahb_slave_inst_aSelect_576_a12 # ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_aSelect_583_a377) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_aSelect_583_a377, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => ahb_slave_inst_aSelect_583_a377,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a15_a_areg0);

ahb_slave_inst_areg_address_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a14_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & (ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a14_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a,
	datab => ahb_slave_inst_aSelect_583_a377,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a14_a_areg0);

slaveregister_inst_aMux_751_a22_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_751_a22 = !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_751_a22);

slaveregister_inst_acommand_0_local_a30_a_a126_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a126 = !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_751_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_751_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a126);

ahb_slave_inst_aSelect_549_rtl_65_a30_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_65_a30 = !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_ai_a1044 & (ahb_slave_inst_areduce_nor_10 # ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_10,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_ai_a1044,
	datad => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_65_a30);

ahb_slave_inst_aSelect_549_rtl_65_a35_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_549_rtl_65_a35 = ahb_slave_inst_areduce_nor_4 & (ahb_slave_inst_aSelect_549_rtl_65_a30 # !ahb_slave_inst_aSelect_536_rtl_41_a232 & ahb_slave_inst_aslave_state_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_4,
	datab => ahb_slave_inst_aSelect_536_rtl_41_a232,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aSelect_549_rtl_65_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_549_rtl_65_a35);

ahb_slave_inst_areg_enable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_enable_areg0 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aSelect_549_rtl_65_a35 # ahb_slave_inst_aslave_state_a10 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => ahb_slave_inst_aSelect_549_rtl_65_a35,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_enable_areg0);

slaveregister_inst_acom_ctrl_local_a3_a_a126_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a126 = !ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a126 & ahb_slave_inst_areg_enable_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a_a126,
	datad => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a126);

slaveregister_inst_acommand_0_local_a30_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a32 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a3_a_a126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a3_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a32);

slaveregister_inst_acommand_0_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a0_a);

atwd0_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_old);

atwd0_ainst_atwd_trigger_ai_a137_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_ai_a137 = slaveregister_inst_acommand_0_local_a0_a & !atwd0_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datad => atwd0_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_ai_a137);

atwd0_ainst_atwd_control_areduce_or_165_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_165_a0 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_165_a0);

atwd0_ainst_atwd_control_areduce_or_165_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_165 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 # !atwd0_ainst_atwd_control_areduce_or_150_a0 # !atwd0_ainst_atwd_control_areduce_or_165_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_150_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_165);

atwd0_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_abusy_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_areduce_or_165 & atwd0_ainst_atwd_control_abusy_areg0 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_165,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_abusy_areg0);

slaveregister_inst_acommand_0_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a1_a);

slaveregister_inst_acommand_0_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a15_a);

inst_atwd_ping_pong_aSelect_49_rtl_297_a39_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_49_rtl_297_a39 = inst_atwd_ping_pong_aatwd0_state_a9 & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_atwd_ping_pong_aatwd0_state_a9,
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_49_rtl_297_a39);

TriggerComplete_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_1,
	combout => TriggerComplete_1_acombout);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_1_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_1_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync);

slaveregister_inst_acommand_0_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a10_a);

inst_atwd_ping_pong_aatwd1_read_done_dly_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_read_done_dly = DFFE(slaveregister_inst_acommand_0_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_read_done_dly);

inst_atwd_ping_pong_aSelect_99_rtl_301_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_99_rtl_301_a16 = inst_atwd_ping_pong_aatwd1_state_a10 & (inst_atwd_ping_pong_aatwd1_read_done_dly # !slaveregister_inst_acommand_0_local_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_state_a10,
	datac => inst_atwd_ping_pong_aatwd1_read_done_dly,
	datad => slaveregister_inst_acommand_0_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_99_rtl_301_a16);

inst_atwd_ping_pong_aatwd1_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a10 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_99_rtl_301_a16 # inst_atwd_ping_pong_aatwd1_state_a9 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_state_a9,
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => inst_atwd_ping_pong_aSelect_99_rtl_301_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a10);

inst_atwd_ping_pong_aatwd0_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a8 = DFFE(slaveregister_inst_acommand_0_local_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a8);

inst_atwd_ping_pong_aSelect_100_rtl_302_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_100_rtl_302_a24 = inst_atwd_ping_pong_aatwd1_state_a10 & !inst_atwd_ping_pong_aatwd1_read_done_dly & slaveregister_inst_acommand_0_local_a10_a # !inst_atwd_ping_pong_aatwd0_state_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_state_a10,
	datab => inst_atwd_ping_pong_aatwd0_state_a8,
	datac => inst_atwd_ping_pong_aatwd1_read_done_dly,
	datad => slaveregister_inst_acommand_0_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_100_rtl_302_a24);

inst_atwd_ping_pong_aatwd1_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a11 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_100_rtl_302_a24 # inst_atwd_ping_pong_aSelect_49_rtl_297_a39 & inst_atwd_ping_pong_aatwd1_state_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aSelect_49_rtl_297_a39,
	datab => inst_atwd_ping_pong_aatwd1_state_a11,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aSelect_100_rtl_302_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a11);

inst_atwd_ping_pong_aatwd1_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_state_a9 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_51_rtl_299_a15 # !inst_atwd_ping_pong_aSelect_49_rtl_297_a39 & inst_atwd_ping_pong_aatwd1_state_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aSelect_49_rtl_297_a39,
	datab => inst_atwd_ping_pong_aatwd1_state_a11,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aSelect_51_rtl_299_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_state_a9);

inst_atwd_ping_pong_aSelect_51_rtl_299_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_51_rtl_299_a15 = inst_atwd_ping_pong_aatwd1_state_a9 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_atwd_ping_pong_aatwd1_state_a9,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_51_rtl_299_a15);

slaveregister_inst_acommand_0_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a2_a);

inst_atwd_ping_pong_aatwd0_read_done_dly_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_read_done_dly = DFFE(slaveregister_inst_acommand_0_local_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_read_done_dly);

inst_atwd_ping_pong_aSelect_50_rtl_298_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_50_rtl_298_a16 = inst_atwd_ping_pong_aatwd0_state_a10 & (inst_atwd_ping_pong_aatwd0_read_done_dly # !slaveregister_inst_acommand_0_local_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a2_a,
	datac => inst_atwd_ping_pong_aatwd0_state_a10,
	datad => inst_atwd_ping_pong_aatwd0_read_done_dly,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_50_rtl_298_a16);

inst_atwd_ping_pong_aatwd0_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a10 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_50_rtl_298_a16 # inst_atwd_ping_pong_aatwd0_state_a9 & atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_state_a9,
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => inst_atwd_ping_pong_aSelect_50_rtl_298_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a10);

inst_atwd_ping_pong_aSelect_51_rtl_299_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_51_rtl_299_a7 = inst_atwd_ping_pong_aatwd0_state_a10 & !inst_atwd_ping_pong_aatwd0_read_done_dly & slaveregister_inst_acommand_0_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_state_a10,
	datac => inst_atwd_ping_pong_aatwd0_read_done_dly,
	datad => slaveregister_inst_acommand_0_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_51_rtl_299_a7);

inst_atwd_ping_pong_aatwd0_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a11 = DFFE(slaveregister_inst_acommand_0_local_a15_a & (inst_atwd_ping_pong_aSelect_51_rtl_299_a7 # inst_atwd_ping_pong_aSelect_51_rtl_299_a15 & inst_atwd_ping_pong_aatwd0_state_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a15_a,
	datab => inst_atwd_ping_pong_aSelect_51_rtl_299_a15,
	datac => inst_atwd_ping_pong_aSelect_51_rtl_299_a7,
	datad => inst_atwd_ping_pong_aatwd0_state_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a11);

inst_atwd_ping_pong_aSelect_49_rtl_297_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aSelect_49_rtl_297_a32 = inst_atwd_ping_pong_aSelect_49_rtl_297_a39 # !inst_atwd_ping_pong_aSelect_51_rtl_299_a15 & inst_atwd_ping_pong_aatwd0_state_a11 # !inst_atwd_ping_pong_aatwd0_state_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF73",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aSelect_51_rtl_299_a15,
	datab => inst_atwd_ping_pong_aatwd0_state_a8,
	datac => inst_atwd_ping_pong_aatwd0_state_a11,
	datad => inst_atwd_ping_pong_aSelect_49_rtl_297_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aSelect_49_rtl_297_a32);

inst_atwd_ping_pong_aatwd0_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_state_a9 = DFFE(slaveregister_inst_acommand_0_local_a15_a & inst_atwd_ping_pong_aSelect_49_rtl_297_a32, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datad => inst_atwd_ping_pong_aSelect_49_rtl_297_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_state_a9);

inst_atwd_ping_pong_aatwd0_pong_enable_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_pong_enable = DFFE(inst_atwd_ping_pong_aatwd0_state_a9 # inst_atwd_ping_pong_aatwd0_pong_enable & inst_atwd_ping_pong_aatwd0_state_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_pong_enable,
	datac => inst_atwd_ping_pong_aatwd0_state_a9,
	datad => inst_atwd_ping_pong_aatwd0_state_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd0_pong_enable);

inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 = slaveregister_inst_acommand_0_local_a1_a & !inst_atwd_ping_pong_aatwd0_pong_enable & slaveregister_inst_acommand_0_local_a15_a # !slaveregister_inst_acommand_0_local_a1_a & (!slaveregister_inst_acommand_0_local_a15_a # !inst_atwd_ping_pong_aatwd0_pong_enable)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a1_a,
	datac => inst_atwd_ping_pong_aatwd0_pong_enable,
	datad => slaveregister_inst_acommand_0_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2);

atwd0_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a15_a & inst_atwd_ping_pong_aatwd0_pong_enable # !slaveregister_inst_acommand_0_local_a15_a & slaveregister_inst_acommand_0_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => inst_atwd_ping_pong_aatwd0_pong_enable,
	datad => slaveregister_inst_acommand_0_local_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_old);

atwd0_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_sig = DFFE(inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 & atwd0_ainst_atwd_trigger_aenable_disc_sig & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2 & (atwd0_ainst_atwd_trigger_aenable_disc_sig & !atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_trigger_aenable_disc_old), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	datab => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd0_ainst_atwd_trigger_aenable_disc_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_sig);

atwd0_ainst_atwd_trigger_ai_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_ai_a46 = !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & (atwd0_ainst_atwd_control_abusy_areg0 # !atwd0_ainst_atwd_trigger_ai_a137 & !atwd0_ainst_atwd_trigger_aenable_disc_sig)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_ai_a137,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_ai_a46);

atwd0_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & !atwd0_ainst_atwd_trigger_ai_a46, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_trigger_ai_a46,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a);

OneSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_OneSPE,
	combout => OneSPE_acombout);

atwd0_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adiscFF);

atwd0_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aATWDTrigger_sig # atwd0_ainst_atwd_trigger_ai_a137 & !atwd0_ainst_atwd_control_abusy_areg0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_ai_a137,
	datab => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd0_ainst_atwd_trigger_alaunch_mode_a0_a # atwd0_ainst_atwd_trigger_alaunch_mode_a1_a & atwd0_ainst_atwd_trigger_adiscFF

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a,
	datac => atwd0_ainst_atwd_trigger_adiscFF,
	datad => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd1_ainst_atwd_control_areduce_or_147_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a0 = !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a0);

atwd1_ainst_atwd_control_areduce_or_156_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156_a0 = !atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156_a0);

atwd1_ainst_atwd_control_areduce_or_156_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156_a2 = atwd1_ainst_atwd_control_areduce_or_147_a0 & !atwd1_ainst_atwd_control_astate_a11 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156_a2);

atwd1_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a0_a = DFFE(atwd1_ainst_atwd_control_achannel_a0_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_156_a2) # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a0_a);

atwd1_ainst_atwd_control_areduce_or_156_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156 = atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_156_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156);

atwd1_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a1_a = DFFE(atwd1_ainst_atwd_control_achannel_a1_a & (atwd1_ainst_atwd_control_areduce_or_156 # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12) # !atwd1_ainst_atwd_control_achannel_a1_a & atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F848",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_areduce_or_156,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a1_a);

atwd1_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a12 = DFFE(atwd1_ainst_atwd_control_astate_a16 & (!atwd1_ainst_atwd_control_achannel_a1_a # !atwd1_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_astate_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a12);

atwd1_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a11 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a11);

atwd1_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a18 = DFFE(atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_nor_29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_areduce_nor_29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a18);

atwd1_ainst_atwd_control_areduce_or_150_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_150_a0 = !atwd0_ainst_atwd_control_astate_a14 & !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_156_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a14,
	datab => atwd1_ainst_atwd_control_astate_a13,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_150_a0);

atwd1_ainst_atwd_control_areduce_or_180_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_180_a0 = !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_180_a0);

atwd1_ainst_atwd_control_areduce_or_180_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_180 = atwd1_ainst_atwd_control_astate_a19 # !atwd1_ainst_atwd_control_areduce_or_180_a0 # !atwd1_ainst_atwd_control_areduce_or_150_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_areduce_or_150_a0,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_180_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_180);

atwd1_ainst_atwd_control_aadd_43_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a0 = !atwd1_ainst_atwd_control_asettle_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_43_a0COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a0,
	cout => atwd1_ainst_atwd_control_aadd_43_a0COUT);

atwd1_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a0_a # atwd1_ainst_atwd_control_aadd_43_a0 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a0 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_aadd_43_a0,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_43_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a1 = atwd1_ainst_atwd_control_asettle_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_43_a0COUT
-- atwd1_ainst_atwd_control_aadd_43_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a0COUT # !atwd1_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a1,
	cout => atwd1_ainst_atwd_control_aadd_43_a1COUT);

atwd1_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a1_a # atwd1_ainst_atwd_control_aadd_43_a1 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a1 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_aadd_43_a1,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_43_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a2 = atwd1_ainst_atwd_control_asettle_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_43_a1COUT
-- atwd1_ainst_atwd_control_aadd_43_a2COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_43_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a2,
	cout => atwd1_ainst_atwd_control_aadd_43_a2COUT);

atwd1_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a2_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a2) # !atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_43_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a3 = atwd1_ainst_atwd_control_asettle_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_43_a2COUT
-- atwd1_ainst_atwd_control_aadd_43_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a2COUT # !atwd1_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a3,
	cout => atwd1_ainst_atwd_control_aadd_43_a3COUT);

atwd1_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a3 # atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd1_ainst_atwd_control_aadd_43_a3,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_43_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a4 = atwd1_ainst_atwd_control_asettle_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_43_a3COUT
-- atwd1_ainst_atwd_control_aadd_43_a4COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_43_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a4,
	cout => atwd1_ainst_atwd_control_aadd_43_a4COUT);

atwd1_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a4_a # atwd1_ainst_atwd_control_aadd_43_a4 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a4 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_aadd_43_a4,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_43_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a5 = atwd1_ainst_atwd_control_asettle_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_43_a4COUT
-- atwd1_ainst_atwd_control_aadd_43_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a4COUT # !atwd1_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a5,
	cout => atwd1_ainst_atwd_control_aadd_43_a5COUT);

atwd1_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a5_a # atwd1_ainst_atwd_control_aadd_43_a5 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a5 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_aadd_43_a5,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_43_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a6 = atwd1_ainst_atwd_control_asettle_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_43_a5COUT
-- atwd1_ainst_atwd_control_aadd_43_a6COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_43_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a6,
	cout => atwd1_ainst_atwd_control_aadd_43_a6COUT);

atwd1_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a6 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a6_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_43_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a7 = atwd1_ainst_atwd_control_asettle_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_43_a6COUT
-- atwd1_ainst_atwd_control_aadd_43_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a6COUT # !atwd1_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a7,
	cout => atwd1_ainst_atwd_control_aadd_43_a7COUT);

atwd1_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a7_a # atwd1_ainst_atwd_control_aadd_43_a7 & atwd1_ainst_atwd_control_astate_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_aadd_43_a7 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_aadd_43_a7,
	datad => atwd1_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_43_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a8 = atwd1_ainst_atwd_control_asettle_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_43_a7COUT
-- atwd1_ainst_atwd_control_aadd_43_a8COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_43_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a8,
	cout => atwd1_ainst_atwd_control_aadd_43_a8COUT);

atwd1_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a8 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a8_a) # !atwd1_ainst_atwd_control_aadd_43_a8 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a8,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_43_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a9 = atwd1_ainst_atwd_control_asettle_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_43_a8COUT
-- atwd1_ainst_atwd_control_aadd_43_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a8COUT # !atwd1_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a9,
	cout => atwd1_ainst_atwd_control_aadd_43_a9COUT);

atwd1_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a9_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a9) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_43_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a10 = atwd1_ainst_atwd_control_asettle_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_43_a9COUT
-- atwd1_ainst_atwd_control_aadd_43_a10COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_43_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a10,
	cout => atwd1_ainst_atwd_control_aadd_43_a10COUT);

atwd1_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a10 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a10_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aadd_43_a10,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_43_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a11 = atwd1_ainst_atwd_control_asettle_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_43_a10COUT
-- atwd1_ainst_atwd_control_aadd_43_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a10COUT # !atwd1_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a11,
	cout => atwd1_ainst_atwd_control_aadd_43_a11COUT);

atwd1_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a11 # atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_43_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a12 = atwd1_ainst_atwd_control_asettle_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_43_a11COUT
-- atwd1_ainst_atwd_control_aadd_43_a12COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_43_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a12,
	cout => atwd1_ainst_atwd_control_aadd_43_a12COUT);

atwd1_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a12_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a12) # !atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_43_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a13 = atwd1_ainst_atwd_control_asettle_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_43_a12COUT
-- atwd1_ainst_atwd_control_aadd_43_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a12COUT # !atwd1_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a13,
	cout => atwd1_ainst_atwd_control_aadd_43_a13COUT);

atwd1_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a13_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a13) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_43_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a14 = atwd1_ainst_atwd_control_asettle_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_43_a13COUT
-- atwd1_ainst_atwd_control_aadd_43_a14COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_43_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a14,
	cout => atwd1_ainst_atwd_control_aadd_43_a14COUT);

atwd1_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a14_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a14) # !atwd1_ainst_atwd_control_asettle_cnt_a14_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_43_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a15 = atwd1_ainst_atwd_control_asettle_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_43_a14COUT
-- atwd1_ainst_atwd_control_aadd_43_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a14COUT # !atwd1_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a15,
	cout => atwd1_ainst_atwd_control_aadd_43_a15COUT);

atwd1_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a15_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a15) # !atwd1_ainst_atwd_control_asettle_cnt_a15_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_areduce_or_180,
	datad => atwd1_ainst_atwd_control_aadd_43_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a15_a);

atwd1_ainst_atwd_control_areduce_nor_29_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a160 = !atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_asettle_cnt_a11_a & !atwd1_ainst_atwd_control_asettle_cnt_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_29_a160);

atwd1_ainst_atwd_control_areduce_nor_29_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a297 = (!atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_asettle_cnt_a15_a & !atwd1_ainst_atwd_control_asettle_cnt_a13_a & !atwd1_ainst_atwd_control_asettle_cnt_a14_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_29_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_29_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a297);

atwd1_ainst_atwd_control_aadd_43_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a16 = atwd1_ainst_atwd_control_asettle_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_43_a15COUT
-- atwd1_ainst_atwd_control_aadd_43_a16COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_43_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a16,
	cout => atwd1_ainst_atwd_control_aadd_43_a16COUT);

atwd1_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_aadd_43_a16 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a16_a & atwd1_ainst_atwd_control_areduce_or_180) # !atwd1_ainst_atwd_control_aadd_43_a16 & atwd1_ainst_atwd_control_asettle_cnt_a16_a & atwd1_ainst_atwd_control_areduce_or_180, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_43_a16,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_43_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a17 = atwd1_ainst_atwd_control_asettle_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_43_a16COUT
-- atwd1_ainst_atwd_control_aadd_43_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a16COUT # !atwd1_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a17,
	cout => atwd1_ainst_atwd_control_aadd_43_a17COUT);

atwd1_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a17_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a17) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_43_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a18 = atwd1_ainst_atwd_control_asettle_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_43_a17COUT
-- atwd1_ainst_atwd_control_aadd_43_a18COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_43_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a18,
	cout => atwd1_ainst_atwd_control_aadd_43_a18COUT);

atwd1_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a18_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a18) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_43_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a19 = atwd1_ainst_atwd_control_asettle_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_43_a18COUT
-- atwd1_ainst_atwd_control_aadd_43_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a18COUT # !atwd1_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a19,
	cout => atwd1_ainst_atwd_control_aadd_43_a19COUT);

atwd1_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a19_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a19) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_43_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a20 = atwd1_ainst_atwd_control_asettle_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_43_a19COUT
-- atwd1_ainst_atwd_control_aadd_43_a20COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_43_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a20,
	cout => atwd1_ainst_atwd_control_aadd_43_a20COUT);

atwd1_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a20_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a20) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_43_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a21 = atwd1_ainst_atwd_control_asettle_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_43_a20COUT
-- atwd1_ainst_atwd_control_aadd_43_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a20COUT # !atwd1_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a21,
	cout => atwd1_ainst_atwd_control_aadd_43_a21COUT);

atwd1_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a21_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a21) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_43_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a22 = atwd1_ainst_atwd_control_asettle_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_43_a21COUT
-- atwd1_ainst_atwd_control_aadd_43_a22COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_43_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a22,
	cout => atwd1_ainst_atwd_control_aadd_43_a22COUT);

atwd1_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a22_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a22) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_43_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a23 = atwd1_ainst_atwd_control_asettle_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_43_a22COUT
-- atwd1_ainst_atwd_control_aadd_43_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a22COUT # !atwd1_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a23,
	cout => atwd1_ainst_atwd_control_aadd_43_a23COUT);

atwd1_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_areduce_or_180 & (atwd1_ainst_atwd_control_asettle_cnt_a23_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a23) # !atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a23_a);

atwd1_ainst_atwd_control_areduce_nor_29_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a122 = !atwd1_ainst_atwd_control_asettle_cnt_a17_a & !atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_asettle_cnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_29_a122);

atwd1_ainst_atwd_control_areduce_nor_29_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a296 = (!atwd1_ainst_atwd_control_asettle_cnt_a21_a & !atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_asettle_cnt_a23_a & !atwd1_ainst_atwd_control_asettle_cnt_a20_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_29_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_29_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a296);

atwd1_ainst_atwd_control_areduce_nor_29_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a214 = !atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_asettle_cnt_a0_a & !atwd1_ainst_atwd_control_asettle_cnt_a3_a & !atwd1_ainst_atwd_control_asettle_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_29_a214);

atwd1_ainst_atwd_control_areduce_nor_29_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a298 = (!atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_asettle_cnt_a7_a & !atwd1_ainst_atwd_control_asettle_cnt_a4_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_29_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_29_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a298);

atwd1_ainst_atwd_control_aadd_43_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a24 = atwd1_ainst_atwd_control_asettle_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_43_a23COUT
-- atwd1_ainst_atwd_control_aadd_43_a24COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_43_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a24,
	cout => atwd1_ainst_atwd_control_aadd_43_a24COUT);

atwd1_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a24) # !atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_43_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a25 = atwd1_ainst_atwd_control_asettle_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_43_a24COUT
-- atwd1_ainst_atwd_control_aadd_43_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a24COUT # !atwd1_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a25,
	cout => atwd1_ainst_atwd_control_aadd_43_a25COUT);

atwd1_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a25) # !atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_43_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_180,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_43_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a26 = atwd1_ainst_atwd_control_asettle_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_43_a25COUT
-- atwd1_ainst_atwd_control_aadd_43_a26COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_43_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a26,
	cout => atwd1_ainst_atwd_control_aadd_43_a26COUT);

atwd1_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a26 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a26_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_43_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a27 = atwd1_ainst_atwd_control_asettle_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_43_a26COUT
-- atwd1_ainst_atwd_control_aadd_43_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a26COUT # !atwd1_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a27,
	cout => atwd1_ainst_atwd_control_aadd_43_a27COUT);

atwd1_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a27 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a27_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_43_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a28 = atwd1_ainst_atwd_control_asettle_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_43_a27COUT
-- atwd1_ainst_atwd_control_aadd_43_a28COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_43_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a28,
	cout => atwd1_ainst_atwd_control_aadd_43_a28COUT);

atwd1_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a28 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a28_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_43_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a29 = atwd1_ainst_atwd_control_asettle_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_43_a28COUT
-- atwd1_ainst_atwd_control_aadd_43_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_43_a28COUT # !atwd1_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a29,
	cout => atwd1_ainst_atwd_control_aadd_43_a29COUT);

atwd1_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_43_a29 # atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a29_a) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_areduce_or_180 & atwd1_ainst_atwd_control_asettle_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_43_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_43_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a30 = atwd1_ainst_atwd_control_asettle_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_43_a29COUT
-- atwd1_ainst_atwd_control_aadd_43_a30COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_43_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a30,
	cout => atwd1_ainst_atwd_control_aadd_43_a30COUT);

atwd1_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a30) # !atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_43_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_43_a31 = atwd1_ainst_atwd_control_asettle_cnt_a31_a $ atwd1_ainst_atwd_control_aadd_43_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_43_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_43_a31);

atwd1_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a31_a & (atwd1_ainst_atwd_control_areduce_or_180 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a31) # !atwd1_ainst_atwd_control_asettle_cnt_a31_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_43_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datab => atwd1_ainst_atwd_control_areduce_or_180,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_43_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a31_a);

atwd1_ainst_atwd_control_areduce_nor_29_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a100 = !atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_asettle_cnt_a25_a & !atwd1_ainst_atwd_control_asettle_cnt_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_29_a100);

atwd1_ainst_atwd_control_areduce_nor_29_a295_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29_a295 = (!atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_asettle_cnt_a31_a & !atwd1_ainst_atwd_control_asettle_cnt_a29_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_29_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_29_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29_a295);

atwd1_ainst_atwd_control_areduce_nor_29_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_29 = !atwd1_ainst_atwd_control_areduce_nor_29_a295 # !atwd1_ainst_atwd_control_areduce_nor_29_a298 # !atwd1_ainst_atwd_control_areduce_nor_29_a296 # !atwd1_ainst_atwd_control_areduce_nor_29_a297

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_29_a297,
	datab => atwd1_ainst_atwd_control_areduce_nor_29_a296,
	datac => atwd1_ainst_atwd_control_areduce_nor_29_a298,
	datad => atwd1_ainst_atwd_control_areduce_nor_29_a295,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_29);

atwd1_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a9 = DFFE(atwd1_ainst_atwd_control_areduce_nor_29 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_nor_45 # !atwd1_ainst_atwd_control_areduce_nor_29 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_nor_45), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_29,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_nor_45,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a9);

atwd1_ainst_atwd_control_areduce_or_244_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_244_a11 = atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # !atwd1_ainst_atwd_control_areduce_or_180_a0 # !atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a16,
	datab => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_180_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_244_a11);

atwd1_ainst_atwd_control_aadd_59_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a0 = !atwd1_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_59_a0COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a0,
	cout => atwd1_ainst_atwd_control_aadd_59_a0COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_aadd_59_a0 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_aadd_59_a0 & atwd1_ainst_atwd_control_adigitize_cnt_a0_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_59_a0,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_59_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a1 = atwd1_ainst_atwd_control_adigitize_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_59_a0COUT
-- atwd1_ainst_atwd_control_aadd_59_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a0COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a1,
	cout => atwd1_ainst_atwd_control_aadd_59_a1COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_aadd_59_a1 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a1_a) # !atwd1_ainst_atwd_control_aadd_59_a1 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_59_a1,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_59_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a2 = atwd1_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_59_a1COUT
-- atwd1_ainst_atwd_control_aadd_59_a2COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_59_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a2,
	cout => atwd1_ainst_atwd_control_aadd_59_a2COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a2_a # atwd1_ainst_atwd_control_aadd_59_a2 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_aadd_59_a2 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_aadd_59_a2,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_59_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a3 = atwd1_ainst_atwd_control_adigitize_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_59_a2COUT
-- atwd1_ainst_atwd_control_aadd_59_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a2COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a3,
	cout => atwd1_ainst_atwd_control_aadd_59_a3COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a3_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a3) # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd1_ainst_atwd_control_aadd_59_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_59_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a4 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_59_a3COUT
-- atwd1_ainst_atwd_control_aadd_59_a4COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_59_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a4,
	cout => atwd1_ainst_atwd_control_aadd_59_a4COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a4) # !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_59_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a5 = atwd1_ainst_atwd_control_adigitize_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_59_a4COUT
-- atwd1_ainst_atwd_control_aadd_59_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a4COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a5,
	cout => atwd1_ainst_atwd_control_aadd_59_a5COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a5) # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd1_ainst_atwd_control_aadd_59_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_59_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a6 = atwd1_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_59_a5COUT
-- atwd1_ainst_atwd_control_aadd_59_a6COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_59_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a6,
	cout => atwd1_ainst_atwd_control_aadd_59_a6COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a6_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a6) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_59_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a7 = atwd1_ainst_atwd_control_adigitize_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_59_a6COUT
-- atwd1_ainst_atwd_control_aadd_59_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a6COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a7,
	cout => atwd1_ainst_atwd_control_aadd_59_a7COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a7_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a7) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_59_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a8 = atwd1_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_59_a7COUT
-- atwd1_ainst_atwd_control_aadd_59_a8COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_59_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a8,
	cout => atwd1_ainst_atwd_control_aadd_59_a8COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a8 # atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_59_a8,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_59_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a9 = atwd1_ainst_atwd_control_adigitize_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_59_a8COUT
-- atwd1_ainst_atwd_control_aadd_59_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a8COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a9,
	cout => atwd1_ainst_atwd_control_aadd_59_a9COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_59_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a10 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_59_a9COUT
-- atwd1_ainst_atwd_control_aadd_59_a10COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_59_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a10,
	cout => atwd1_ainst_atwd_control_aadd_59_a10COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a10 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a10_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_59_a10,
	datac => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_59_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a11 = atwd1_ainst_atwd_control_adigitize_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_59_a10COUT
-- atwd1_ainst_atwd_control_aadd_59_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a10COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a11,
	cout => atwd1_ainst_atwd_control_aadd_59_a11COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a11_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a11) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_59_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a12 = atwd1_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_59_a11COUT
-- atwd1_ainst_atwd_control_aadd_59_a12COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_59_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a12,
	cout => atwd1_ainst_atwd_control_aadd_59_a12COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a12 # atwd1_ainst_atwd_control_adigitize_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a12_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_59_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a13 = atwd1_ainst_atwd_control_adigitize_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_59_a12COUT
-- atwd1_ainst_atwd_control_aadd_59_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a12COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a13,
	cout => atwd1_ainst_atwd_control_aadd_59_a13COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a13 # atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_aadd_59_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_59_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a14 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_59_a13COUT
-- atwd1_ainst_atwd_control_aadd_59_a14COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_59_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a14,
	cout => atwd1_ainst_atwd_control_aadd_59_a14COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a14 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a14_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_59_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a15 = atwd1_ainst_atwd_control_adigitize_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_59_a14COUT
-- atwd1_ainst_atwd_control_aadd_59_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a14COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a15,
	cout => atwd1_ainst_atwd_control_aadd_59_a15COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a15 # atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_244_a11) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_244_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_59_a15,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a15_a);

atwd1_ainst_atwd_control_areduce_nor_45_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a160 = !atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_adigitize_cnt_a10_a & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & !atwd1_ainst_atwd_control_adigitize_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_45_a160);

atwd1_ainst_atwd_control_areduce_nor_45_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a297 = (!atwd1_ainst_atwd_control_adigitize_cnt_a15_a & !atwd1_ainst_atwd_control_adigitize_cnt_a13_a & !atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_adigitize_cnt_a12_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_45_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_45_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a297);

atwd1_ainst_atwd_control_aadd_59_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a16 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_59_a15COUT
-- atwd1_ainst_atwd_control_aadd_59_a16COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_59_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a16,
	cout => atwd1_ainst_atwd_control_aadd_59_a16COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a16_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a16) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_59_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a17 = atwd1_ainst_atwd_control_adigitize_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_59_a16COUT
-- atwd1_ainst_atwd_control_aadd_59_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a16COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a17,
	cout => atwd1_ainst_atwd_control_aadd_59_a17COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a17_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a17) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_59_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a18 = atwd1_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_59_a17COUT
-- atwd1_ainst_atwd_control_aadd_59_a18COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_59_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a18,
	cout => atwd1_ainst_atwd_control_aadd_59_a18COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a18_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a18) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_59_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a19 = atwd1_ainst_atwd_control_adigitize_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_59_a18COUT
-- atwd1_ainst_atwd_control_aadd_59_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a18COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a19,
	cout => atwd1_ainst_atwd_control_aadd_59_a19COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a19_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a19) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_59_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a20 = atwd1_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_59_a19COUT
-- atwd1_ainst_atwd_control_aadd_59_a20COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_59_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a20,
	cout => atwd1_ainst_atwd_control_aadd_59_a20COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a20_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a20) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_59_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a21 = atwd1_ainst_atwd_control_adigitize_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_59_a20COUT
-- atwd1_ainst_atwd_control_aadd_59_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a20COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a21,
	cout => atwd1_ainst_atwd_control_aadd_59_a21COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a21_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a21) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_59_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a22 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_59_a21COUT
-- atwd1_ainst_atwd_control_aadd_59_a22COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_59_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a22,
	cout => atwd1_ainst_atwd_control_aadd_59_a22COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a22_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a22) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_59_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a23 = atwd1_ainst_atwd_control_adigitize_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_59_a22COUT
-- atwd1_ainst_atwd_control_aadd_59_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a22COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a23,
	cout => atwd1_ainst_atwd_control_aadd_59_a23COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_areduce_or_244_a11 & (atwd1_ainst_atwd_control_adigitize_cnt_a23_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a23) # !atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a23_a);

atwd1_ainst_atwd_control_areduce_nor_45_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a122 = !atwd1_ainst_atwd_control_adigitize_cnt_a17_a & !atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_adigitize_cnt_a19_a & !atwd1_ainst_atwd_control_adigitize_cnt_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_45_a122);

atwd1_ainst_atwd_control_areduce_nor_45_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a296 = (!atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_adigitize_cnt_a23_a & !atwd1_ainst_atwd_control_adigitize_cnt_a21_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_45_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_45_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a296);

atwd1_ainst_atwd_control_aadd_59_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a24 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_59_a23COUT
-- atwd1_ainst_atwd_control_aadd_59_a24COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_59_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a24,
	cout => atwd1_ainst_atwd_control_aadd_59_a24COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a24) # !atwd1_ainst_atwd_control_adigitize_cnt_a24_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_59_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a25 = atwd1_ainst_atwd_control_adigitize_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_59_a24COUT
-- atwd1_ainst_atwd_control_aadd_59_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a24COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a25,
	cout => atwd1_ainst_atwd_control_aadd_59_a25COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a25) # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_59_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_244_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_59_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a26 = atwd1_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_59_a25COUT
-- atwd1_ainst_atwd_control_aadd_59_a26COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_59_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a26,
	cout => atwd1_ainst_atwd_control_aadd_59_a26COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a26 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a26_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_59_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a27 = atwd1_ainst_atwd_control_adigitize_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_59_a26COUT
-- atwd1_ainst_atwd_control_aadd_59_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a26COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a27,
	cout => atwd1_ainst_atwd_control_aadd_59_a27COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a27 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a27_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_59_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a28 = atwd1_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_59_a27COUT
-- atwd1_ainst_atwd_control_aadd_59_a28COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_59_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a28,
	cout => atwd1_ainst_atwd_control_aadd_59_a28COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a28 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a28_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_59_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a29 = atwd1_ainst_atwd_control_adigitize_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_59_a28COUT
-- atwd1_ainst_atwd_control_aadd_59_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_59_a28COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a29,
	cout => atwd1_ainst_atwd_control_aadd_59_a29COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a29 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a29_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_59_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a30 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_59_a29COUT
-- atwd1_ainst_atwd_control_aadd_59_a30COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_59_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a30,
	cout => atwd1_ainst_atwd_control_aadd_59_a30COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & (atwd1_ainst_atwd_control_areduce_or_244_a11 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a30) # !atwd1_ainst_atwd_control_adigitize_cnt_a30_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_59_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_59_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_59_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_59_a31 = atwd1_ainst_atwd_control_aadd_59_a30COUT $ atwd1_ainst_atwd_control_adigitize_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_59_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_59_a31);

atwd1_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_59_a31 # atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a31_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_244_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_244_a11,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_aadd_59_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a31_a);

atwd1_ainst_atwd_control_areduce_nor_45_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a100 = !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & !atwd1_ainst_atwd_control_adigitize_cnt_a27_a & !atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_adigitize_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_45_a100);

atwd1_ainst_atwd_control_areduce_nor_45_a295_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a295 = (!atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & !atwd1_ainst_atwd_control_adigitize_cnt_a29_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_45_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_45_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a295);

atwd1_ainst_atwd_control_areduce_nor_45_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a214 = !atwd1_ainst_atwd_control_adigitize_cnt_a1_a & !atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_adigitize_cnt_a0_a & !atwd1_ainst_atwd_control_adigitize_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_areduce_nor_45_a214);

atwd1_ainst_atwd_control_areduce_nor_45_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45_a298 = (!atwd1_ainst_atwd_control_adigitize_cnt_a7_a & !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_adigitize_cnt_a5_a) & CASCADE(atwd1_ainst_atwd_control_areduce_nor_45_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cascin => atwd1_ainst_atwd_control_areduce_nor_45_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45_a298);

atwd1_ainst_atwd_control_areduce_nor_45_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_nor_45 = !atwd1_ainst_atwd_control_areduce_nor_45_a298 # !atwd1_ainst_atwd_control_areduce_nor_45_a295 # !atwd1_ainst_atwd_control_areduce_nor_45_a296 # !atwd1_ainst_atwd_control_areduce_nor_45_a297

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_45_a297,
	datab => atwd1_ainst_atwd_control_areduce_nor_45_a296,
	datac => atwd1_ainst_atwd_control_areduce_nor_45_a295,
	datad => atwd1_ainst_atwd_control_areduce_nor_45_a298,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_nor_45);

atwd1_ainst_atwd_control_areduce_or_156_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_156_a1 = !atwd1_ainst_atwd_control_astate_a11 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_156_a1);

atwd1_ainst_atwd_control_areduce_or_147_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a1 = !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a1);

atwd1_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astart_readout_areg0 & (!atwd1_ainst_atwd_control_areduce_or_147_a1 # !atwd1_ainst_atwd_control_areduce_or_156_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_156_a1,
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astart_readout_areg0);

atwd1_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a14 = DFFE(atwd1_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a14);

atwd1_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a8 = DFFE(!atwd1_ainst_atwd_readout_astate_a14 & (atwd1_ainst_atwd_readout_astate_a8 # atwd1_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_astart_readout_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a8);

atwd1_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_arst_divide = DFFE(atwd1_ainst_atwd_readout_arst_divide & (atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20) # !atwd1_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_arst_divide,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_arst_divide);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a = DFFE(!atwd1_ainst_atwd_readout_arst_divide & atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a,
	cin => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a);

atwd1_ainst_atwd_readout_areduce_or_143_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143_a0 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a13,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143_a0);

atwd1_ainst_atwd_readout_areduce_or_143_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143 = atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_areduce_or_143_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143);

atwd1_ainst_atwd_readout_aadd_28_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a0 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_28_a0COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a0,
	cout => atwd1_ainst_atwd_readout_aadd_28_a0COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a0 # atwd1_ainst_atwd_readout_areadout_cnt_a0_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a0_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a0_a);

atwd1_ainst_atwd_readout_aadd_28_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a1 = atwd1_ainst_atwd_readout_areadout_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_28_a0COUT
-- atwd1_ainst_atwd_readout_aadd_28_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a0COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a1,
	cout => atwd1_ainst_atwd_readout_aadd_28_a1COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_aadd_28_a1 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a & atwd1_ainst_atwd_readout_aadd_28_a1 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datab => atwd1_ainst_atwd_readout_aadd_28_a1,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a1_a);

atwd1_ainst_atwd_readout_aadd_28_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a2 = atwd1_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_28_a1COUT
-- atwd1_ainst_atwd_readout_aadd_28_a2COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_28_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a2,
	cout => atwd1_ainst_atwd_readout_aadd_28_a2COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a2 # atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aadd_28_a2,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a2_a);

atwd1_ainst_atwd_readout_aadd_28_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a3 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_28_a2COUT
-- atwd1_ainst_atwd_readout_aadd_28_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a2COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a3,
	cout => atwd1_ainst_atwd_readout_aadd_28_a3COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a3 # atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aadd_28_a3,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a3_a);

atwd1_ainst_atwd_readout_aadd_28_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a4 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_28_a3COUT
-- atwd1_ainst_atwd_readout_aadd_28_a4COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_28_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a4,
	cout => atwd1_ainst_atwd_readout_aadd_28_a4COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a4 # atwd1_ainst_atwd_readout_areadout_cnt_a4_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a4_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a4_a);

atwd1_ainst_atwd_readout_aadd_28_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a5 = atwd1_ainst_atwd_readout_areadout_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_28_a4COUT
-- atwd1_ainst_atwd_readout_aadd_28_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a4COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a5,
	cout => atwd1_ainst_atwd_readout_aadd_28_a5COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a5_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a5) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a5_a);

atwd1_ainst_atwd_readout_aadd_28_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a6 = atwd1_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_28_a5COUT
-- atwd1_ainst_atwd_readout_aadd_28_a6COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_28_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a6,
	cout => atwd1_ainst_atwd_readout_aadd_28_a6COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a6) # !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a6_a);

atwd1_ainst_atwd_readout_aadd_28_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a7 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_28_a6COUT
-- atwd1_ainst_atwd_readout_aadd_28_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a6COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a7,
	cout => atwd1_ainst_atwd_readout_aadd_28_a7COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a7) # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a7,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a7_a);

atwd1_ainst_atwd_readout_areduce_nor_32_a214_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a214 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a & !atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_areadout_cnt_a1_a & !atwd1_ainst_atwd_readout_areadout_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_areduce_nor_32_a214);

atwd1_ainst_atwd_readout_areduce_nor_32_a299_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a299 = (!atwd1_ainst_atwd_readout_areadout_cnt_a5_a & !atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_areadout_cnt_a7_a) & CASCADE(atwd1_ainst_atwd_readout_areduce_nor_32_a214)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cascin => atwd1_ainst_atwd_readout_areduce_nor_32_a214,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a299);

atwd1_ainst_atwd_readout_aadd_28_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a8 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_28_a7COUT
-- atwd1_ainst_atwd_readout_aadd_28_a8COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_aadd_28_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a8,
	cout => atwd1_ainst_atwd_readout_aadd_28_a8COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a8 # atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_areduce_or_143) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_areduce_or_143, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a8_a);

atwd1_ainst_atwd_readout_aadd_28_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a9 = atwd1_ainst_atwd_readout_areadout_cnt_a9_a $ atwd1_ainst_atwd_readout_aadd_28_a8COUT
-- atwd1_ainst_atwd_readout_aadd_28_a9COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a8COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a9,
	cout => atwd1_ainst_atwd_readout_aadd_28_a9COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a9_a # atwd1_ainst_atwd_readout_aadd_28_a9 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_aadd_28_a9 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_aadd_28_a9,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a9_a);

atwd1_ainst_atwd_readout_aadd_28_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a10 = atwd1_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd1_ainst_atwd_readout_aadd_28_a9COUT
-- atwd1_ainst_atwd_readout_aadd_28_a10COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_aadd_28_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a10,
	cout => atwd1_ainst_atwd_readout_aadd_28_a10COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a10_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a10) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a10_a);

atwd1_ainst_atwd_readout_aadd_28_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a11 = atwd1_ainst_atwd_readout_areadout_cnt_a11_a $ atwd1_ainst_atwd_readout_aadd_28_a10COUT
-- atwd1_ainst_atwd_readout_aadd_28_a11COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a10COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a11,
	cout => atwd1_ainst_atwd_readout_aadd_28_a11COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a11_a # atwd1_ainst_atwd_readout_aadd_28_a11 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_aadd_28_a11 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_aadd_28_a11,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a11_a);

atwd1_ainst_atwd_readout_aadd_28_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a12 = atwd1_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd1_ainst_atwd_readout_aadd_28_a11COUT
-- atwd1_ainst_atwd_readout_aadd_28_a12COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_aadd_28_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a12,
	cout => atwd1_ainst_atwd_readout_aadd_28_a12COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a12) # !atwd1_ainst_atwd_readout_areadout_cnt_a12_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_aadd_28_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a12_a);

atwd1_ainst_atwd_readout_aadd_28_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a13 = atwd1_ainst_atwd_readout_areadout_cnt_a13_a $ atwd1_ainst_atwd_readout_aadd_28_a12COUT
-- atwd1_ainst_atwd_readout_aadd_28_a13COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a12COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a13,
	cout => atwd1_ainst_atwd_readout_aadd_28_a13COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a13 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a13_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a13_a);

atwd1_ainst_atwd_readout_aadd_28_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a14 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd1_ainst_atwd_readout_aadd_28_a13COUT
-- atwd1_ainst_atwd_readout_aadd_28_a14COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_aadd_28_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a14,
	cout => atwd1_ainst_atwd_readout_aadd_28_a14COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a14 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a14_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aadd_28_a14,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a14_a);

atwd1_ainst_atwd_readout_aadd_28_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a15 = atwd1_ainst_atwd_readout_areadout_cnt_a15_a $ atwd1_ainst_atwd_readout_aadd_28_a14COUT
-- atwd1_ainst_atwd_readout_aadd_28_a15COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a14COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a15,
	cout => atwd1_ainst_atwd_readout_aadd_28_a15COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a15 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a15_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a15_a);

atwd1_ainst_atwd_readout_areduce_nor_32_a160_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a160 = !atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_areadout_cnt_a9_a & !atwd1_ainst_atwd_readout_areadout_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_areduce_nor_32_a160);

atwd1_ainst_atwd_readout_areduce_nor_32_a298_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a298 = (!atwd1_ainst_atwd_readout_areadout_cnt_a13_a & !atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_areadout_cnt_a15_a & !atwd1_ainst_atwd_readout_areadout_cnt_a14_a) & CASCADE(atwd1_ainst_atwd_readout_areduce_nor_32_a160)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cascin => atwd1_ainst_atwd_readout_areduce_nor_32_a160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a298);

atwd1_ainst_atwd_readout_aadd_28_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a16 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd1_ainst_atwd_readout_aadd_28_a15COUT
-- atwd1_ainst_atwd_readout_aadd_28_a16COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_aadd_28_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a16,
	cout => atwd1_ainst_atwd_readout_aadd_28_a16COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a16_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a16) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a16_a);

atwd1_ainst_atwd_readout_aadd_28_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a17 = atwd1_ainst_atwd_readout_areadout_cnt_a17_a $ atwd1_ainst_atwd_readout_aadd_28_a16COUT
-- atwd1_ainst_atwd_readout_aadd_28_a17COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a16COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a17,
	cout => atwd1_ainst_atwd_readout_aadd_28_a17COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a17_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a17) # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a17_a);

atwd1_ainst_atwd_readout_aadd_28_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a18 = atwd1_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd1_ainst_atwd_readout_aadd_28_a17COUT
-- atwd1_ainst_atwd_readout_aadd_28_a18COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_aadd_28_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a18,
	cout => atwd1_ainst_atwd_readout_aadd_28_a18COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a18_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a18) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a18_a);

atwd1_ainst_atwd_readout_aadd_28_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a19 = atwd1_ainst_atwd_readout_areadout_cnt_a19_a $ atwd1_ainst_atwd_readout_aadd_28_a18COUT
-- atwd1_ainst_atwd_readout_aadd_28_a19COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a18COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a19,
	cout => atwd1_ainst_atwd_readout_aadd_28_a19COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a19_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_aadd_28_a19 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a & atwd1_ainst_atwd_readout_aadd_28_a19 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_aadd_28_a19,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a19_a);

atwd1_ainst_atwd_readout_aadd_28_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a20 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd1_ainst_atwd_readout_aadd_28_a19COUT
-- atwd1_ainst_atwd_readout_aadd_28_a20COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_aadd_28_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a20,
	cout => atwd1_ainst_atwd_readout_aadd_28_a20COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a20_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a20) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a20_a);

atwd1_ainst_atwd_readout_aadd_28_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a21 = atwd1_ainst_atwd_readout_areadout_cnt_a21_a $ atwd1_ainst_atwd_readout_aadd_28_a20COUT
-- atwd1_ainst_atwd_readout_aadd_28_a21COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a20COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a21,
	cout => atwd1_ainst_atwd_readout_aadd_28_a21COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a21_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a21) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a21_a);

atwd1_ainst_atwd_readout_aadd_28_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a22 = atwd1_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd1_ainst_atwd_readout_aadd_28_a21COUT
-- atwd1_ainst_atwd_readout_aadd_28_a22COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_aadd_28_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a22,
	cout => atwd1_ainst_atwd_readout_aadd_28_a22COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a22) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a22_a);

atwd1_ainst_atwd_readout_aadd_28_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a23 = atwd1_ainst_atwd_readout_areadout_cnt_a23_a $ atwd1_ainst_atwd_readout_aadd_28_a22COUT
-- atwd1_ainst_atwd_readout_aadd_28_a23COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a22COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a23,
	cout => atwd1_ainst_atwd_readout_aadd_28_a23COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_143 & (atwd1_ainst_atwd_readout_areadout_cnt_a23_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a23) # !atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_143,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_28_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a23_a);

atwd1_ainst_atwd_readout_aadd_28_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a24 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd1_ainst_atwd_readout_aadd_28_a23COUT
-- atwd1_ainst_atwd_readout_aadd_28_a24COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_aadd_28_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a24,
	cout => atwd1_ainst_atwd_readout_aadd_28_a24COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a24) # !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_28_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_28_a24,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a24_a);

atwd1_ainst_atwd_readout_aadd_28_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a25 = atwd1_ainst_atwd_readout_areadout_cnt_a25_a $ atwd1_ainst_atwd_readout_aadd_28_a24COUT
-- atwd1_ainst_atwd_readout_aadd_28_a25COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a24COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a25,
	cout => atwd1_ainst_atwd_readout_aadd_28_a25COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a25_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_aadd_28_a25 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & atwd1_ainst_atwd_readout_aadd_28_a25 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_aadd_28_a25,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a25_a);

atwd1_ainst_atwd_readout_aadd_28_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a26 = atwd1_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd1_ainst_atwd_readout_aadd_28_a25COUT
-- atwd1_ainst_atwd_readout_aadd_28_a26COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_aadd_28_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a26,
	cout => atwd1_ainst_atwd_readout_aadd_28_a26COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a26 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a26_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a26_a);

atwd1_ainst_atwd_readout_aadd_28_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a27 = atwd1_ainst_atwd_readout_areadout_cnt_a27_a $ atwd1_ainst_atwd_readout_aadd_28_a26COUT
-- atwd1_ainst_atwd_readout_aadd_28_a27COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a26COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a27,
	cout => atwd1_ainst_atwd_readout_aadd_28_a27COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a27 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a27_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a27_a);

atwd1_ainst_atwd_readout_aadd_28_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a28 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd1_ainst_atwd_readout_aadd_28_a27COUT
-- atwd1_ainst_atwd_readout_aadd_28_a28COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_aadd_28_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a28,
	cout => atwd1_ainst_atwd_readout_aadd_28_a28COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a28 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a28_a);

atwd1_ainst_atwd_readout_aadd_28_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a29 = atwd1_ainst_atwd_readout_areadout_cnt_a29_a $ atwd1_ainst_atwd_readout_aadd_28_a28COUT
-- atwd1_ainst_atwd_readout_aadd_28_a29COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_28_a28COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a29,
	cout => atwd1_ainst_atwd_readout_aadd_28_a29COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a29 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a29_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a29_a);

atwd1_ainst_atwd_readout_aadd_28_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a30 = atwd1_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd1_ainst_atwd_readout_aadd_28_a29COUT
-- atwd1_ainst_atwd_readout_aadd_28_a30COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_aadd_28_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a30,
	cout => atwd1_ainst_atwd_readout_aadd_28_a30COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & (atwd1_ainst_atwd_readout_areduce_or_143 # atwd1_ainst_atwd_readout_aadd_28_a30 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areadout_cnt_a30_a & atwd1_ainst_atwd_readout_aadd_28_a30 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_aadd_28_a30,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a30_a);

atwd1_ainst_atwd_readout_aadd_28_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_28_a31 = atwd1_ainst_atwd_readout_aadd_28_a30COUT $ atwd1_ainst_atwd_readout_areadout_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd1_ainst_atwd_readout_aadd_28_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_28_a31);

atwd1_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_28_a31 # atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a31_a) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areduce_or_143 & atwd1_ainst_atwd_readout_areadout_cnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_aadd_28_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a31_a);

atwd1_ainst_atwd_readout_areduce_nor_32_a100_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a100 = !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_areadout_cnt_a27_a & !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & !atwd1_ainst_atwd_readout_areadout_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_areduce_nor_32_a100);

atwd1_ainst_atwd_readout_areduce_nor_32_a296_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a296 = (!atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_areadout_cnt_a31_a & !atwd1_ainst_atwd_readout_areadout_cnt_a29_a) & CASCADE(atwd1_ainst_atwd_readout_areduce_nor_32_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cascin => atwd1_ainst_atwd_readout_areduce_nor_32_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a296);

atwd1_ainst_atwd_readout_areduce_nor_32_a122_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a122 = !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & !atwd1_ainst_atwd_readout_areadout_cnt_a19_a & !atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_areadout_cnt_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_areduce_nor_32_a122);

atwd1_ainst_atwd_readout_areduce_nor_32_a297_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32_a297 = (!atwd1_ainst_atwd_readout_areadout_cnt_a21_a & !atwd1_ainst_atwd_readout_areadout_cnt_a23_a & !atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_areadout_cnt_a22_a) & CASCADE(atwd1_ainst_atwd_readout_areduce_nor_32_a122)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cascin => atwd1_ainst_atwd_readout_areduce_nor_32_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32_a297);

atwd1_ainst_atwd_readout_areduce_nor_32_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_nor_32 = !atwd1_ainst_atwd_readout_areduce_nor_32_a297 # !atwd1_ainst_atwd_readout_areduce_nor_32_a296 # !atwd1_ainst_atwd_readout_areduce_nor_32_a298 # !atwd1_ainst_atwd_readout_areduce_nor_32_a299

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_nor_32_a299,
	datab => atwd1_ainst_atwd_readout_areduce_nor_32_a298,
	datac => atwd1_ainst_atwd_readout_areduce_nor_32_a296,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32_a297,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_nor_32);

atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10 = !atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a & (atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11 & atwd1_ainst_atwd_readout_areduce_nor_32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a9,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10);

atwd1_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a9 = DFFE(atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10 # !atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_control_astart_readout_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_astart_readout_areg0,
	datad => atwd1_ainst_atwd_readout_aSelect_58_rtl_2_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a9);

atwd1_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a10 = DFFE(atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a10);

atwd1_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a11 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_astate_a11 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a11);

atwd1_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a12 = DFFE(atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a & !atwd1_ainst_atwd_readout_areduce_nor_32, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_346_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_areduce_nor_32,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a12);

atwd1_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a13 = DFFE(atwd1_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a13);

atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a10 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a13,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20);

atwd1_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areadout_done_areg0 & (atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_70_rtl_169_a20,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_done_areg0);

atwd1_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a15 = DFFE(atwd1_ainst_atwd_control_areduce_nor_45 & !atwd1_ainst_atwd_readout_areadout_done_areg0 & atwd1_ainst_atwd_control_astate_a15 # !atwd1_ainst_atwd_control_areduce_nor_45 & (atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_readout_areadout_done_areg0 & atwd1_ainst_atwd_control_astate_a15), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7530",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_nor_45,
	datab => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a15);

atwd1_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a16 = DFFE(atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a16);

atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4 = atwd1_ainst_atwd_control_achannel_a1_a & atwd1_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4);

atwd1_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a17 = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & (atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4) # !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_aSelect_133_rtl_17_rtl_317_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a17);

atwd1_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a13 = DFFE(atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a13);

atwd1_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a10 = DFFE(atwd1_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & atwd1_ainst_atwd_control_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a13,
	datab => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd1_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a10);

atwd1_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a19 = DFFE(atwd1_ainst_atwd_control_astate_a10 & (atwd1_ainst_atwd_trigger_aATWDTrigger_sig # atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd1_ainst_atwd_control_astate_a10 & atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a19);

atwd1_ainst_atwd_control_areduce_or_165_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_165_a0 = !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_165_a0);

atwd1_ainst_atwd_control_areduce_or_165_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_165 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 # !atwd1_ainst_atwd_control_areduce_or_165_a0 # !atwd1_ainst_atwd_control_areduce_or_150_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_150_a0,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_165_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_165);

atwd1_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_abusy_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_control_areduce_or_165 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_165,
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_abusy_areg0);

atwd1_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_control_astate_a12 # !atwd1_ainst_atwd_control_areduce_or_156_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areset_trig_areg0,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_156_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_areset_trig_areg0);

slaveregister_inst_acommand_0_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a8_a);

atwd1_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_old);

atwd1_ainst_atwd_trigger_ai_a137_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_ai_a137 = slaveregister_inst_acommand_0_local_a8_a & !atwd1_ainst_atwd_trigger_aenable_old

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datad => atwd1_ainst_atwd_trigger_aenable_old,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_ai_a137);

atwd1_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_trigger_ai_a137), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_trigger_ai_a137,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a);

inst_atwd_ping_pong_aatwd1_pong_enable_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_pong_enable = DFFE(inst_atwd_ping_pong_aatwd1_state_a9 # inst_atwd_ping_pong_aatwd1_state_a10 & inst_atwd_ping_pong_aatwd1_pong_enable, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_state_a10,
	datac => inst_atwd_ping_pong_aatwd1_state_a9,
	datad => inst_atwd_ping_pong_aatwd1_pong_enable,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_ping_pong_aatwd1_pong_enable);

slaveregister_inst_acommand_0_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a9_a);

inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 = inst_atwd_ping_pong_aatwd1_pong_enable & !slaveregister_inst_acommand_0_local_a9_a & !slaveregister_inst_acommand_0_local_a15_a # !inst_atwd_ping_pong_aatwd1_pong_enable & (slaveregister_inst_acommand_0_local_a15_a # !slaveregister_inst_acommand_0_local_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5353",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_pong_enable,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2);

atwd1_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adiscFF);

atwd1_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_old = DFFE(inst_atwd_ping_pong_aatwd1_pong_enable & (slaveregister_inst_acommand_0_local_a9_a # slaveregister_inst_acommand_0_local_a15_a) # !inst_atwd_ping_pong_aatwd1_pong_enable & slaveregister_inst_acommand_0_local_a9_a & !slaveregister_inst_acommand_0_local_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_ping_pong_aatwd1_pong_enable,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => slaveregister_inst_acommand_0_local_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_old);

atwd1_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd1_ainst_atwd_trigger_aenable_disc_sig & (!atwd1_ainst_atwd_trigger_aenable_disc_old & !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2 # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig) # !atwd1_ainst_atwd_trigger_aenable_disc_sig & !atwd1_ainst_atwd_trigger_aenable_disc_old & !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "222F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_old,
	datad => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_sig);

atwd1_ainst_atwd_trigger_ai_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_ai_a46 = !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & (atwd1_ainst_atwd_control_abusy_areg0 # !atwd1_ainst_atwd_trigger_aenable_disc_sig & !atwd1_ainst_atwd_trigger_ai_a137)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_trigger_ai_a137,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_ai_a46);

atwd1_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & !atwd1_ainst_atwd_trigger_ai_a46, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_trigger_ai_a46,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd1_ainst_atwd_trigger_alaunch_mode_a0_a # atwd1_ainst_atwd_trigger_adiscFF & atwd1_ainst_atwd_trigger_alaunch_mode_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a,
	datac => atwd1_ainst_atwd_trigger_adiscFF,
	datad => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out_a19 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a19 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a_aCOUT $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out_a19 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a2_a_aaeb_out,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_a1_a_aaeb_out,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_ainst1_apulse_sent_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_apulse_sent_a23 = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_apulse_sent_a23);

dcom_inst_ainst1_aaltr_temp_a203_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a203 = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a9_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_ainst1_aaltr_temp_a203);

dcom_inst_ainst1_aaltr_temp_a264_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a264 = (!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a) & CASCADE(dcom_inst_ainst1_aaltr_temp_a203)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a13_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a12_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a14_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a11_a,
	cascin => dcom_inst_ainst1_aaltr_temp_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_aaltr_temp_a264);

dcom_inst_ainst1_apulse_sent_a40_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_apulse_sent_a40 = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_apulse_sent_a40);

dcom_inst_ainst1_apulse_sent_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_apulse_sent_areg = DFFE(dcom_inst_ainst1_apulse_sent_a23 & dcom_inst_ainst1_aaltr_temp_a264 & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_ainst1_apulse_sent_a40, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_apulse_sent_a23,
	datab => dcom_inst_ainst1_aaltr_temp_a264,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_ainst1_apulse_sent_a40,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_apulse_sent_areg);

dcom_inst_ainst1_aaltr_temp_a166_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a166 = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a & dcom_inst_ainst1_aaltr_temp_a264

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a8_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a6_a,
	datad => dcom_inst_ainst1_aaltr_temp_a264,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_aaltr_temp_a166);

dcom_inst_ainst1_aaltr_temp_a167_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a167 = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a & dcom_inst_ainst1_aaltr_temp_a166

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	datad => dcom_inst_ainst1_aaltr_temp_a166,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_aaltr_temp_a167);

dcom_inst_ainst1_aline_quiet_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aline_quiet_areg = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_ainst1_aaltr_temp_a167, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_ainst1_aaltr_temp_a167,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_aline_quiet_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out_a19 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00CF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0);

slaveregister_inst_acom_ctrl_local_a3_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a32 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a3_a_a126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a3_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a32);

slaveregister_inst_acom_ctrl_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a4_a);

RST_kalle_aI : apex20ke_lcell 
-- Equation(s):
-- RST_kalle = inst_ROC_aRST_areg0 # slaveregister_inst_acom_ctrl_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => RST_kalle);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 & !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0808",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 & (dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56);

slaveregister_inst_acom_ctrl_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a2_a);

slaveregister_inst_acom_tx_data_a7_a_a83_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a83 = !ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_enable_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a83);

slaveregister_inst_atx_fifo_wr_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_atx_fifo_wr_areg0 = DFFE(ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a126 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a126,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acom_tx_data_a7_a_a83,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_atx_fifo_wr_areg0);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT $ !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16 = !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16);

COM_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(9),
	combout => COM_AD_D_a9_a_acombout);

COM_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(8),
	combout => COM_AD_D_a8_a_acombout);

COM_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(7),
	combout => COM_AD_D_a7_a_acombout);

COM_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(6),
	combout => COM_AD_D_a6_a_acombout);

COM_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(5),
	combout => COM_AD_D_a5_a_acombout);

COM_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(4),
	combout => COM_AD_D_a4_a_acombout);

COM_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(3),
	combout => COM_AD_D_a3_a_acombout);

COM_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(2),
	combout => COM_AD_D_a2_a_acombout);

dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a3 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a_a74_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a_a73_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a_a72_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst2_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst2 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ COM_AD_D_a9_a_acombout $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & (COM_AD_D_a9_a_acombout # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & COM_AD_D_a9_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => COM_AD_D_a9_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a2 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a_a74_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a_a73_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a_a72_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst3_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst3 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a8_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a9_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out = !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a_a74_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a_a73_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a_a72_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst4_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst4 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => COM_AD_D_a3_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ COM_AD_D_a4_a_acombout $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & (COM_AD_D_a4_a_acombout # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & COM_AD_D_a4_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => COM_AD_D_a4_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ COM_AD_D_a6_a_acombout $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & (COM_AD_D_a6_a_acombout # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & COM_AD_D_a6_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => COM_AD_D_a6_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a9_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out = !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a_a74_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a_a73_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a_a72_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a9_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEBA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEBA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEBA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEBA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF4F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7D5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80 # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80 & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a80,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 # dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F550",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100 # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102 # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a102,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107 # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66BB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT);

slaveregister_inst_acom_ctrl_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a12_a);

slaveregister_inst_acom_ctrl_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a11_a);

slaveregister_inst_acom_ctrl_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a9_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a9_a);

slaveregister_inst_acom_ctrl_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80 = slaveregister_inst_acom_ctrl_local_a9_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 # !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1) # !slaveregister_inst_acom_ctrl_local_a9_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 & !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8E88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a9_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2,
	datac => slaveregister_inst_acom_ctrl_local_a8_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80);

slaveregister_inst_acom_ctrl_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a10_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a10_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80 & (slaveregister_inst_acom_ctrl_local_a10_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80 & slaveregister_inst_acom_ctrl_local_a10_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a80,
	datac => slaveregister_inst_acom_ctrl_local_a10_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100 = slaveregister_inst_acom_ctrl_local_a11_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4 # !slaveregister_inst_acom_ctrl_local_a11_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a11_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a95,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 & (slaveregister_inst_acom_ctrl_local_a12_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 & slaveregister_inst_acom_ctrl_local_a12_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5,
	datac => slaveregister_inst_acom_ctrl_local_a12_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a100,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102);

slaveregister_inst_acom_ctrl_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a13_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 # !slaveregister_inst_acom_ctrl_local_a13_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102 & !slaveregister_inst_acom_ctrl_local_a13_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a102,
	datac => slaveregister_inst_acom_ctrl_local_a13_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT);

slaveregister_inst_acom_ctrl_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a14_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 # !slaveregister_inst_acom_ctrl_local_a14_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 & !slaveregister_inst_acom_ctrl_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88EE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a107,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7,
	datad => slaveregister_inst_acom_ctrl_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109);

slaveregister_inst_acom_ctrl_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a15_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT $ !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AA5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 # !slaveregister_inst_acom_ctrl_local_a15_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 & !slaveregister_inst_acom_ctrl_local_a15_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109,
	datac => slaveregister_inst_acom_ctrl_local_a15_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114);

dcom_inst_aDC_Rx_chan_04_ainst2_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst2 = DFFE(inst_ROC_aRST_areg0 # slaveregister_inst_acom_ctrl_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst2);

dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114 & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a114,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9 = dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16 & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_acteq16_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2F2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80 = slaveregister_inst_acom_ctrl_local_a9_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 # !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1) # !slaveregister_inst_acom_ctrl_local_a9_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 & !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8E88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a9_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2,
	datac => slaveregister_inst_acom_ctrl_local_a8_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 & (slaveregister_inst_acom_ctrl_local_a10_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 & slaveregister_inst_acom_ctrl_local_a10_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3,
	datac => slaveregister_inst_acom_ctrl_local_a10_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a80,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 # !slaveregister_inst_acom_ctrl_local_a11_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 & !slaveregister_inst_acom_ctrl_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8E8E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a95,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4,
	datac => slaveregister_inst_acom_ctrl_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 # slaveregister_inst_acom_ctrl_local_a12_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 & slaveregister_inst_acom_ctrl_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E8E8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a100,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5,
	datac => slaveregister_inst_acom_ctrl_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 # !slaveregister_inst_acom_ctrl_local_a13_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 & !slaveregister_inst_acom_ctrl_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8E8E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a102,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6,
	datac => slaveregister_inst_acom_ctrl_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107 # !slaveregister_inst_acom_ctrl_local_a14_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 & !slaveregister_inst_acom_ctrl_local_a14_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7,
	datac => slaveregister_inst_acom_ctrl_local_a14_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6969",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 # !slaveregister_inst_acom_ctrl_local_a15_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 & !slaveregister_inst_acom_ctrl_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8E8E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8,
	datac => slaveregister_inst_acom_ctrl_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a # dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81 & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81 # dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F550",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a81,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a101,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a103,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a108,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114 & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a # dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C440",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a114,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg) # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7770",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aaltr_temp_a9,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a19 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206 = !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 & (!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a206,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335 = !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a335,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg);

dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 & dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a892,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7530",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21) # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "55F7",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64 = (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a38,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a64,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a);

A_nB_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_A_nB,
	combout => A_nB_acombout);

dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & (A_nB_acombout $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => A_nB_acombout,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33);

dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3);

dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_CTRL_aaltr_temp_a2942

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2942,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42);

dcom_inst_aDC_CTRL_aaltr_temp_a1971_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1971 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1971);

slaveregister_inst_adom_id_a31_a_a203_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a31_a_a203 = !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_adom_id_a31_a_a203);

slaveregister_inst_adom_id_a48_a_a128_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a48_a_a128 = slaveregister_inst_adom_id_a31_a_a203 & slaveregister_inst_aMux_751_a22 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_adom_id_a31_a_a203,
	datab => slaveregister_inst_aMux_751_a22,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_acom_tx_data_a7_a_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_adom_id_a48_a_a128);

slaveregister_inst_adom_id_a48_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a48_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a48_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst31_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst31 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst31);

dcom_inst_aDC_CTRL_aaltr_temp_a2970_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2970 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Tx_chan_04_ainst31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst31,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_CTRL_aaltr_temp_a2970);

dcom_inst_aDC_CTRL_aaltr_temp_a3028_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a3028 = (!dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_CTRL_aaltr_temp_a2942) & CASCADE(dcom_inst_aDC_CTRL_aaltr_temp_a2970)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2942,
	cascin => dcom_inst_aDC_CTRL_aaltr_temp_a2970,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a3028);

dcom_inst_aDC_CTRL_asend_id_a2_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_id_a2 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a3028 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asend_id_areg # dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a3028)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a3028,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_id_a2);

dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22);

dcom_inst_aDC_CTRL_aaltr_temp_a2120_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2120 = dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2120);

dcom_inst_aDC_CTRL_asreg2_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a12 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a12);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a = DFFE(!timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT);

dcom_inst_aDC_CTRL_asreg2_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a17 = DFFE(dcom_inst_aDC_CTRL_asreg2_a17 & !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_CTRL_asreg2_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg2_a17,
	datac => dcom_inst_aDC_CTRL_asreg2_a12,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a17);

dcom_inst_aDC_CTRL_asreg2_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a14 = DFFE(dcom_inst_aDC_CTRL_asreg2_a14 & (dcom_inst_aDC_CTRL_asreg2_a17 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3) # !dcom_inst_aDC_CTRL_asreg2_a14 & dcom_inst_aDC_CTRL_asreg2_a17 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg2_a14,
	datab => dcom_inst_aDC_CTRL_asreg2_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a14);

dcom_inst_aDC_CTRL_aCRES_WAIT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aCRES_WAIT_a0 = dcom_inst_aDC_CTRL_asreg2_a14 & (dcom_inst_aDC_CTRL_asreg2_a17 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3) # !dcom_inst_aDC_CTRL_asreg2_a14 & dcom_inst_aDC_CTRL_asreg2_a17 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg2_a14,
	datab => dcom_inst_aDC_CTRL_asreg2_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aCRES_WAIT_a0);

dcom_inst_aDC_CTRL_aSV12_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV12 = DFFE(!dcom_inst_aDC_CTRL_aCRES_WAIT_a0 & dcom_inst_aDC_CTRL_asreg2_a12 & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_CTRL_asreg2_a17), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aCRES_WAIT_a0,
	datab => dcom_inst_aDC_CTRL_asreg2_a17,
	datac => dcom_inst_aDC_CTRL_asreg2_a12,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV12);

dcom_inst_aDC_CTRL_asreg2_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a16 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 & dcom_inst_aDC_CTRL_asreg2_a14 # !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 & dcom_inst_aDC_CTRL_asreg2_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	datac => dcom_inst_aDC_CTRL_asreg2_a16,
	datad => dcom_inst_aDC_CTRL_asreg2_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a16);

dcom_inst_aDC_CTRL_aWAIT_6ms_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aWAIT_6ms_a0 = dcom_inst_aDC_CTRL_asreg2_a17 & !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_CTRL_asreg2_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg2_a17,
	datac => dcom_inst_aDC_CTRL_asreg2_a12,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aWAIT_6ms_a0);

dcom_inst_aDC_CTRL_aSV10_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV10 = DFFE(dcom_inst_aDC_CTRL_aWAIT_6ms_a0 # dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 & dcom_inst_aDC_CTRL_asreg2_a14 # !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 & dcom_inst_aDC_CTRL_asreg2_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	datab => dcom_inst_aDC_CTRL_asreg2_a14,
	datac => dcom_inst_aDC_CTRL_asreg2_a16,
	datad => dcom_inst_aDC_CTRL_aWAIT_6ms_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV10);

dcom_inst_aDC_CTRL_asreg_a74_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a74 = dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 & (dcom_inst_aDC_CTRL_aSV10 # dcom_inst_aDC_CTRL_aSV11 # !dcom_inst_aDC_CTRL_aSV12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV12,
	datab => dcom_inst_aDC_CTRL_aSV10,
	datac => dcom_inst_aDC_CTRL_aSV11,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asreg_a74);

dcom_inst_aDC_CTRL_asreg_a32_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a32 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a2120 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a32, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DCDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a2120,
	datac => dcom_inst_aDC_CTRL_asreg_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a32);

dcom_inst_aDC_CTRL_aSND_DAT_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DAT_a34 = !dcom_inst_aDC_CTRL_asend_id_areg & !dcom_inst_aDC_CTRL_asreg_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asend_id_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DAT_a34);

dcom_inst_aDC_CTRL_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a22 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a22 # !dcom_inst_aDC_CTRL_aSND_DAT_a34) # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a34,
	datad => dcom_inst_aDC_CTRL_asreg_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a22);

dcom_inst_aDC_CTRL_asreg_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a25 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a22 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a25) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a22,
	datad => dcom_inst_aDC_CTRL_asreg_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a25);

dcom_inst_aDC_CTRL_aSND_EOF_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_EOF_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a22 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a25) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a22,
	datad => dcom_inst_aDC_CTRL_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_EOF_a0);

dcom_inst_aDC_Rx_chan_04_ainst5_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst5 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst5);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15);

dcom_inst_aDC_Rx_chan_04_ainst35_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst35 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst35);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst35), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "6655",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19) # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F202",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13);

dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22);

dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg);

dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F200",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg & !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 # dcom_inst_aDC_CTRL_aaltr_temp_a1971), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0302",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 & (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 & dcom_inst_aDC_CTRL_aaltr_temp_a1971 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 & !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 & dcom_inst_aDC_CTRL_aaltr_temp_a1971, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30BA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67 = dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69 = dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67 # dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69 # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 & dcom_inst_aDC_CTRL_aaltr_temp_a1971, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a67,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a69,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg);

dcom_inst_aDC_Rx_chan_04_ainst13_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst13 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst13);

rtl_a7689_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7689 = ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7689);

slaveregister_inst_arx_fifo_rd_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_arx_fifo_rd_areg0 = DFFE(!ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83 & rtl_a7689 & slaveregister_inst_aMux_751_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acom_tx_data_a7_a_a83,
	datac => rtl_a7689,
	datad => slaveregister_inst_aMux_751_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_arx_fifo_rd_areg0);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 = slaveregister_inst_arx_fifo_rd_areg0 $ (!dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 # !dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A05F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => slaveregister_inst_arx_fifo_rd_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_alsb : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst13 $ !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FC3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00006 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst13 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00008 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst13))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00010 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst13 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00012 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst13))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00014 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst13 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00016 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst13))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00018 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst13 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00020 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a $ !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a & (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a $ !dcom_inst_aDC_Rx_chan_04_ainst13))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00022 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a) # (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a);

dcom_inst_aDC_CTRL_aaltr_temp_a1994_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1994 = !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22 & dcom_inst_aDC_CTRL_asreg_a20 & !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0404",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	datab => dcom_inst_aDC_CTRL_asreg_a20,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1994);

dcom_inst_aDC_CTRL_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a20 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1994 # dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a1971, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1994,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a20);

dcom_inst_aDC_CTRL_aSND_MRWB_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWB_a16 = dcom_inst_aDC_CTRL_aaltr_temp_a2949 # !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a20 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a20,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2949,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWB_a16);

dcom_inst_aDC_CTRL_asreg_a29_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a29 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a29 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_CTRL_asreg_a29,
	datad => dcom_inst_aDC_CTRL_aSND_MRWB_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a29);

dcom_inst_aDC_CTRL_aSND_MRWB_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWB_a21 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a29 # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_CTRL_asreg_a29,
	datad => dcom_inst_aDC_CTRL_aSND_MRWB_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWB_a21);

dcom_inst_aDC_CTRL_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a15 = DFFE(dcom_inst_aDC_CTRL_asreg_a15 # dcom_inst_aDC_CTRL_aSV11 & !dcom_inst_aDC_CTRL_aSV10 & dcom_inst_aDC_CTRL_aSV12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV11,
	datab => dcom_inst_aDC_CTRL_aSV10,
	datac => dcom_inst_aDC_CTRL_aSV12,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a15);

dcom_inst_aDC_CTRL_aaltr_temp_a1955_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1955 = dcom_inst_aDC_CTRL_aSV11 & !dcom_inst_aDC_CTRL_aSV10 & dcom_inst_aDC_CTRL_aSV12 & !dcom_inst_aDC_CTRL_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV11,
	datab => dcom_inst_aDC_CTRL_aSV10,
	datac => dcom_inst_aDC_CTRL_aSV12,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1955);

dcom_inst_aDC_CTRL_asreg_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a27 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1955 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1955,
	datad => dcom_inst_aDC_CTRL_asreg_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a27);

dcom_inst_aDC_CTRL_asreg_a30_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a30 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & (dcom_inst_aDC_CTRL_asreg_a20 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a30) # !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a30,
	datad => dcom_inst_aDC_CTRL_asreg_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a30);

dcom_inst_aDC_CTRL_aSND_MRWE_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWE_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a20 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a30 # dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a20)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a20,
	datad => dcom_inst_aDC_CTRL_asreg_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWE_a0);

dcom_inst_aDC_CTRL_aSV1_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV1_a35 = !dcom_inst_aDC_CTRL_aaltr_temp_a1955 & !dcom_inst_aDC_CTRL_aSND_MRWE_a0 & (dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0031",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a27,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1955,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_aSND_MRWE_a0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_CTRL_aSV1_a35);

dcom_inst_aDC_CTRL_aSV1_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV1_a71 = (!dcom_inst_aDC_CTRL_aSND_MRWB_a21 & !dcom_inst_aDC_CTRL_aSND_MRNB_a57 & (dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a28)) & CASCADE(dcom_inst_aDC_CTRL_aSV1_a35)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0051",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_MRWB_a21,
	datab => dcom_inst_aDC_CTRL_asreg_a28,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_aSND_MRNB_a57,
	cascin => dcom_inst_aDC_CTRL_aSV1_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV1_a71);

dcom_inst_aDC_CTRL_aaltr_temp_a78_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a78 = dcom_inst_aDC_CTRL_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => slaveregister_inst_acom_ctrl_local_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a78);

dcom_inst_aDC_CTRL_asreg_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a23 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a78 # dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a78,
	datac => dcom_inst_aDC_CTRL_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a23);

dcom_inst_aDC_CTRL_asreg_a24_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a24 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a84 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a24,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a84,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a24);

dcom_inst_aDC_CTRL_aSND_DRBT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DRBT_a0 = dcom_inst_aDC_CTRL_aaltr_temp_a84 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a24,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a84,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DRBT_a0);

dcom_inst_aDC_CTRL_aSV1_a54_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV1_a54 = dcom_inst_aDC_CTRL_aaltr_temp_a78 # dcom_inst_aDC_CTRL_aSND_DRBT_a0 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a78,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a23,
	datad => dcom_inst_aDC_CTRL_aSND_DRBT_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV1_a54);

dcom_inst_aDC_CTRL_aSV1_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV1 = DFFE(dcom_inst_aDC_CTRL_asend_id_a2 # dcom_inst_aDC_CTRL_aSND_EOF_a0 # dcom_inst_aDC_CTRL_aSV1_a54 # !dcom_inst_aDC_CTRL_aSV1_a71, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_id_a2,
	datab => dcom_inst_aDC_CTRL_aSND_EOF_a0,
	datac => dcom_inst_aDC_CTRL_aSV1_a71,
	datad => dcom_inst_aDC_CTRL_aSV1_a54,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV1);

dcom_inst_aDC_CTRL_aREC_DAT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aREC_DAT_a0 = dcom_inst_aDC_CTRL_aaltr_temp_a1994 # dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a1971

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1994,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aREC_DAT_a0);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_CTRL_aaltr_temp_a2942

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2942,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42);

dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a42,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25);

dcom_inst_aDC_CTRL_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a21 = DFFE(dcom_inst_aDC_CTRL_asreg_a16 & (dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_CTRL_asreg_a21) # !dcom_inst_aDC_CTRL_asreg_a16 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_CTRL_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a21);

dcom_inst_aDC_CTRL_aREC_PULSE_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aREC_PULSE_a0 = dcom_inst_aDC_CTRL_asreg_a21 & (dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_CTRL_asreg_a21 & dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a21,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aREC_PULSE_a0);

dcom_inst_aDC_CTRL_asys_res_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asys_res_areg = DFFE(dcom_inst_aDC_CTRL_asys_res_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43 & dcom_inst_aDC_CTRL_asreg_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asys_res_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	datad => dcom_inst_aDC_CTRL_asreg_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asys_res_areg);

dcom_inst_aDC_CTRL_aSYS_RESET_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSYS_RESET_a0 = dcom_inst_aDC_CTRL_asys_res_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43 & dcom_inst_aDC_CTRL_asreg_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asys_res_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	datad => dcom_inst_aDC_CTRL_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSYS_RESET_a0);

dcom_inst_aDC_CTRL_aSND_DAT_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DAT_a21 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a22 # !dcom_inst_aDC_CTRL_aSND_DAT_a34) # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a34,
	datad => dcom_inst_aDC_CTRL_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DAT_a21);

dcom_inst_aDC_CTRL_aQUIET_WT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aQUIET_WT_a0 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & (dcom_inst_aDC_CTRL_asreg_a21 # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19) # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datab => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a21,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aQUIET_WT_a0);

dcom_inst_aDC_CTRL_aSV2_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV2_a34 = dcom_inst_aDC_CTRL_aSYS_RESET_a0 # dcom_inst_aDC_CTRL_aSND_DAT_a21 # dcom_inst_aDC_CTRL_aQUIET_WT_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSYS_RESET_a0,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a21,
	datad => dcom_inst_aDC_CTRL_aQUIET_WT_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV2_a34);

dcom_inst_aDC_CTRL_aSV2_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV2 = DFFE(dcom_inst_aDC_CTRL_aREC_DAT_a0 # dcom_inst_aDC_CTRL_aREC_PULSE_a0 # dcom_inst_aDC_CTRL_aSV2_a34 # !dcom_inst_aDC_CTRL_aSV1_a71, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aREC_DAT_a0,
	datab => dcom_inst_aDC_CTRL_aREC_PULSE_a0,
	datac => dcom_inst_aDC_CTRL_aSV1_a71,
	datad => dcom_inst_aDC_CTRL_aSV2_a34,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV2);

dcom_inst_aDC_CTRL_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a18 = DFFE(dcom_inst_aDC_CTRL_asreg_a31 & (dcom_inst_ainst1_apulse_sent_areg # dcom_inst_aDC_CTRL_asreg_a18 & !dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22) # !dcom_inst_aDC_CTRL_asreg_a31 & dcom_inst_aDC_CTRL_asreg_a18 & !dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a31,
	datab => dcom_inst_aDC_CTRL_asreg_a18,
	datac => dcom_inst_ainst1_apulse_sent_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a18);

dcom_inst_aDC_CTRL_asreg_a33_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a33 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 & dcom_inst_aDC_CTRL_asreg_a18 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a33 # dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 & dcom_inst_aDC_CTRL_asreg_a18), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	datac => dcom_inst_aDC_CTRL_asreg_a18,
	datad => dcom_inst_aDC_CTRL_asreg_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a33);

dcom_inst_aDC_CTRL_asreg_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a34 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a33 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a34) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a34, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_CTRL_asreg_a33,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a34,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a34);

dcom_inst_aDC_CTRL_aSND_TC_EOF_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_TC_EOF_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a33 # dcom_inst_aDC_CTRL_asreg_a34 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a34 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_CTRL_asreg_a34,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a33,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_TC_EOF_a0);

dcom_inst_aDC_CTRL_aDRREQ_WT_a46_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aDRREQ_WT_a46 = dcom_inst_aDC_CTRL_asreg_a31 & !dcom_inst_ainst1_apulse_sent_areg & (dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 # !dcom_inst_aDC_CTRL_asreg_a18) # !dcom_inst_aDC_CTRL_asreg_a31 & (dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 # !dcom_inst_aDC_CTRL_asreg_a18)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F13",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a31,
	datab => dcom_inst_aDC_CTRL_asreg_a18,
	datac => dcom_inst_ainst1_apulse_sent_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aDRREQ_WT_a46);

dcom_inst_aDC_CTRL_aSV3_a43_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV3_a43 = !dcom_inst_aDC_CTRL_aSND_MRWE_a0 & !dcom_inst_aDC_CTRL_aSND_DAT_a21 & !dcom_inst_aDC_CTRL_aSND_TC_EOF_a0 & dcom_inst_aDC_CTRL_aDRREQ_WT_a46

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_MRWE_a0,
	datab => dcom_inst_aDC_CTRL_aSND_DAT_a21,
	datac => dcom_inst_aDC_CTRL_aSND_TC_EOF_a0,
	datad => dcom_inst_aDC_CTRL_aDRREQ_WT_a46,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV3_a43);

dcom_inst_aDC_CTRL_adrbt_gnt_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_adrbt_gnt_areg = DFFE(dcom_inst_aDC_CTRL_adrbt_gnt_areg # dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_adrbt_gnt_areg);

dcom_inst_aDC_CTRL_aDOM_REBOOT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aDOM_REBOOT_a0 = dcom_inst_aDC_CTRL_adrbt_gnt_areg # dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a24,
	datad => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aDOM_REBOOT_a0);

dcom_inst_aDC_CTRL_aSND_TC_DAT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_TC_DAT_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_CTRL_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a33 # dcom_inst_aDC_CTRL_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_CTRL_asreg_a33,
	datac => dcom_inst_aDC_CTRL_asreg_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_TC_DAT_a0);

dcom_inst_aDC_CTRL_aSV3_a64_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV3_a64 = dcom_inst_aDC_CTRL_aDOM_REBOOT_a0 # dcom_inst_aDC_CTRL_aSND_EOF_a0 # dcom_inst_aDC_CTRL_aSND_TC_DAT_a0 # dcom_inst_aDC_CTRL_aREC_PULSE_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aDOM_REBOOT_a0,
	datab => dcom_inst_aDC_CTRL_aSND_EOF_a0,
	datac => dcom_inst_aDC_CTRL_aSND_TC_DAT_a0,
	datad => dcom_inst_aDC_CTRL_aREC_PULSE_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV3_a64);

dcom_inst_aDC_CTRL_aSV3_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV3 = DFFE(dcom_inst_aDC_CTRL_asend_id_a2 # dcom_inst_aDC_CTRL_aSND_MRWB_a21 # dcom_inst_aDC_CTRL_aSV3_a64 # !dcom_inst_aDC_CTRL_aSV3_a43, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_id_a2,
	datab => dcom_inst_aDC_CTRL_aSV3_a43,
	datac => dcom_inst_aDC_CTRL_aSND_MRWB_a21,
	datad => dcom_inst_aDC_CTRL_aSV3_a64,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV3);

dcom_inst_aDC_CTRL_aSND_PULSE_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_PULSE_a0 = dcom_inst_aDC_CTRL_asreg_a31 & (dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19 # !dcom_inst_ainst1_apulse_sent_areg) # !dcom_inst_aDC_CTRL_asreg_a31 & dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a31,
	datab => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_ainst1_apulse_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_PULSE_a0);

dcom_inst_aDC_CTRL_aSV0_a101_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV0_a101 = dcom_inst_aDC_CTRL_aSYS_RESET_a0 # dcom_inst_aDC_CTRL_aSND_PULSE_a0 # dcom_inst_aDC_CTRL_aSND_TC_DAT_a0 # dcom_inst_aDC_CTRL_aSND_TC_EOF_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSYS_RESET_a0,
	datab => dcom_inst_aDC_CTRL_aSND_PULSE_a0,
	datac => dcom_inst_aDC_CTRL_aSND_TC_DAT_a0,
	datad => dcom_inst_aDC_CTRL_aSND_TC_EOF_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV0_a101);

dcom_inst_aDC_CTRL_aSV0_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV0 = DFFE(dcom_inst_aDC_CTRL_aSV0_a101 # dcom_inst_aDC_CTRL_aaltr_temp_a2120 # dcom_inst_aDC_CTRL_asreg_a32 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a32,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_aSV0_a101,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2120,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV0);

dcom_inst_aDC_CTRL_aSV8_a57_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a57 = dcom_inst_aDC_CTRL_aREC_DAT_a0 # dcom_inst_aDC_CTRL_aaltr_temp_a2120 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_aREC_DAT_a0,
	datac => dcom_inst_aDC_CTRL_asreg_a32,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2120,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV8_a57);

dcom_inst_aDC_CTRL_aSV8_a63_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a63 = !dcom_inst_aDC_CTRL_aaltr_temp_a2389 & !dcom_inst_aDC_CTRL_asend_id_a2 & dcom_inst_aDC_CTRL_aSV3_a43 & !dcom_inst_aDC_CTRL_aSV8_a57

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a2389,
	datab => dcom_inst_aDC_CTRL_asend_id_a2,
	datac => dcom_inst_aDC_CTRL_aSV3_a43,
	datad => dcom_inst_aDC_CTRL_aSV8_a57,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_CTRL_aSV8_a63);

dcom_inst_aDC_CTRL_aSV8_a68_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a68 = (!dcom_inst_aDC_CTRL_aSND_MRNB_a57 & !dcom_inst_aDC_CTRL_aSND_DRBT_a0 & (dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a28)) & CASCADE(dcom_inst_aDC_CTRL_aSV8_a63)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a28,
	datac => dcom_inst_aDC_CTRL_aSND_MRNB_a57,
	datad => dcom_inst_aDC_CTRL_aSND_DRBT_a0,
	cascin => dcom_inst_aDC_CTRL_aSV8_a63,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV8_a68);

dcom_inst_aDC_CTRL_aSV8_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8 = DFFE(dcom_inst_aDC_CTRL_aSV8_a68, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_CTRL_aSV8_a68,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV8);

dcom_inst_aDC_CTRL_aaltr_temp_a2983_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2983 = dcom_inst_aDC_CTRL_aSV2 & (dcom_inst_aDC_CTRL_aSV3 # !dcom_inst_aDC_CTRL_aSV0) # !dcom_inst_aDC_CTRL_aSV2 & (dcom_inst_aDC_CTRL_aSV0 # !dcom_inst_aDC_CTRL_aSV3) # !dcom_inst_aDC_CTRL_aSV8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV2,
	datab => dcom_inst_aDC_CTRL_aSV3,
	datac => dcom_inst_aDC_CTRL_aSV0,
	datad => dcom_inst_aDC_CTRL_aSV8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2983);

dcom_inst_aDC_CTRL_aaltr_temp_a2448_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2448 = dcom_inst_aDC_CTRL_aSV1 # dcom_inst_aDC_CTRL_aaltr_temp_a2983

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_aSV1,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2983,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2448);

dcom_inst_aDC_CTRL_asreg2_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a13 = DFFE(dcom_inst_aDC_CTRL_asreg2_a16 & (dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3 # dcom_inst_aDC_CTRL_aaltr_temp_a2448 & dcom_inst_aDC_CTRL_asreg2_a13) # !dcom_inst_aDC_CTRL_asreg2_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a2448 & dcom_inst_aDC_CTRL_asreg2_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg2_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a2448,
	datad => dcom_inst_aDC_CTRL_asreg2_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a13);

dcom_inst_aDC_CTRL_asreg2_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg2_a15 = DFFE(dcom_inst_aDC_CTRL_asreg2_a15 # !dcom_inst_aDC_CTRL_aSV1 & !dcom_inst_aDC_CTRL_aaltr_temp_a2983 & dcom_inst_aDC_CTRL_asreg2_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CDCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV1,
	datab => dcom_inst_aDC_CTRL_asreg2_a15,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a2983,
	datad => dcom_inst_aDC_CTRL_asreg2_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg2_a15);

dcom_inst_aDC_CTRL_aSV11_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV11 = DFFE(!dcom_inst_aDC_CTRL_asreg2_a15 & (dcom_inst_aDC_CTRL_aSV1 # dcom_inst_aDC_CTRL_aaltr_temp_a2983 # !dcom_inst_aDC_CTRL_asreg2_a13), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3233",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV1,
	datab => dcom_inst_aDC_CTRL_asreg2_a15,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a2983,
	datad => dcom_inst_aDC_CTRL_asreg2_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV11);

dcom_inst_aDC_CTRL_aaltr_temp_a2389_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2389 = !dcom_inst_aDC_CTRL_asreg_a15 & (dcom_inst_aDC_CTRL_aSV10 # !dcom_inst_aDC_CTRL_aSV12 # !dcom_inst_aDC_CTRL_aSV11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00DF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV11,
	datab => dcom_inst_aDC_CTRL_aSV10,
	datac => dcom_inst_aDC_CTRL_aSV12,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2389);

dcom_inst_aDC_CTRL_arec_ctrl_a327_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a327 = dcom_inst_aDC_CTRL_arec_ctrl_a33 # dcom_inst_aDC_CTRL_aaltr_temp_a2389 # dcom_inst_aDC_CTRL_aaltr_temp_a1994 # !dcom_inst_aDC_CTRL_aDRREQ_WT_a46

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_arec_ctrl_a33,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a2389,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1994,
	datad => dcom_inst_aDC_CTRL_aDRREQ_WT_a46,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a327);

dcom_inst_aDC_CTRL_arec_ctrl_a331_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a331 = !dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 & !dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43 & !dcom_inst_aDC_CTRL_aaltr_temp_a3028 & !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a3028,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a331);

dcom_inst_aDC_CTRL_arec_ctrl_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_areg = DFFE(!dcom_inst_aDC_CTRL_arec_ctrl_a327 & (!dcom_inst_aDC_CTRL_aaltr_temp_a1971 & !dcom_inst_aDC_CTRL_arec_ctrl_a331 # !dcom_inst_aDC_CTRL_asreg_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0313",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	datab => dcom_inst_aDC_CTRL_arec_ctrl_a327,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a331,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_arec_ctrl_areg);

dcom_inst_aDC_CTRL_aaltr_temp_a2942_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2942 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_CTRL_arec_ctrl_areg & (A_nB_acombout $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0028",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => A_nB_acombout,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2942);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_CTRL_aaltr_temp_a2942

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2942,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43);

dcom_inst_aDC_CTRL_aaltr_temp_a2949_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2949 = dcom_inst_aDC_CTRL_asreg_a16 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2949);

dcom_inst_aDC_CTRL_aaltr_temp_a115_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a115 = !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22 & dcom_inst_aDC_CTRL_asreg_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	datad => dcom_inst_aDC_CTRL_asreg_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a115);

dcom_inst_aDC_CTRL_aSND_MRNB_a57_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRNB_a57 = dcom_inst_aDC_CTRL_aaltr_temp_a115 # dcom_inst_aDC_CTRL_aaltr_temp_a2949 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a2949,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a115,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRNB_a57);

dcom_inst_aDC_CTRL_asreg_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a28 = DFFE(dcom_inst_aDC_CTRL_aSND_MRNB_a57 # dcom_inst_aDC_CTRL_asreg_a28 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a28,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_aSND_MRNB_a57,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a28);

dcom_inst_aDC_CTRL_acmd_snd2_a46_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a46 = !dcom_inst_aDC_CTRL_asreg_a27 & !dcom_inst_aDC_CTRL_asreg_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a27,
	datac => dcom_inst_aDC_CTRL_asreg_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a46);

dcom_inst_aDC_CTRL_arec_ctrl_a256_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a256 = !dcom_inst_aDC_CTRL_asreg_a34 & !dcom_inst_aDC_CTRL_asreg_a25 & dcom_inst_aDC_CTRL_acmd_snd2_a46 & !dcom_inst_aDC_CTRL_asreg_a30

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a34,
	datab => dcom_inst_aDC_CTRL_asreg_a25,
	datac => dcom_inst_aDC_CTRL_acmd_snd2_a46,
	datad => dcom_inst_aDC_CTRL_asreg_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a256);

dcom_inst_aDC_CTRL_arec_ctrl_a33_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a33 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a28 # dcom_inst_aDC_CTRL_asreg_a29 # !dcom_inst_aDC_CTRL_arec_ctrl_a256)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a28,
	datac => dcom_inst_aDC_CTRL_asreg_a29,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a256,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a33);

dcom_inst_aDC_CTRL_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a16 = DFFE(dcom_inst_aDC_CTRL_arec_ctrl_a33 # !dcom_inst_aDC_CTRL_aaltr_temp_a1971 & dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_arec_ctrl_a331, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_arec_ctrl_a33,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1971,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a331,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a16);

dcom_inst_aDC_CTRL_asend_id_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_id_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a3028 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asend_id_areg # dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_CTRL_aaltr_temp_a3028), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a3028,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asend_id_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_CTRL_asend_ctrl_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 = DFFE(dcom_inst_aDC_CTRL_asend_ctrl_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 # !dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851 = dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & !dcom_inst_aDC_CTRL_asend_id_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40 = DFFE(dcom_inst_aDC_CTRL_asend_data_areg & dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asend_data_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34) # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38) # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83);

dcom_inst_aDC_CTRL_aaltr_temp_a2156_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2156 = dcom_inst_aDC_CTRL_asreg_a34 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a34,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2156);

dcom_inst_aDC_CTRL_atcal_data_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_atcal_data_areg = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a2156 # dcom_inst_aDC_CTRL_asreg_a33 # dcom_inst_aDC_CTRL_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a18,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a2156,
	datad => dcom_inst_aDC_CTRL_asreg_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_atcal_data_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33 = DFFE(dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_CTRL_asend_id_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a);

slaveregister_inst_acom_ctrl_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a25_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a);

slaveregister_inst_acom_ctrl_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a24_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a24_a);

slaveregister_inst_acom_ctrl_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a23_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a);

slaveregister_inst_acom_ctrl_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a22_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a22_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a);

slaveregister_inst_acom_ctrl_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a21_a);

slaveregister_inst_acom_ctrl_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a20_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a);

slaveregister_inst_acom_ctrl_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a19_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a);

slaveregister_inst_acom_ctrl_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a18_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00011_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a);

slaveregister_inst_acom_ctrl_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a17_a);

slaveregister_inst_acom_ctrl_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a16_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7D5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00009_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a = slaveregister_inst_acom_ctrl_local_a16_a $ dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a = CARRY(slaveregister_inst_acom_ctrl_local_a16_a & dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a16_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a $ slaveregister_inst_acom_ctrl_local_a17_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a & !slaveregister_inst_acom_ctrl_local_a17_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a # !slaveregister_inst_acom_ctrl_local_a17_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a1_a,
	datab => slaveregister_inst_acom_ctrl_local_a17_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a = slaveregister_inst_acom_ctrl_local_a18_a $ dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a = CARRY(slaveregister_inst_acom_ctrl_local_a18_a & (dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a) # !slaveregister_inst_acom_ctrl_local_a18_a & dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a18_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a = slaveregister_inst_acom_ctrl_local_a19_a $ dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a = CARRY(slaveregister_inst_acom_ctrl_local_a19_a & !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a # !slaveregister_inst_acom_ctrl_local_a19_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a19_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a = slaveregister_inst_acom_ctrl_local_a20_a $ dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a = CARRY(slaveregister_inst_acom_ctrl_local_a20_a & (dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a) # !slaveregister_inst_acom_ctrl_local_a20_a & dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a20_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a = dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a $ slaveregister_inst_acom_ctrl_local_a21_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a & !slaveregister_inst_acom_ctrl_local_a21_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a # !slaveregister_inst_acom_ctrl_local_a21_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a5_a,
	datab => slaveregister_inst_acom_ctrl_local_a21_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a = dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a $ slaveregister_inst_acom_ctrl_local_a22_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a # !slaveregister_inst_acom_ctrl_local_a22_a) # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a & !slaveregister_inst_acom_ctrl_local_a22_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a6_a,
	datab => slaveregister_inst_acom_ctrl_local_a22_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a = slaveregister_inst_acom_ctrl_local_a23_a $ dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a = CARRY(slaveregister_inst_acom_ctrl_local_a23_a & !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a # !slaveregister_inst_acom_ctrl_local_a23_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a23_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a = dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a $ slaveregister_inst_acom_ctrl_local_a24_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a8_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a # !slaveregister_inst_acom_ctrl_local_a24_a) # !dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a & !slaveregister_inst_acom_ctrl_local_a24_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a8_a,
	datab => slaveregister_inst_acom_ctrl_local_a24_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a = dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a8_a $ slaveregister_inst_acom_ctrl_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_a478_a9_a,
	datad => slaveregister_inst_acom_ctrl_local_a25_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acout_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a);

COM_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(1),
	combout => COM_AD_D_a1_a_acombout);

COM_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(0),
	combout => COM_AD_D_a0_a_acombout);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a_a280_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a = CARRY(COM_AD_D_a0_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "0022",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a0_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a_a279_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a = CARRY(COM_AD_D_a1_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a # !COM_AD_D_a1_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "004D",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a1_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a_a278_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a = CARRY(COM_AD_D_a2_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a) # !COM_AD_D_a2_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "002B",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a_a277_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a = CARRY(COM_AD_D_a3_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a # !COM_AD_D_a3_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "004D",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a_a276_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a = CARRY(COM_AD_D_a4_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a) # !COM_AD_D_a4_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "002B",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a_a275_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a = CARRY(COM_AD_D_a5_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a # !COM_AD_D_a5_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "004D",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a_a274_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a = CARRY(COM_AD_D_a6_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a) # !COM_AD_D_a6_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "002B",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a_a273_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a # !COM_AD_D_a7_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "004D",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a_a272_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a = CARRY(COM_AD_D_a8_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a) # !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "002B",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a8_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out_node : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out = COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A0FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst1_alpm_add_sub_component_aadder_aresult_node_acs_buffer_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_alcarry_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aaltr_temp_a13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full $ (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg)) # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F95",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_alsb : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FC3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	sload => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00006 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	sload => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00008 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	sload => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00010 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	sload => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a104,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a30,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F15",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a13,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_aEXP_HL_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a91,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af_a90,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_wrreq_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a6,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27);

dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6 = dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 # !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 & dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aTC_TX_TIME_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42);

dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19);

dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19 # dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_a19,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg);

dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0 = dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0 = CARRY(dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0);

dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a $ dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0 # !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a $ !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, , dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg)
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_ashift_ct_en_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 = !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & !dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 & (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 & dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datad => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a233,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250 = !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D0C",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a260,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38 & !dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 # !dcom_inst_aDC_CTRL_atcal_data_areg)) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_atcal_data_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a38,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3869,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a250,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a267,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 & (!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0013",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32,
	datac => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163 = dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a152,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_a213,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5554",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3687,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a583,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_a406,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg);

slaveregister_inst_adom_id_a39_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a39_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a39_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a7_a = DFFE(slaveregister_inst_adom_id_a39_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a39_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234 = dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 & !dcom_inst_aDC_CTRL_asend_id_areg & !dcom_inst_aDC_CTRL_asend_data_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_CTRL_asend_data_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a32,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a234,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256);

dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22 = dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 # !dcom_inst_aDC_CTRL_asend_ctrl_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 # dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 # !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283 # !dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a30,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a22,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a283,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 & (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "153F",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327 = (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 & dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCDC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a280,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a256,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a304,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a327,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg);

slaveregister_inst_adom_id_a47_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a47_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a47_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a15_a = DFFE(slaveregister_inst_adom_id_a47_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a47_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a15_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a15_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a29,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a31,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF37",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a229,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a205,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a96,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_a267,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg);

slaveregister_inst_adom_id_a31_a_a129_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a31_a_a129 = slaveregister_inst_adom_id_a31_a_a203 & slaveregister_inst_aMux_751_a22 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_adom_id_a31_a_a203,
	datab => slaveregister_inst_aMux_751_a22,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_acom_tx_data_a7_a_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_adom_id_a31_a_a129);

slaveregister_inst_adom_id_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a31_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a31_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a31_a = DFFE(slaveregister_inst_adom_id_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a31_a);

slaveregister_inst_adom_id_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a23_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a23_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a23_a = DFFE(slaveregister_inst_adom_id_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a23_a);

slaveregister_inst_adom_id_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a7_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a7_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a7_a = DFFE(slaveregister_inst_adom_id_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a7_a);

slaveregister_inst_adom_id_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a15_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a15_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a15_a = DFFE(slaveregister_inst_adom_id_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a15_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a15_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF4",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a31_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a23_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a31_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a23_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a);

slaveregister_inst_acom_ctrl_local_a3_a_a124_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a124 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a124);

slaveregister_inst_acom_tx_data_a7_a_a74_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a74 = !inst_ROC_aRST_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83 & slaveregister_inst_acommand_0_local_a30_a_a126 & slaveregister_inst_acom_ctrl_local_a3_a_a124

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_ROC_aRST_areg0,
	datab => slaveregister_inst_acom_tx_data_a7_a_a83,
	datac => slaveregister_inst_acommand_0_local_a30_a_a126,
	datad => slaveregister_inst_acom_ctrl_local_a3_a_a124,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a74);

slaveregister_inst_acom_tx_data_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a7_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst19_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst19 = dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst19);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a = DFFE(slaveregister_inst_atx_fifo_wr_areg0 $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a $ (slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a $ (slaveregister_inst_atx_fifo_wr_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a $ (slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a $ (slaveregister_inst_atx_fifo_wr_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a $ (slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a $ (slaveregister_inst_atx_fifo_wr_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a $ (slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_atx_fifo_wr_areg0,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a $ (slaveregister_inst_atx_fifo_wr_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_atx_fifo_wr_areg0,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a $ (slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3FC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , dcom_inst_aDC_Tx_chan_04_ainst19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => dcom_inst_aDC_Tx_chan_04_ainst19,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8 = !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a8);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 = dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a7_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12 = (dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7530",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_ct_aclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a43,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3FC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0 = !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a_a0);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_rdreq_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9 $ dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a $ (!dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C3CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a9,
	cin => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a7_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a $ timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT # !timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a $ !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a & !timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	cout => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a_aCOUT);

timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a_aCOUT $ timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	cin => timer_inst_asystime_cnt_rtl_343_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a);

dcom_inst_aDC_Tx_chan_04_ainst36_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst36 = dcom_inst_ainst1_aline_quiet_areg # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst36);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a47_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a46_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a45_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a44_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a43_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a42_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a41_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a40_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a39_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a38_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a37_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a36_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a35_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a34_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a33_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a32_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a31_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a30_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a29_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a28_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a27_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a26_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a25_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a24_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a23_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a22_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a21_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a20_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a19_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a18_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a17_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a16_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a15_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a14_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a13_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a12_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a11_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a10_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a9_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a8_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst38_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst38 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 # dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst38);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a47_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a46_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a45_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a44_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a43_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a42_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a41_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a40_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a39_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a38_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a37_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a36_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a35_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a34_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a33_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a32_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a31_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a30_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a29_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a28_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a27_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a26_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a25_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a24_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a23_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a22_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a21_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a20_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a19_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a18_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a17_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a16_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a15_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a14_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a13_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a12_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a11_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a10_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a9_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a8_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aaltr_temp_a42,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00016_aresult_node_a23,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a46_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a46_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a46_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a14_a = DFFE(slaveregister_inst_adom_id_a46_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a46_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a14_a);

slaveregister_inst_adom_id_a38_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a38_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a38_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a6_a = DFFE(slaveregister_inst_adom_id_a38_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a38_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a14_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst25_a14_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35);

slaveregister_inst_adom_id_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a30_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a30_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a30_a = DFFE(slaveregister_inst_adom_id_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a30_a);

slaveregister_inst_adom_id_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a22_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a22_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a22_a = DFFE(slaveregister_inst_adom_id_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a22_a);

slaveregister_inst_adom_id_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a14_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a14_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a14_a = DFFE(slaveregister_inst_adom_id_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a14_a);

slaveregister_inst_adom_id_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a6_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a6_a = DFFE(slaveregister_inst_adom_id_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a14_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst29_a14_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a30_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a22_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a30_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a22_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23);

slaveregister_inst_acom_tx_data_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a6_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a6_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a);

dcom_inst_aDC_CTRL_acmd_snd3_a147_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd3_a147 = dcom_inst_aDC_CTRL_asreg_a28 # dcom_inst_aDC_CTRL_asreg_a30 # dcom_inst_aDC_CTRL_asreg_a27 # dcom_inst_aDC_CTRL_asreg_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a28,
	datab => dcom_inst_aDC_CTRL_asreg_a30,
	datac => dcom_inst_aDC_CTRL_asreg_a27,
	datad => dcom_inst_aDC_CTRL_asreg_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd3_a147);

dcom_inst_aDC_CTRL_acmd_snd3_a156_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd3_a156 = dcom_inst_aDC_CTRL_aaltr_temp_a1955 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_acmd_snd3_a147

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1955,
	datad => dcom_inst_aDC_CTRL_acmd_snd3_a147,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd3_a156);

dcom_inst_aDC_CTRL_asend_ctrl_a63_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a63 = dcom_inst_aDC_CTRL_asreg_a20 & (dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a22,
	datad => dcom_inst_aDC_CTRL_asreg_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a63);

dcom_inst_aDC_CTRL_acmd_snd3_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd3_areg = DFFE(dcom_inst_aDC_CTRL_acmd_snd3_a156 # dcom_inst_aDC_CTRL_aaltr_temp_a2949 # dcom_inst_aDC_CTRL_asend_ctrl_a63 # dcom_inst_aDC_CTRL_aaltr_temp_a115, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd3_a156,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a2949,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_a63,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a115,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd3_areg);

dcom_inst_aDC_CTRL_asend_ctrl_a199_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a199 = !dcom_inst_aDC_CTRL_aaltr_temp_a115 & (!dcom_inst_aDC_CTRL_aaltr_temp_a3028 # !dcom_inst_aDC_CTRL_asreg_a16)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "003F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a16,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a3028,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a115,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a199);

dcom_inst_aDC_CTRL_asend_ctrl_a212_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a212 = !dcom_inst_aDC_CTRL_asreg_a32 & !dcom_inst_aDC_CTRL_asend_id_areg & !dcom_inst_aDC_CTRL_asreg_a24 & !dcom_inst_aDC_CTRL_asreg_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a32,
	datab => dcom_inst_aDC_CTRL_asend_id_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a24,
	datad => dcom_inst_aDC_CTRL_asreg_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a212);

dcom_inst_aDC_CTRL_aaltr_temp_a1973_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1973 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1973);

dcom_inst_aDC_CTRL_asend_ctrl_a49_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a49 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a49);

dcom_inst_aDC_CTRL_acmd_snd0_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_a22 = dcom_inst_aDC_CTRL_asreg_a16 & (dcom_inst_aDC_CTRL_asend_ctrl_a49 # dcom_inst_aDC_CTRL_aaltr_temp_a1973 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1973,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a49,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd0_a22);

dcom_inst_aDC_CTRL_acmd_snd0_a196_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_a196 = dcom_inst_aDC_CTRL_acmd_snd0_a22 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a27 # !dcom_inst_aDC_CTRL_asend_ctrl_a212)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_a212,
	datab => dcom_inst_aDC_CTRL_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_acmd_snd0_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd0_a196);

dcom_inst_aDC_CTRL_acmd_snd0_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_areg = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1955 # dcom_inst_aDC_CTRL_aaltr_temp_a84 # dcom_inst_aDC_CTRL_acmd_snd0_a196 # !dcom_inst_aDC_CTRL_asend_ctrl_a199, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1955,
	datab => dcom_inst_aDC_CTRL_asend_ctrl_a199,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a84,
	datad => dcom_inst_aDC_CTRL_acmd_snd0_a196,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd0_areg);

dcom_inst_aDC_CTRL_acmd_snd2_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a24 # !dcom_inst_aDC_CTRL_acmd_snd2_a46) # !dcom_inst_aDC_CTRL_acmd_snd2_a44, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0DFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd2_a46,
	datab => dcom_inst_aDC_CTRL_asreg_a24,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_acmd_snd2_a44,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd2_areg);

dcom_inst_aDC_CTRL_acmd_snd1_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_a14 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a24 # !dcom_inst_aDC_CTRL_arec_ctrl_a256)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a24,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a256,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd1_a14);

dcom_inst_aDC_CTRL_acmd_snd1_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_areg = DFFE(dcom_inst_aDC_CTRL_acmd_snd1_a14 # dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a20 # !dcom_inst_aDC_CTRL_acmd_snd1_a76, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd1_a76,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a20,
	datad => dcom_inst_aDC_CTRL_acmd_snd1_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd1_areg);

dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21 = dcom_inst_aDC_CTRL_acmd_snd2_areg $ dcom_inst_aDC_CTRL_acmd_snd1_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_acmd_snd2_areg,
	datad => dcom_inst_aDC_CTRL_acmd_snd1_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21);

dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 = A_nB_acombout $ dcom_inst_aDC_CTRL_acmd_snd3_areg $ dcom_inst_aDC_CTRL_acmd_snd0_areg $ !dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9669",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => A_nB_acombout,
	datab => dcom_inst_aDC_CTRL_acmd_snd3_areg,
	datac => dcom_inst_aDC_CTRL_acmd_snd0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a6_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a7_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD5D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFBB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aaltr_temp_a35,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00016_aresult_node_a23,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a29_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a29_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a29_a = DFFE(slaveregister_inst_adom_id_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a29_a);

slaveregister_inst_adom_id_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a21_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a21_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a21_a = DFFE(slaveregister_inst_adom_id_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a21_a);

slaveregister_inst_adom_id_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a13_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a13_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a13_a = DFFE(slaveregister_inst_adom_id_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a13_a);

slaveregister_inst_adom_id_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a5_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a5_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a5_a = DFFE(slaveregister_inst_adom_id_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a13_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a13_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a29_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a21_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7D5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst29_a29_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a21_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23);

slaveregister_inst_adom_id_a45_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a45_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a45_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a13_a = DFFE(slaveregister_inst_adom_id_a45_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a45_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a13_a);

slaveregister_inst_adom_id_a37_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a37_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a37_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a5_a = DFFE(slaveregister_inst_adom_id_a37_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a37_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a13_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a13_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35);

slaveregister_inst_acom_tx_data_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a5_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a5_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a5_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd3_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_CTRL_acmd_snd3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F55",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a5_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a6_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEAE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00012_aresult_node_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35 # dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF5D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00016_aresult_node_a23,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aaltr_temp_a35,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a20_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a20_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a20_a = DFFE(slaveregister_inst_adom_id_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a20_a);

slaveregister_inst_adom_id_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a28_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a28_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a28_a = DFFE(slaveregister_inst_adom_id_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a28_a);

slaveregister_inst_adom_id_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a12_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a12_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a12_a = DFFE(slaveregister_inst_adom_id_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a12_a);

slaveregister_inst_adom_id_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a4_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a4_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a4_a = DFFE(slaveregister_inst_adom_id_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a12_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a12_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a28_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a20_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a20_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a28_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23);

slaveregister_inst_adom_id_a36_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a36_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a36_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a4_a = DFFE(slaveregister_inst_adom_id_a36_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a36_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a4_a);

slaveregister_inst_adom_id_a44_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a44_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a44_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a12_a = DFFE(slaveregister_inst_adom_id_a44_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a44_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a12_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a12_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst25_a12_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35);

slaveregister_inst_acom_tx_data_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a4_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a4_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a4_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd2_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd2_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a4_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a5_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a5_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35 # dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00016_aresult_node_a23,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aaltr_temp_a35,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a35_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a35_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a35_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a3_a = DFFE(slaveregister_inst_adom_id_a35_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a35_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a3_a);

slaveregister_inst_adom_id_a43_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a43_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a43_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a11_a = DFFE(slaveregister_inst_adom_id_a43_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a43_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a11_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a11_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35);

slaveregister_inst_adom_id_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a27_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a27_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a27_a = DFFE(slaveregister_inst_adom_id_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a27_a);

slaveregister_inst_adom_id_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a19_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a19_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a19_a = DFFE(slaveregister_inst_adom_id_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a19_a);

slaveregister_inst_adom_id_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a11_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a11_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a11_a = DFFE(slaveregister_inst_adom_id_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a11_a);

slaveregister_inst_adom_id_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a3_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a3_a = DFFE(slaveregister_inst_adom_id_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a11_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a11_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a27_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a19_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a27_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a19_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23);

slaveregister_inst_acom_tx_data_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a3_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a3_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd1_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a,
	datab => dcom_inst_aDC_CTRL_acmd_snd1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a3_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a4_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a4_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD5D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aaltr_temp_a35,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00016_aresult_node_a23,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a42_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a42_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a42_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a10_a = DFFE(slaveregister_inst_adom_id_a42_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a42_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a10_a);

slaveregister_inst_adom_id_a34_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a34_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a34_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a2_a = DFFE(slaveregister_inst_adom_id_a34_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a34_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a10_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a10_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13);

slaveregister_inst_adom_id_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a26_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a26_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a26_a = DFFE(slaveregister_inst_adom_id_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a26_a);

slaveregister_inst_adom_id_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a18_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a18_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a18_a = DFFE(slaveregister_inst_adom_id_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a18_a);

slaveregister_inst_adom_id_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a2_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a2_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a2_a = DFFE(slaveregister_inst_adom_id_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a2_a);

slaveregister_inst_adom_id_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a10_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a10_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a10_a = DFFE(slaveregister_inst_adom_id_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a10_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a10_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF4",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a26_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a18_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a26_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a18_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23);

slaveregister_inst_acom_tx_data_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a2_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a2_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a2_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd0_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_CTRL_acmd_snd0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a2_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a3_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF8F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFB3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00018_aresult_node_a13,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00016_aresult_node_a23,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25);

slaveregister_inst_adom_id_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a17_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a17_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a17_a = DFFE(slaveregister_inst_adom_id_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a17_a);

slaveregister_inst_adom_id_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a25_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a25_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a25_a = DFFE(slaveregister_inst_adom_id_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a25_a);

slaveregister_inst_adom_id_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a9_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a9_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a9_a = DFFE(slaveregister_inst_adom_id_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a9_a);

slaveregister_inst_adom_id_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a1_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a1_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a1_a = DFFE(slaveregister_inst_adom_id_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a9_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a9_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a25_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a17_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a17_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst29_a25_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23);

slaveregister_inst_adom_id_a33_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a33_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a33_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a1_a = DFFE(slaveregister_inst_adom_id_a33_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a33_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a1_a);

slaveregister_inst_adom_id_a41_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a41_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a41_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a9_a = DFFE(slaveregister_inst_adom_id_a41_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a41_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a9_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF4",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst25_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst25_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34);

slaveregister_inst_acom_tx_data_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a1_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a1_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a1_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a1_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a9_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a9_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a2_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a9_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB3B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a9_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34 # dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00016_aresult_node_a23,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aaltr_temp_a34,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18);

slaveregister_inst_adom_id_a32_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a32_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a32_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a0_a = DFFE(slaveregister_inst_adom_id_a32_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a32_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a0_a);

slaveregister_inst_adom_id_a40_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a40_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a48_a_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a48_a_a128,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a40_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst25_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst25_a8_a = DFFE(slaveregister_inst_adom_id_a40_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_adom_id_a48_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a40_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_adom_id_a48_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst25_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst25_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst25_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst25_a8_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00018_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35);

slaveregister_inst_adom_id_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a16_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a16_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a16_a = DFFE(slaveregister_inst_adom_id_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a16_a);

slaveregister_inst_adom_id_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a24_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a24_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a24_a = DFFE(slaveregister_inst_adom_id_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_adom_id_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a24_a);

slaveregister_inst_adom_id_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a8_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a8_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a8_a = DFFE(slaveregister_inst_adom_id_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a8_a);

slaveregister_inst_adom_id_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_adom_id_a0_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_adom_id_a31_a_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_adom_id_a31_a_a129,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_adom_id_a0_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst29_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst29_a0_a = DFFE(slaveregister_inst_adom_id_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_adom_id_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst29_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a24_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst29_a16_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst29_a16_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst29_a24_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23);

slaveregister_inst_acom_tx_data_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a0_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a74)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a0_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|scfifo:scfifo_component|scfifo_9ej:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a0_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst19,
	we => slaveregister_inst_atx_fifo_wr_areg0,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & !A_nB_acombout # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7F4",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => A_nB_acombout,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a8_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a8_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rapcal_lh:inst28|tcwf_16x10:inst11|scfifo:scfifo_component|scfifo_sdl:auto_generated|a_dpfifo_vfj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 16,
	logical_ram_width => 10,
	address_width => 4,
	first_address => 0,
	last_address => 15,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "clock1",
	data_out_clear => "clear0",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => COM_AD_D_a0_a_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_avalid_rreq,
	we => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_avalid_wreq,
	re => VCC,
	clr0 => NOT_dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg) # !dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst38)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a # !dcom_inst_ainst1_aline_quiet_areg) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a & dcom_inst_ainst1_aline_quiet_areg & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , dcom_inst_aDC_Tx_chan_04_ainst36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a1_a,
	datac => dcom_inst_ainst1_aline_quiet_areg,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => dcom_inst_aDC_Tx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE4",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst30_alpm_shiftreg_component_adffs_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_shiftreg_component_adffs_a0_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21 = (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFB3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00012_aresult_node_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00014_aresult_node_a21,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18 = (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aaltr_temp_a35,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel2_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel3_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00016_aresult_node_a23,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 $ dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "6633",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a83,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3302",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21);

dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	datad => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aFCHK3_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a34,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a38,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13 = dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43 & (dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17) # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF0F",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65 = (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128)) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4544",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a65,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 = slaveregister_inst_atx_fifo_wr_areg0 $ (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A50F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg,
	datac => slaveregister_inst_atx_fifo_wr_areg0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_alsb : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a = CARRY(slaveregister_inst_atx_fifo_wr_areg0 $ !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FC3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00006 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a $ slaveregister_inst_atx_fifo_wr_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00008 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a $ !slaveregister_inst_atx_fifo_wr_areg0))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00010 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a $ slaveregister_inst_atx_fifo_wr_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00012 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a $ !slaveregister_inst_atx_fifo_wr_areg0))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00014 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a $ slaveregister_inst_atx_fifo_wr_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00016 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a $ !slaveregister_inst_atx_fifo_wr_areg0))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00018 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a $ slaveregister_inst_atx_fifo_wr_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00020 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a $ !slaveregister_inst_atx_fifo_wr_areg0))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_a_a00022 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a) # (!dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a $ dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_athe_carries_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	sload => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_aaltr_temp_a28,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a);

slaveregister_inst_ai_a3007_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3007 = !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3007);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144 # !dcom_inst_aDC_Tx_chan_04_ainst19 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a144,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165 # !slaveregister_inst_ai_a3007)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a3007,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a165,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118 = (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a & slaveregister_inst_atx_fifo_wr_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => slaveregister_inst_atx_fifo_wr_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76 = dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst19 & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118 & dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5540",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a76,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full);

dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26 # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # slaveregister_inst_atx_fifo_wr_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a26,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	datad => slaveregister_inst_atx_fifo_wr_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty);

dcom_inst_aDC_CTRL_aaltr_temp_a84_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a84 = slaveregister_inst_acom_ctrl_local_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_CTRL_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a84);

dcom_inst_aDC_CTRL_acmd_snd2_a44_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a44 = !dcom_inst_aDC_CTRL_aaltr_temp_a84 & !dcom_inst_aDC_CTRL_aaltr_temp_a1955 & !dcom_inst_aDC_CTRL_aaltr_temp_a78

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a84,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1955,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a78,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a44);

dcom_inst_aDC_CTRL_acmd_snd1_a76_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_a76 = dcom_inst_aDC_CTRL_acmd_snd2_a44 & (!dcom_inst_aDC_CTRL_asreg_a22 & !dcom_inst_aDC_CTRL_asreg_a33 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "02AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd2_a44,
	datab => dcom_inst_aDC_CTRL_asreg_a22,
	datac => dcom_inst_aDC_CTRL_asreg_a33,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd1_a76);

dcom_inst_aDC_CTRL_asend_ctrl_a44_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a44 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a29 # !dcom_inst_aDC_CTRL_arec_ctrl_a256 # !dcom_inst_aDC_CTRL_asend_ctrl_a212)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_a212,
	datab => dcom_inst_aDC_CTRL_asreg_a29,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a256,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a44);

dcom_inst_aDC_CTRL_asend_ctrl_a260_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a260 = dcom_inst_aDC_CTRL_asend_ctrl_a63 # dcom_inst_aDC_CTRL_asreg_a16 & (dcom_inst_aDC_CTRL_aaltr_temp_a1973 # dcom_inst_aDC_CTRL_asend_ctrl_a49)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a16,
	datab => dcom_inst_aDC_CTRL_asend_ctrl_a63,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1973,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a49,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a260);

dcom_inst_aDC_CTRL_asend_ctrl_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_areg = DFFE(dcom_inst_aDC_CTRL_asend_ctrl_a44 # dcom_inst_aDC_CTRL_asend_ctrl_a260 # !dcom_inst_aDC_CTRL_asend_ctrl_a199 # !dcom_inst_aDC_CTRL_acmd_snd1_a76, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd1_a76,
	datab => dcom_inst_aDC_CTRL_asend_ctrl_a199,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_a44,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a260,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asend_ctrl_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55 = dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_CTRL_asend_id_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_CTRL_asend_id_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55);

dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56 # dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55 # dcom_inst_aDC_CTRL_asend_data_areg & dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_data_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a56,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a55,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg);

dcom_inst_aDC_CTRL_asend_data_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_data_a17 = dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22 & (dcom_inst_aDC_CTRL_asreg_a18 # dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & dcom_inst_aDC_CTRL_asreg_a16)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a22,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_CTRL_asreg_a16,
	datad => dcom_inst_aDC_CTRL_asreg_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_data_a17);

dcom_inst_aDC_CTRL_asend_data_a102_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_data_a102 = dcom_inst_aDC_CTRL_asreg_a32 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_CTRL_asreg_a33 # dcom_inst_aDC_CTRL_asreg_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a33,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_CTRL_asreg_a32,
	datad => dcom_inst_aDC_CTRL_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_data_a102);

dcom_inst_aDC_CTRL_asend_data_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_data_areg = DFFE(dcom_inst_aDC_CTRL_asend_data_a17 # dcom_inst_aDC_CTRL_asend_data_a102 # dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asend_id_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asend_id_areg,
	datac => dcom_inst_aDC_CTRL_asend_data_a17,
	datad => dcom_inst_aDC_CTRL_asend_data_a102,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asend_data_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 = DFFE(dcom_inst_aDC_CTRL_asend_data_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg # !dcom_inst_aDC_CTRL_asend_data_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_data_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3851,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 # dcom_inst_aDC_CTRL_atcal_data_areg # dcom_inst_aDC_CTRL_asend_ctrl_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5554",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_CTRL_atcal_data_areg,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12);

dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & (dcom_inst_aDC_CTRL_atcal_data_areg # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_CTRL_atcal_data_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8 # !dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aTC_RX_TIME_a8,
	datab => dcom_inst_aDC_Tx_chan_04_ainst33_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst32_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 & (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246 = dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192 # !dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a39,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a3850,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a46,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a192,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & (dcom_inst_aDC_CTRL_asend_ctrl_areg # dcom_inst_aDC_CTRL_atcal_data_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_CTRL_atcal_data_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a40,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229 = dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246 # dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a246,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a187,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a42,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a41,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217 = dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23 & (dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F00",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a43,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aCMD_a23,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258 = (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37 & !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a128,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a37,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a141,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a217,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a229,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a93,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a163,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a258,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2030",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aaltr_temp_a144,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCEE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXCNT_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a45,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44);

dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "45CF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	datad => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56);

dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63 = (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28 & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44) # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33F7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a44,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a28,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a56,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aPCT_a63,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a36,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16 & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg # dcom_inst_aDC_CTRL_asreg_a21) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg # dcom_inst_aDC_CTRL_asreg_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a16,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg & dcom_inst_aDC_CTRL_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_atcwf_aclr_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17 # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & (dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out) # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14,
	datab => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst11_ascfifo_component_aauto_generated_adffe_af,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14);

dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14 & dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_asreg_a14,
	datad => dcom_inst_aDC_Rx_chan_04_ainst28_ainst2_alpm_compare_component_acomparator_acmp_end_aagb_out,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg);

dcom_inst_aDC_CTRL_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a19 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & (dcom_inst_aDC_CTRL_asreg_a21 # !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19) # !dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & !dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datab => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a21,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a19);

dcom_inst_aDC_CTRL_asreg_a31_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a31 = DFFE(dcom_inst_aDC_CTRL_asreg_a31 & (dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19 # !dcom_inst_ainst1_apulse_sent_areg) # !dcom_inst_aDC_CTRL_asreg_a31 & dcom_inst_ainst1_aline_quiet_areg & dcom_inst_aDC_CTRL_asreg_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a31,
	datab => dcom_inst_ainst1_aline_quiet_areg,
	datac => dcom_inst_ainst1_apulse_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a31);

dcom_inst_aDC_CTRL_aaltr_temp_a2297_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a2297 = dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg & dcom_inst_aDC_CTRL_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst28_ainst6_arx_time_lat_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a2297);

dcom_inst_aDC_CTRL_atcal_psnd_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_atcal_psnd_areg = DFFE(dcom_inst_aDC_CTRL_asreg_a19 # dcom_inst_aDC_CTRL_aaltr_temp_a2297 # !dcom_inst_ainst1_apulse_sent_areg & dcom_inst_aDC_CTRL_asreg_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a74, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_apulse_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a31,
	datac => dcom_inst_aDC_CTRL_asreg_a19,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a2297,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a74,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_atcal_psnd_areg);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_CTRL_atcal_psnd_areg, , )
-- dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_CTRL_atcal_psnd_areg,
	sclr => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_a_a00023_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_ainst1_aaltr_temp_a248_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a248 = !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a & !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datac => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a5_a,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_aaltr_temp_a248);

dcom_inst_ainst1_aaltr_temp_a39_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_aaltr_temp_a39 = dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_ainst1_aaltr_temp_a167 & dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_ainst1_aaltr_temp_a167,
	datad => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_ainst1_aaltr_temp_a39);

dcom_inst_ainst1_al_pulse_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_al_pulse_areg = DFFE(dcom_inst_ainst1_aaltr_temp_a39 # dcom_inst_ainst1_al_pulse_areg & (!dcom_inst_ainst1_aaltr_temp_a166 # !dcom_inst_ainst1_aaltr_temp_a248), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF70",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_aaltr_temp_a248,
	datab => dcom_inst_ainst1_aaltr_temp_a166,
	datac => dcom_inst_ainst1_al_pulse_areg,
	datad => dcom_inst_ainst1_aaltr_temp_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_al_pulse_areg);

slaveregister_inst_acom_ctrl_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725 = slaveregister_inst_acom_ctrl_local_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF37",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => slaveregister_inst_acom_ctrl_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725);

dcom_inst_ainst1_ah_pulse_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_ainst1_ah_pulse_areg = DFFE(dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_ainst1_ah_pulse_areg & (!dcom_inst_ainst1_aaltr_temp_a167 # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a) # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a & (dcom_inst_ainst1_ah_pulse_areg # !dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_ainst1_aaltr_temp_a167), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "71F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_ainst1_atime_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_ainst1_ah_pulse_areg,
	datad => dcom_inst_ainst1_aaltr_temp_a167,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_ainst1_ah_pulse_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 & (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "070F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxcteq18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a = DFFE(!dcom_inst_aDC_CTRL_asend_ctrl_areg # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a & (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00024_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00022_a_a00020_aresult_node_a18,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00020_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a & (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00018_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00016_a_a00020_aresult_node_a18,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00014_a_a00020_aresult_node_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00012_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a & (dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst17_alpm_mux_component_a_a00010_a_a00020_aresult_node_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929 = dcom_inst_ainst1_ah_pulse_areg # slaveregister_inst_acom_ctrl_local_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_ah_pulse_areg,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a739_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a739 = !dcom_inst_ainst1_al_pulse_areg & (dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929 # dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5504",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_al_pulse_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a725,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a929,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a739);

dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0507",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909 = !slaveregister_inst_acom_ctrl_local_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751 = !dcom_inst_ainst1_al_pulse_areg & (dcom_inst_ainst1_ah_pulse_areg # dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11 & dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_ah_pulse_areg,
	datab => dcom_inst_ainst1_al_pulse_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11,
	datad => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899 = dcom_inst_ainst1_al_pulse_areg & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_ainst1_ah_pulse_areg # !dcom_inst_ainst1_al_pulse_areg & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_ainst1_ah_pulse_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "444F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_al_pulse_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_ainst1_ah_pulse_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899);

dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a904_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a904 = dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909 & (dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899 # dcom_inst_ainst1_ah_pulse_areg $ dcom_inst_ainst1_al_pulse_areg) # !dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909 & (dcom_inst_ainst1_ah_pulse_areg $ dcom_inst_ainst1_al_pulse_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE3C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a909,
	datab => dcom_inst_ainst1_ah_pulse_areg,
	datac => dcom_inst_ainst1_al_pulse_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a904);

dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17 = !dcom_inst_ainst1_ah_pulse_areg & slaveregister_inst_acom_ctrl_local_a3_a & !dcom_inst_ainst1_al_pulse_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_ainst1_ah_pulse_areg,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => dcom_inst_ainst1_al_pulse_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17);

dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a7_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a7 = dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17 & (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a7);

dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a10 = dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11 & dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a11,
	datad => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a10);

atwd0_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_aOutputEnable_areg0 & (!atwd0_ainst_atwd_control_areduce_or_147_a1 # !atwd0_ainst_atwd_control_areduce_or_156_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_156_a1,
	datab => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datad => atwd0_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aOutputEnable_areg0);

atwd0_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_high = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_acounterclk_high & (!atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_165_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_high,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_high);

atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a11 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a8,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63);

atwd0_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_low = DFFE(atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63 # atwd0_ainst_atwd_control_acounterclk_low & (!atwd0_ainst_atwd_control_areduce_or_147_a0 # !atwd0_ainst_atwd_control_areduce_or_165_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DCFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_165_a0,
	datab => atwd0_ainst_atwd_control_aSelect_176_rtl_66_a63,
	datac => atwd0_ainst_atwd_control_acounterclk_low,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_low);

inst_pll4x_aaltclklock_component_apll_aI : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	effective_phase_shift => -766,
	effective_clk1_delay => 10361,
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 4,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 5,
	lock_high => 5,
	invalid_lock_multiplier => 5,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing")
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk1 => inst_pll4x_aaltclklock_component_aoutclock1);

atwd0_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acclk = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acclk & !atwd0_ainst_atwd_control_acounterclk_low, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_acclk,
	datad => atwd0_ainst_atwd_control_acounterclk_low,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acclk);

atwd0_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acclk & !atwd0_ainst_atwd_control_acounterclk_low, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_acclk,
	datad => atwd0_ainst_atwd_control_acounterclk_low,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aCounterClock_areg0);

atwd0_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_aShiftClock_areg0 & !atwd0_ainst_atwd_readout_areduce_or_143_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	datad => atwd0_ainst_atwd_readout_areduce_or_143_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aShiftClock_areg0);

atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25);

atwd0_ainst_atwd_control_areduce_or_147_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_147_a2 = atwd0_ainst_atwd_control_areduce_or_147_a0 & !atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_areduce_or_147_a0,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_147_a2);

atwd0_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd0_ainst_atwd_control_aRampSet_areg0 & (!atwd0_ainst_atwd_control_areduce_or_147_a2 # !atwd0_ainst_atwd_control_areduce_or_147_a1) # !atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3BBB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aRampSet_areg0,
	datab => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25,
	datac => atwd0_ainst_atwd_control_areduce_or_147_a1,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aRampSet_areg0);

atwd0_ainst_atwd_control_areduce_or_150_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_150 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_control_areduce_or_150_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a10,
	datad => atwd0_ainst_atwd_control_areduce_or_150_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_150);

atwd0_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_aReadWrite_areg0 & atwd0_ainst_atwd_control_areduce_or_150, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aReadWrite_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_150,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aReadWrite_areg0);

atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10 = atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10);

atwd0_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_aAnalogReset_areg0 & atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10 # !atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a25,
	datab => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_aSelect_154_rtl_52_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aAnalogReset_areg0);

atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41);

atwd0_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalReset_areg0 & (atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41 # !atwd0_ainst_atwd_control_areduce_or_156_a0) # !atwd0_ainst_atwd_control_areduce_or_180_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DD5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_180_a0,
	datab => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	datac => atwd0_ainst_atwd_control_areduce_or_156_a0,
	datad => atwd0_ainst_atwd_control_aSelect_145_rtl_53_a41,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalReset_areg0);

atwd0_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_aDigitalSet_areg0 & !atwd0_ainst_atwd_control_areduce_or_156_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_156_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalSet_areg0);

atwd1_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_aOutputEnable_areg0 & (!atwd1_ainst_atwd_control_areduce_or_147_a1 # !atwd1_ainst_atwd_control_areduce_or_156_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF70",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_156_a1,
	datab => atwd1_ainst_atwd_control_areduce_or_147_a1,
	datac => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	datad => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aOutputEnable_areg0);

atwd1_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_high = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_acounterclk_high & (!atwd1_ainst_atwd_control_areduce_or_165_a0 # !atwd1_ainst_atwd_control_areduce_or_147_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_areduce_or_165_a0,
	datad => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_high);

atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63);

atwd1_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_low = DFFE(atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63 # atwd1_ainst_atwd_control_acounterclk_low & (!atwd1_ainst_atwd_control_areduce_or_165_a0 # !atwd1_ainst_atwd_control_areduce_or_147_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF2A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datab => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd1_ainst_atwd_control_areduce_or_165_a0,
	datad => atwd1_ainst_atwd_control_aSelect_176_rtl_68_a63,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_low);

atwd1_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acclk = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F1F1",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datab => atwd1_ainst_atwd_control_acclk,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acclk);

atwd1_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acounterclk_low & !atwd1_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_acounterclk_low,
	datad => atwd1_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aCounterClock_areg0);

atwd1_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_aShiftClock_areg0 & !atwd1_ainst_atwd_readout_areduce_or_143_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aShiftClock_areg0);

atwd1_ainst_atwd_control_areduce_or_147_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_147_a2 = !atwd1_ainst_atwd_control_astate_a11 & atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_147_a2);

atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25 = !atwd1_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25);

atwd1_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd1_ainst_atwd_control_aRampSet_areg0 & (!atwd1_ainst_atwd_control_areduce_or_147_a1 # !atwd1_ainst_atwd_control_areduce_or_147_a2) # !atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_147_a2,
	datab => atwd1_ainst_atwd_control_aRampSet_areg0,
	datac => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_147_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aRampSet_areg0);

atwd1_ainst_atwd_control_areduce_or_150_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_150 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a19 # !atwd1_ainst_atwd_control_areduce_or_150_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_150_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_150);

atwd1_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_aReadWrite_areg0 & atwd1_ainst_atwd_control_areduce_or_150, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_aReadWrite_areg0,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_150,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aReadWrite_areg0);

atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10 = atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_147_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_areduce_or_147_a0,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10);

atwd1_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_aAnalogReset_areg0 & atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10 # !atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDF5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a25,
	datab => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_aSelect_154_rtl_61_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aAnalogReset_areg0);

atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a13 # atwd1_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd1_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41);

atwd1_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalReset_areg0 & (atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41 # !atwd1_ainst_atwd_control_areduce_or_156_a0) # !atwd1_ainst_atwd_control_areduce_or_180_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F575",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_180_a0,
	datab => atwd1_ainst_atwd_control_areduce_or_156_a0,
	datac => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	datad => atwd1_ainst_atwd_control_aSelect_145_rtl_62_a41,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalReset_areg0);

atwd1_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15 # !atwd1_ainst_atwd_control_areduce_or_156_a1 & atwd1_ainst_atwd_control_aDigitalSet_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_156_a1,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	datad => atwd1_ainst_atwd_control_astate_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalSet_areg0);

MultiSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_MultiSPE,
	combout => MultiSPE_acombout);

inst_hit_counter_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE0 = DFFE(MultiSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => MultiSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE0);

inst_hit_counter_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE1 = DFFE(inst_hit_counter_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE1);

inst_hit_counter_aMultiSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE_nl_areg0 = DFFE(!inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE_nl_areg0);

inst_hit_counter_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE0 = DFFE(OneSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => OneSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE0);

inst_hit_counter_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE1 = DFFE(inst_hit_counter_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE1);

inst_hit_counter_aOneSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE_nl_areg0 = DFFE(!inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE_nl_areg0);

inst_fe_testpulse_aFE_TEST_PULSE_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aFE_TEST_PULSE_areg0 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_aFE_TEST_PULSE_areg0);

slaveregister_inst_acommand_0_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a24_a);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a = DFFE(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT);

slaveregister_inst_acommand_1_local_a0_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a_a32 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a3_a_a126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a3_a_a126,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_1_local_a0_a_a32);

slaveregister_inst_acommand_1_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a17_a);

slaveregister_inst_acommand_1_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a16_a);

inst_fe_testpulse_aMux_5_rtl_502_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_502_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a1_a,
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a0_a,
	datac => slaveregister_inst_acommand_1_local_a16_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_502_a0);

inst_fe_testpulse_aMux_5_rtl_502_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_502_a1 = inst_fe_testpulse_aMux_5_rtl_502_a0 & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_502_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a2_a,
	datad => inst_fe_testpulse_aMux_5_rtl_502_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_502_a1);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_503_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_503_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a4_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_503_a0);

inst_fe_testpulse_aMux_5_rtl_503_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_503_a1 = inst_fe_testpulse_aMux_5_rtl_503_a0 & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_503_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a7_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a5_a,
	datad => inst_fe_testpulse_aMux_5_rtl_503_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_503_a1);

slaveregister_inst_acommand_1_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a19_a);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a $ !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a & !inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a,
	cout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a = DFFE(inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a_aCOUT $ inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a,
	cin => inst_fe_testpulse_acnt_rtl_349_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a);

inst_fe_testpulse_aMux_5_rtl_501_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_501_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a & !slaveregister_inst_acommand_1_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a12_a,
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a14_a,
	datac => slaveregister_inst_acommand_1_local_a16_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_501_a0);

inst_fe_testpulse_aMux_5_rtl_501_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_501_a1 = inst_fe_testpulse_aMux_5_rtl_501_a0 & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_501_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a16_a,
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a15_a,
	datac => inst_fe_testpulse_aMux_5_rtl_501_a0,
	datad => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_501_a1);

slaveregister_inst_acommand_1_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a18_a);

inst_fe_testpulse_aMux_5_rtl_500_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_500_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a9_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a8_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_500_a0);

inst_fe_testpulse_aMux_5_rtl_500_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_500_a1 = inst_fe_testpulse_aMux_5_rtl_500_a0 & (inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_500_a0 & inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a & slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a10_a,
	datab => inst_fe_testpulse_acnt_rtl_349_awysi_counter_asload_path_a11_a,
	datac => inst_fe_testpulse_aMux_5_rtl_500_a0,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_500_a1);

inst_fe_testpulse_aMux_5_rtl_499_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_499_a0 = slaveregister_inst_acommand_1_local_a18_a & (inst_fe_testpulse_aMux_5_rtl_501_a1 # slaveregister_inst_acommand_1_local_a19_a) # !slaveregister_inst_acommand_1_local_a18_a & inst_fe_testpulse_aMux_5_rtl_500_a1 & !slaveregister_inst_acommand_1_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_501_a1,
	datab => slaveregister_inst_acommand_1_local_a18_a,
	datac => inst_fe_testpulse_aMux_5_rtl_500_a1,
	datad => slaveregister_inst_acommand_1_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_499_a0);

inst_fe_testpulse_acnt_o_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_o = DFFE(inst_fe_testpulse_aMux_5_rtl_499_a0 & (inst_fe_testpulse_aMux_5_rtl_503_a1 # !slaveregister_inst_acommand_1_local_a19_a) # !inst_fe_testpulse_aMux_5_rtl_499_a0 & inst_fe_testpulse_aMux_5_rtl_502_a1 & slaveregister_inst_acommand_1_local_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_aMux_5_rtl_502_a1,
	datab => inst_fe_testpulse_aMux_5_rtl_503_a1,
	datac => slaveregister_inst_acommand_1_local_a19_a,
	datad => inst_fe_testpulse_aMux_5_rtl_499_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_o);

inst_fe_testpulse_acnt_oo_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_oo = DFFE(inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_oo);

inst_fe_testpulse_atick_old_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old = DFFE(inst_fe_testpulse_acnt_oo $ inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_oo,
	datad => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old);

inst_fe_testpulse_atick_old0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old0 = DFFE(inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old0);

inst_fe_testpulse_atick_old1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old1 = DFFE(inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old1);

inst_fe_testpulse_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a0 = inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_ai_a0);

inst_fe_testpulse_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a5 = DFFE(!inst_fe_testpulse_atick_old1 & !inst_fe_testpulse_atick_old0 & !inst_fe_testpulse_ai_a0 & !inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_atick_old1,
	datab => inst_fe_testpulse_atick_old0,
	datac => inst_fe_testpulse_ai_a0,
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_ai_a5);

slaveregister_inst_acommand_0_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a30_a);

inst_fe_r2r_areduce_nor_17_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_17 = inst_fe_r2r_acntp_a2_a # inst_fe_r2r_acntp_a1_a # inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_17);

inst_fe_r2r_ai_a2832_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2832 = inst_fe_r2r_astate_a9 & inst_fe_r2r_areduce_nor_17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_areduce_nor_17,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2832);

inst_fe_r2r_ai_a285_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a285 = !inst_fe_r2r_astate_a8 & (!inst_fe_r2r_areduce_nor_7 # !inst_fe_r2r_acntp_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "005F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_areduce_nor_7,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a285);

inst_fe_r2r_ai_a2836_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2836 = inst_fe_r2r_astate_a8 & !inst_fe_r2r_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2836);

inst_fe_r2r_ai_a1482_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1482 = inst_fe_r2r_astate_a10 # inst_fe_r2r_astate_a11 & !inst_fe_r2r_areduce_nor_43_a0 # !inst_fe_r2r_ai_a2836

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3FB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datab => inst_fe_r2r_ai_a2836,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_areduce_nor_43_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1482);

inst_fe_r2r_ai_a321_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a321 = inst_fe_r2r_astate_a10 & (!inst_fe_r2r_acntn_a0_a # !inst_fe_r2r_areduce_nor_33)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_areduce_nor_33,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a321);

inst_fe_r2r_ai_a320_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a320 = inst_fe_r2r_ai_a321 # inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_ai_a2836 # !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_ai_a2831

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF74",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2836,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_ai_a2831,
	datad => inst_fe_r2r_ai_a321,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a320);

inst_fe_r2r_acntn_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & inst_fe_r2r_ai_a320, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a320,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a0_a);

inst_fe_r2r_ai_a297_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a297 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a # !inst_fe_r2r_acntn_a1_a) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F878",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a297);

inst_fe_r2r_aadd_45_rtl_281_a60_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_45_rtl_281_a60 = !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_45_rtl_281_a60);

inst_fe_r2r_ai_a2911_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2911 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_ai_a2831 & !inst_fe_r2r_aadd_45_rtl_281_a60 # !inst_fe_r2r_ai_a2836) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_ai_a2831 & inst_fe_r2r_aadd_45_rtl_281_a60

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "48EA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_ai_a2831,
	datac => inst_fe_r2r_aadd_45_rtl_281_a60,
	datad => inst_fe_r2r_ai_a2836,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2911);

inst_fe_r2r_acntn_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2911 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a297), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_ai_a297,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2911,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a2_a);

inst_fe_r2r_ai_a1490_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1490 = inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1490);

inst_fe_r2r_acntn_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a1490 # inst_fe_r2r_acntn_a3_a & inst_fe_r2r_ai_a1482), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a,
	datab => inst_fe_r2r_acntn_a3_a,
	datac => inst_fe_r2r_ai_a1482,
	datad => inst_fe_r2r_ai_a1490,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a3_a);

inst_fe_r2r_areduce_nor_33_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_33 = !inst_fe_r2r_acntn_a2_a # !inst_fe_r2r_acntn_a0_a # !inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a3_a,
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_33);

inst_fe_r2r_ai_a231_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a231 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_astate_a10 & inst_fe_r2r_areduce_nor_33 # !inst_fe_r2r_areduce_nor_17) # !inst_fe_r2r_astate_a9 & inst_fe_r2r_astate_a10 & inst_fe_r2r_areduce_nor_33

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_areduce_nor_17,
	datad => inst_fe_r2r_areduce_nor_33,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a231);

inst_fe_r2r_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a10 = DFFE(slaveregister_inst_acommand_0_local_a30_a & inst_fe_r2r_ai_a231, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a231,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a10);

inst_fe_r2r_ai_a306_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a306 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E666",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a2_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a306);

inst_fe_r2r_ai_a2921_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2921 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_acntn_a0_a & inst_fe_r2r_ai_a2831 # !inst_fe_r2r_ai_a2836) # !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_ai_a2831

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "90BA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_ai_a2831,
	datad => inst_fe_r2r_ai_a2836,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2921);

inst_fe_r2r_acntn_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2921 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a306), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_ai_a306,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2921,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a1_a);

inst_fe_r2r_areduce_nor_43_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_43_a0 = !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_43_a0);

inst_fe_r2r_ai_a2831_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2831 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_areduce_nor_43_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_areduce_nor_43_a0,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2831);

inst_fe_r2r_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a11 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2831 # inst_fe_r2r_astate_a10 & !inst_fe_r2r_areduce_nor_33), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2831,
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_areduce_nor_33,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a11);

inst_fe_r2r_ai_a2835_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2835 = !inst_fe_r2r_astate_a11 & !inst_fe_r2r_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2835);

inst_fe_r2r_ai_a284_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a284 = inst_fe_r2r_ai_a285 # inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_ai_a2835 # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_ai_a2832

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2832,
	datab => inst_fe_r2r_ai_a285,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_ai_a2835,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a284);

inst_fe_r2r_acntp_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & inst_fe_r2r_ai_a284, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a284,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a0_a);

inst_fe_r2r_ai_a270_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a270 = inst_fe_r2r_acntp_a0_a & (inst_fe_r2r_acntp_a3_a & inst_fe_r2r_acntp_a2_a # !inst_fe_r2r_acntp_a1_a) # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC3C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a270);

inst_fe_r2r_ai_a2881_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2881 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_ai_a2832 & inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_ai_a2835) # !inst_fe_r2r_acntp_a1_a & inst_fe_r2r_ai_a2832 & !inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A272",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_ai_a2835,
	datac => inst_fe_r2r_ai_a2832,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2881);

inst_fe_r2r_acntp_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2881 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a270), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_ai_a270,
	datad => inst_fe_r2r_ai_a2881,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a1_a);

inst_fe_r2r_ai_a261_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a261 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_acntp_a1_a) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F788",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a3_a,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a261);

inst_fe_r2r_aadd_19_rtl_280_a60_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_19_rtl_280_a60 = !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_19_rtl_280_a60);

inst_fe_r2r_ai_a2871_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2871 = inst_fe_r2r_acntp_a2_a & (!inst_fe_r2r_aadd_19_rtl_280_a60 & inst_fe_r2r_ai_a2832 # !inst_fe_r2r_ai_a2835) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_aadd_19_rtl_280_a60 & inst_fe_r2r_ai_a2832

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "73A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aadd_19_rtl_280_a60,
	datab => inst_fe_r2r_ai_a2835,
	datac => inst_fe_r2r_ai_a2832,
	datad => inst_fe_r2r_acntp_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2871);

inst_fe_r2r_acntp_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2871 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a261), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a261,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2871,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a2_a);

inst_fe_r2r_areduce_nor_7_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_7 = !inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a0_a # !inst_fe_r2r_acntp_a1_a # !inst_fe_r2r_acntp_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_7);

inst_fe_r2r_aSelect_63_rtl_293_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_63_rtl_293_a1 = inst_fe_r2r_astate_a11 & !inst_fe_r2r_acntn_a3_a & inst_fe_r2r_areduce_nor_43_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_areduce_nor_43_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_63_rtl_293_a1);

inst_fe_r2r_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a8 = DFFE(slaveregister_inst_acommand_0_local_a30_a & !inst_fe_r2r_aSelect_63_rtl_293_a1 & (inst_fe_r2r_astate_a8 # !inst_fe_r2r_areduce_nor_7), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00B0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_areduce_nor_7,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_aSelect_63_rtl_293_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a8);

inst_fe_r2r_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a9 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2832 # !inst_fe_r2r_astate_a8 & !inst_fe_r2r_areduce_nor_7), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F010",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_areduce_nor_7,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2832,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a9);

inst_fe_r2r_areduce_nor_17_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_areduce_nor_17_a0 = !inst_fe_r2r_acntp_a2_a & !inst_fe_r2r_acntp_a1_a & !inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_areduce_nor_17_a0);

inst_fe_r2r_ai_a942_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a942 = inst_fe_r2r_astate_a9 & !inst_fe_r2r_areduce_nor_17_a0 # !inst_fe_r2r_ai_a2835 # !inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3BFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_areduce_nor_17_a0,
	datad => inst_fe_r2r_ai_a2835,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a942);

inst_fe_r2r_ai_a950_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a950 = inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_acntp_a2_a,
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a950);

inst_fe_r2r_acntp_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a950 # inst_fe_r2r_ai_a942 & inst_fe_r2r_acntp_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a942,
	datab => inst_fe_r2r_ai_a950,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a3_a);

inst_fe_r2r_aFE_PULSER_P_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 = DFFE(inst_fe_r2r_acntp_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0);

inst_fe_r2r_ai_a46_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a46 = DFFE(!slaveregister_inst_acommand_0_local_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_ai_a46);

inst_fe_r2r_aFE_PULSER_P_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 = DFFE(inst_fe_r2r_acntp_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 = DFFE(inst_fe_r2r_acntp_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 = DFFE(inst_fe_r2r_acntn_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 = DFFE(inst_fe_r2r_acntn_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 = DFFE(inst_fe_r2r_acntn_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 = DFFE(inst_fe_r2r_acntn_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 = DFFE(inst_fe_r2r_acntp_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0);

slaveregister_inst_acommand_0_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a28_a);

inst_r2r_aup_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup_a0 = slaveregister_inst_acommand_0_local_a28_a & inst_r2r_ai_a250

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_ai_a250,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aup_a0);

inst_r2r_aup_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup = DFFE(!inst_r2r_aup, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_r2r_aup_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_aup,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_r2r_aup_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aup);

inst_r2r_aadd_11_rtl_340_rtl_916_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a0 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a0,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT);

inst_r2r_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a0_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a0_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a0,
	datad => inst_r2r_ai_a250,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a0_a);

inst_r2r_aadd_11_rtl_340_rtl_916_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a1 = inst_r2r_aup $ inst_r2r_acnt_a1_a $ !inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT
-- inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT = CARRY(inst_r2r_aup & (!inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT # !inst_r2r_acnt_a1_a) # !inst_r2r_aup & !inst_r2r_acnt_a1_a & !inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a1,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT);

inst_r2r_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a1_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a1_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a1,
	datad => inst_r2r_ai_a250,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a1_a);

inst_r2r_aadd_11_rtl_340_rtl_916_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a2 = inst_r2r_aup $ inst_r2r_acnt_a2_a $ inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT
-- inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT = CARRY(inst_r2r_aup & inst_r2r_acnt_a2_a & !inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT # !inst_r2r_aup & (inst_r2r_acnt_a2_a # !inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a2,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT);

inst_r2r_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a2_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a2_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a2,
	datad => inst_r2r_ai_a250,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a2_a);

inst_r2r_aadd_11_rtl_340_rtl_916_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a3 = inst_r2r_acnt_a3_a $ inst_r2r_aup $ !inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT
-- inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT = CARRY(inst_r2r_acnt_a3_a & inst_r2r_aup & !inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT # !inst_r2r_acnt_a3_a & (inst_r2r_aup # !inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a3,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT);

inst_r2r_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a3_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a3_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a3), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a3,
	datad => inst_r2r_ai_a250,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a3_a);

inst_r2r_aadd_11_rtl_340_rtl_916_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a4 = inst_r2r_acnt_a4_a $ inst_r2r_aup $ inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT
-- inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT = CARRY(inst_r2r_acnt_a4_a & (!inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT # !inst_r2r_aup) # !inst_r2r_acnt_a4_a & !inst_r2r_aup & !inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => inst_r2r_aup,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a4,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT);

inst_r2r_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a4_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a4_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a4), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a4,
	datad => inst_r2r_ai_a250,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a4_a);

inst_r2r_ai_a211_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a211 = !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a3_a # !inst_r2r_acnt_a4_a # !inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_acnt_a4_a,
	datac => inst_r2r_acnt_a3_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a211);

inst_r2r_ai_a225_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a225 = inst_r2r_acnt_a3_a # inst_r2r_acnt_a2_a # inst_r2r_acnt_a4_a # inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_acnt_a4_a,
	datad => inst_r2r_acnt_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a225);

inst_r2r_aadd_11_rtl_340_rtl_916_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a5 = inst_r2r_aup $ inst_r2r_acnt_a5_a $ !inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT
-- inst_r2r_aadd_11_rtl_340_rtl_916_a5COUT = CARRY(inst_r2r_aup & (!inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT # !inst_r2r_acnt_a5_a) # !inst_r2r_aup & !inst_r2r_acnt_a5_a & !inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aup,
	datab => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a5,
	cout => inst_r2r_aadd_11_rtl_340_rtl_916_a5COUT);

inst_r2r_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a5_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a5_a # !inst_r2r_ai_a250 & inst_r2r_aadd_11_rtl_340_rtl_916_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a250,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a5,
	datad => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a5_a);

inst_r2r_ai_a235_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a235 = inst_r2r_aup & !inst_r2r_acnt_a6_a & (inst_r2r_acnt_a5_a # !inst_r2r_acnt_a0_a) # !inst_r2r_aup & !inst_r2r_acnt_a0_a & !inst_r2r_acnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5013",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a6_a,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_aup,
	datad => inst_r2r_acnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_r2r_ai_a235);

inst_r2r_ai_a250_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_ai_a250 = (inst_r2r_ai_a211 & inst_r2r_acnt_a6_a & (inst_r2r_acnt_a0_a # !inst_r2r_ai_a225) # !inst_r2r_ai_a211 & (inst_r2r_acnt_a0_a # !inst_r2r_ai_a225)) & CASCADE(inst_r2r_ai_a235)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a211,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a6_a,
	datad => inst_r2r_ai_a225,
	cascin => inst_r2r_ai_a235,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_ai_a250);

inst_r2r_aadd_11_rtl_340_rtl_916_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_rtl_340_rtl_916_a6 = inst_r2r_aup $ inst_r2r_aadd_11_rtl_340_rtl_916_a5COUT $ !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CC3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_aup,
	datad => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_11_rtl_340_rtl_916_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_rtl_340_rtl_916_a6);

inst_r2r_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a6_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_ai_a250 & inst_r2r_acnt_a6_a # !inst_r2r_ai_a250 & !inst_r2r_aadd_11_rtl_340_rtl_916_a6), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_ai_a250,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_11_rtl_340_rtl_916_a6,
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a6_a);

inst_r2r_aR2BUS_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a6_a_areg0 = DFFE(!inst_r2r_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a6_a_areg0);

inst_r2r_aR2BUS_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a5_a_areg0 = DFFE(inst_r2r_acnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a5_a_areg0);

inst_r2r_aR2BUS_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a4_a_areg0 = DFFE(inst_r2r_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a4_a_areg0);

inst_r2r_aR2BUS_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a3_a_areg0 = DFFE(inst_r2r_acnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a3_a_areg0);

inst_r2r_aR2BUS_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a2_a_areg0 = DFFE(inst_r2r_acnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a2_a_areg0);

inst_r2r_aR2BUS_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a1_a_areg0 = DFFE(inst_r2r_acnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a1_a_areg0);

inst_r2r_aR2BUS_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a0_a_areg0 = DFFE(inst_r2r_acnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a0_a_areg0);

slaveregister_inst_acommand_0_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a26_a);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a $ inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a1_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a $ !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a & !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a2_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a $ inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a3_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a $ !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a & !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a4_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a $ inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a5_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a $ !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a & !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a6_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a $ inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a7_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a $ !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a & !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a8_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a $ inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a9_a,
	cout => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a $ !inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a,
	cin => inst_single_led_acnt_rtl_345_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a);

inst_single_led_acnt_old_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_old_a10_a = DFFE(inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_old_a10_a);

inst_single_led_atick_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_atick = DFFE(inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_single_led_acnt_old_a10_a,
	datad => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_atick);

inst_single_led_aSingleLED_TRIGGER_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_aSingleLED_TRIGGER_areg0 = DFFE(inst_single_led_atick # inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_atick,
	datac => inst_single_led_acnt_old_a10_a,
	datad => inst_single_led_acnt_rtl_345_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_aSingleLED_TRIGGER_areg0);

slaveregister_inst_acommand_2_local_a24_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a32 = slaveregister_inst_acommand_0_local_a30_a_a126 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a_a126,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acom_tx_data_a7_a_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a32);

slaveregister_inst_acommand_2_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a1_a);

slaveregister_inst_acommand_2_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a0_a);

inst_coinc_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a5 = slaveregister_inst_acommand_2_local_a1_a # slaveregister_inst_acommand_2_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a5);

inst_coinc_aSelect_371_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_371_a15 = inst_coinc_areduce_nor_96 & (inst_coinc_astate_a9 # inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_371_a15);

inst_coinc_aSelect_405_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_405_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10 & inst_coinc_areduce_nor_96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_areduce_nor_96,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_405_a4);

inst_coinc_aadd_24_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a0 = !inst_coinc_acnt_a0_a
-- inst_coinc_aadd_24_a0COUT = CARRY(inst_coinc_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a0,
	cout => inst_coinc_aadd_24_a0COUT);

inst_coinc_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a0_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a0 # inst_coinc_acnt_a0_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_acnt_a0_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aadd_24_a0,
	datac => inst_coinc_acnt_a0_a,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a0_a);

inst_coinc_aadd_24_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a1 = inst_coinc_acnt_a1_a $ inst_coinc_aadd_24_a0COUT
-- inst_coinc_aadd_24_a1COUT = CARRY(!inst_coinc_aadd_24_a0COUT # !inst_coinc_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a1_a,
	cin => inst_coinc_aadd_24_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a1,
	cout => inst_coinc_aadd_24_a1COUT);

inst_coinc_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a1_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a1 # inst_coinc_acnt_a1_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_acnt_a1_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aadd_24_a1,
	datac => inst_coinc_acnt_a1_a,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a1_a);

inst_coinc_aadd_24_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a2 = inst_coinc_acnt_a2_a $ !inst_coinc_aadd_24_a1COUT
-- inst_coinc_aadd_24_a2COUT = CARRY(inst_coinc_acnt_a2_a & !inst_coinc_aadd_24_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	cin => inst_coinc_aadd_24_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a2,
	cout => inst_coinc_aadd_24_a2COUT);

inst_coinc_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a2_a = DFFE(inst_coinc_acnt_a2_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a2) # !inst_coinc_acnt_a2_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a2_a);

inst_coinc_aadd_24_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a3 = inst_coinc_acnt_a3_a $ inst_coinc_aadd_24_a2COUT
-- inst_coinc_aadd_24_a3COUT = CARRY(!inst_coinc_aadd_24_a2COUT # !inst_coinc_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	cin => inst_coinc_aadd_24_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a3,
	cout => inst_coinc_aadd_24_a3COUT);

inst_coinc_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a3_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a3_a # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a3) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_acnt_a3_a,
	datad => inst_coinc_aadd_24_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a3_a);

inst_coinc_aadd_24_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a4 = inst_coinc_acnt_a4_a $ !inst_coinc_aadd_24_a3COUT
-- inst_coinc_aadd_24_a4COUT = CARRY(inst_coinc_acnt_a4_a & !inst_coinc_aadd_24_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	cin => inst_coinc_aadd_24_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a4,
	cout => inst_coinc_aadd_24_a4COUT);

inst_coinc_aSelect_431_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_431_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a4 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5055",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_aadd_24_a4,
	datad => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_431_a10);

inst_coinc_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a4_a = DFFE(inst_coinc_aSelect_431_a10 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a4_a,
	datad => inst_coinc_aSelect_431_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a4_a);

inst_coinc_aadd_24_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a5 = inst_coinc_acnt_a5_a $ inst_coinc_aadd_24_a4COUT
-- inst_coinc_aadd_24_a5COUT = CARRY(!inst_coinc_aadd_24_a4COUT # !inst_coinc_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	cin => inst_coinc_aadd_24_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a5,
	cout => inst_coinc_aadd_24_a5COUT);

inst_coinc_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a5_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a5_a # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a5) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_24_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a5_a);

inst_coinc_aadd_24_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a6 = inst_coinc_acnt_a6_a $ !inst_coinc_aadd_24_a5COUT
-- inst_coinc_aadd_24_a6COUT = CARRY(inst_coinc_acnt_a6_a & !inst_coinc_aadd_24_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a6_a,
	cin => inst_coinc_aadd_24_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a6,
	cout => inst_coinc_aadd_24_a6COUT);

inst_coinc_aSelect_429_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_429_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a6 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4545",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_24_a6,
	datac => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_429_a10);

inst_coinc_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a6_a = DFFE(inst_coinc_aSelect_429_a10 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a6_a,
	datad => inst_coinc_aSelect_429_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a6_a);

inst_coinc_aadd_24_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a7 = inst_coinc_acnt_a7_a $ inst_coinc_aadd_24_a6COUT
-- inst_coinc_aadd_24_a7COUT = CARRY(!inst_coinc_aadd_24_a6COUT # !inst_coinc_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a7_a,
	cin => inst_coinc_aadd_24_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a7,
	cout => inst_coinc_aadd_24_a7COUT);

inst_coinc_aSelect_428_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_428_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a7 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4545",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_24_a7,
	datac => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_428_a10);

inst_coinc_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a7_a = DFFE(inst_coinc_aSelect_428_a10 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a7_a,
	datac => inst_coinc_aSelect_428_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a7_a);

inst_coinc_aadd_24_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a8 = inst_coinc_acnt_a8_a $ !inst_coinc_aadd_24_a7COUT
-- inst_coinc_aadd_24_a8COUT = CARRY(inst_coinc_acnt_a8_a & !inst_coinc_aadd_24_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	cin => inst_coinc_aadd_24_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a8,
	cout => inst_coinc_aadd_24_a8COUT);

inst_coinc_aSelect_427_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_427_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a8 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4545",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_24_a8,
	datac => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_427_a10);

inst_coinc_acnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a8_a = DFFE(inst_coinc_aSelect_427_a10 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a8_a,
	datad => inst_coinc_aSelect_427_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a8_a);

inst_coinc_aadd_24_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a9 = inst_coinc_acnt_a9_a $ inst_coinc_aadd_24_a8COUT
-- inst_coinc_aadd_24_a9COUT = CARRY(!inst_coinc_aadd_24_a8COUT # !inst_coinc_acnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	cin => inst_coinc_aadd_24_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a9,
	cout => inst_coinc_aadd_24_a9COUT);

inst_coinc_aSelect_426_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_426_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a9 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2323",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_24_a9,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_426_a10);

inst_coinc_acnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a9_a = DFFE(inst_coinc_aSelect_426_a10 # inst_coinc_acnt_a9_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a9_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aSelect_426_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a9_a);

inst_coinc_aadd_24_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a10 = inst_coinc_acnt_a10_a $ !inst_coinc_aadd_24_a9COUT
-- inst_coinc_aadd_24_a10COUT = CARRY(inst_coinc_acnt_a10_a & !inst_coinc_aadd_24_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a10_a,
	cin => inst_coinc_aadd_24_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a10,
	cout => inst_coinc_aadd_24_a10COUT);

inst_coinc_aSelect_425_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_425_a10 = !inst_coinc_astate_a8 & (inst_coinc_aadd_24_a10 # !inst_coinc_areduce_nor_22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_areduce_nor_22,
	datad => inst_coinc_aadd_24_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_425_a10);

inst_coinc_acnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a10_a = DFFE(inst_coinc_aSelect_425_a10 # inst_coinc_acnt_a10_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a10_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aSelect_425_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a10_a);

inst_coinc_aadd_24_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a11 = inst_coinc_acnt_a11_a $ inst_coinc_aadd_24_a10COUT
-- inst_coinc_aadd_24_a11COUT = CARRY(!inst_coinc_aadd_24_a10COUT # !inst_coinc_acnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a11_a,
	cin => inst_coinc_aadd_24_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a11,
	cout => inst_coinc_aadd_24_a11COUT);

inst_coinc_acnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a11_a = DFFE(inst_coinc_aadd_24_a11 & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_acnt_a11_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aadd_24_a11 & inst_coinc_acnt_a11_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_24_a11,
	datab => inst_coinc_acnt_a11_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a11_a);

inst_coinc_aadd_24_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a12 = inst_coinc_acnt_a12_a $ !inst_coinc_aadd_24_a11COUT
-- inst_coinc_aadd_24_a12COUT = CARRY(inst_coinc_acnt_a12_a & !inst_coinc_aadd_24_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a12_a,
	cin => inst_coinc_aadd_24_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a12,
	cout => inst_coinc_aadd_24_a12COUT);

inst_coinc_acnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a12_a = DFFE(inst_coinc_acnt_a12_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a12) # !inst_coinc_acnt_a12_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a12_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a12_a);

inst_coinc_aadd_24_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a13 = inst_coinc_acnt_a13_a $ inst_coinc_aadd_24_a12COUT
-- inst_coinc_aadd_24_a13COUT = CARRY(!inst_coinc_aadd_24_a12COUT # !inst_coinc_acnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a13_a,
	cin => inst_coinc_aadd_24_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a13,
	cout => inst_coinc_aadd_24_a13COUT);

inst_coinc_acnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a13_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a13_a # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a13) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a13_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_24_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a13_a);

inst_coinc_aadd_24_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a14 = inst_coinc_acnt_a14_a $ !inst_coinc_aadd_24_a13COUT
-- inst_coinc_aadd_24_a14COUT = CARRY(inst_coinc_acnt_a14_a & !inst_coinc_aadd_24_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	cin => inst_coinc_aadd_24_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a14,
	cout => inst_coinc_aadd_24_a14COUT);

inst_coinc_acnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a14_a = DFFE(inst_coinc_aadd_24_a14 & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_acnt_a14_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aadd_24_a14 & inst_coinc_acnt_a14_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_24_a14,
	datab => inst_coinc_acnt_a14_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a14_a);

inst_coinc_aadd_24_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a15 = inst_coinc_acnt_a15_a $ inst_coinc_aadd_24_a14COUT
-- inst_coinc_aadd_24_a15COUT = CARRY(!inst_coinc_aadd_24_a14COUT # !inst_coinc_acnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a15_a,
	cin => inst_coinc_aadd_24_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a15,
	cout => inst_coinc_aadd_24_a15COUT);

inst_coinc_acnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a15_a = DFFE(inst_coinc_acnt_a15_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a15) # !inst_coinc_acnt_a15_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a15_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aadd_24_a15,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a15_a);

inst_coinc_aadd_24_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a16 = inst_coinc_acnt_a16_a $ !inst_coinc_aadd_24_a15COUT
-- inst_coinc_aadd_24_a16COUT = CARRY(inst_coinc_acnt_a16_a & !inst_coinc_aadd_24_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	cin => inst_coinc_aadd_24_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a16,
	cout => inst_coinc_aadd_24_a16COUT);

inst_coinc_acnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a16_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a16 # inst_coinc_acnt_a16_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_acnt_a16_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_acnt_a16_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a16_a);

inst_coinc_aadd_24_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a17 = inst_coinc_acnt_a17_a $ inst_coinc_aadd_24_a16COUT
-- inst_coinc_aadd_24_a17COUT = CARRY(!inst_coinc_aadd_24_a16COUT # !inst_coinc_acnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	cin => inst_coinc_aadd_24_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a17,
	cout => inst_coinc_aadd_24_a17COUT);

inst_coinc_acnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a17_a = DFFE(inst_coinc_acnt_a17_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a17) # !inst_coinc_acnt_a17_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a17_a);

inst_coinc_aadd_24_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a18 = inst_coinc_acnt_a18_a $ !inst_coinc_aadd_24_a17COUT
-- inst_coinc_aadd_24_a18COUT = CARRY(inst_coinc_acnt_a18_a & !inst_coinc_aadd_24_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	cin => inst_coinc_aadd_24_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a18,
	cout => inst_coinc_aadd_24_a18COUT);

inst_coinc_acnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a18_a = DFFE(inst_coinc_acnt_a18_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a18) # !inst_coinc_acnt_a18_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a18_a);

inst_coinc_aadd_24_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a19 = inst_coinc_acnt_a19_a $ inst_coinc_aadd_24_a18COUT
-- inst_coinc_aadd_24_a19COUT = CARRY(!inst_coinc_aadd_24_a18COUT # !inst_coinc_acnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	cin => inst_coinc_aadd_24_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a19,
	cout => inst_coinc_aadd_24_a19COUT);

inst_coinc_acnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a19_a = DFFE(inst_coinc_aSelect_405_a4 & (inst_coinc_acnt_a19_a # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a19) # !inst_coinc_aSelect_405_a4 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_405_a4,
	datab => inst_coinc_acnt_a19_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_24_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a19_a);

inst_coinc_aadd_24_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a20 = inst_coinc_acnt_a20_a $ !inst_coinc_aadd_24_a19COUT
-- inst_coinc_aadd_24_a20COUT = CARRY(inst_coinc_acnt_a20_a & !inst_coinc_aadd_24_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a20_a,
	cin => inst_coinc_aadd_24_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a20,
	cout => inst_coinc_aadd_24_a20COUT);

inst_coinc_acnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a20_a = DFFE(inst_coinc_acnt_a20_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a20) # !inst_coinc_acnt_a20_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aadd_24_a20,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a20_a);

inst_coinc_aadd_24_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a21 = inst_coinc_acnt_a21_a $ inst_coinc_aadd_24_a20COUT
-- inst_coinc_aadd_24_a21COUT = CARRY(!inst_coinc_aadd_24_a20COUT # !inst_coinc_acnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	cin => inst_coinc_aadd_24_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a21,
	cout => inst_coinc_aadd_24_a21COUT);

inst_coinc_acnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a21_a = DFFE(inst_coinc_acnt_a21_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a21) # !inst_coinc_acnt_a21_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a21_a);

inst_coinc_aadd_24_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a22 = inst_coinc_acnt_a22_a $ !inst_coinc_aadd_24_a21COUT
-- inst_coinc_aadd_24_a22COUT = CARRY(inst_coinc_acnt_a22_a & !inst_coinc_aadd_24_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a22_a,
	cin => inst_coinc_aadd_24_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a22,
	cout => inst_coinc_aadd_24_a22COUT);

inst_coinc_acnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a22_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a22 # inst_coinc_acnt_a22_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_acnt_a22_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_acnt_a22_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a22_a);

inst_coinc_aadd_24_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a23 = inst_coinc_acnt_a23_a $ inst_coinc_aadd_24_a22COUT
-- inst_coinc_aadd_24_a23COUT = CARRY(!inst_coinc_aadd_24_a22COUT # !inst_coinc_acnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a23_a,
	cin => inst_coinc_aadd_24_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a23,
	cout => inst_coinc_aadd_24_a23COUT);

inst_coinc_acnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a23_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a23 # inst_coinc_acnt_a23_a & inst_coinc_aSelect_405_a4) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_acnt_a23_a & inst_coinc_aSelect_405_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_aSelect_405_a4,
	datad => inst_coinc_aadd_24_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a23_a);

inst_coinc_aadd_24_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a24 = inst_coinc_acnt_a24_a $ !inst_coinc_aadd_24_a23COUT
-- inst_coinc_aadd_24_a24COUT = CARRY(inst_coinc_acnt_a24_a & !inst_coinc_aadd_24_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a24_a,
	cin => inst_coinc_aadd_24_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a24,
	cout => inst_coinc_aadd_24_a24COUT);

inst_coinc_acnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a24_a = DFFE(inst_coinc_acnt_a24_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a24) # !inst_coinc_acnt_a24_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a24_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aadd_24_a24,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a24_a);

inst_coinc_aadd_24_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a25 = inst_coinc_acnt_a25_a $ inst_coinc_aadd_24_a24COUT
-- inst_coinc_aadd_24_a25COUT = CARRY(!inst_coinc_aadd_24_a24COUT # !inst_coinc_acnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a25_a,
	cin => inst_coinc_aadd_24_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a25,
	cout => inst_coinc_aadd_24_a25COUT);

inst_coinc_acnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a25_a = DFFE(inst_coinc_acnt_a25_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a25) # !inst_coinc_acnt_a25_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a25_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aadd_24_a25,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a25_a);

inst_coinc_aadd_24_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a26 = inst_coinc_acnt_a26_a $ !inst_coinc_aadd_24_a25COUT
-- inst_coinc_aadd_24_a26COUT = CARRY(inst_coinc_acnt_a26_a & !inst_coinc_aadd_24_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	cin => inst_coinc_aadd_24_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a26,
	cout => inst_coinc_aadd_24_a26COUT);

inst_coinc_acnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a26_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a26 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a26_a) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a26_a,
	datad => inst_coinc_aadd_24_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a26_a);

inst_coinc_aadd_24_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a27 = inst_coinc_acnt_a27_a $ inst_coinc_aadd_24_a26COUT
-- inst_coinc_aadd_24_a27COUT = CARRY(!inst_coinc_aadd_24_a26COUT # !inst_coinc_acnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	cin => inst_coinc_aadd_24_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a27,
	cout => inst_coinc_aadd_24_a27COUT);

inst_coinc_acnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a27_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a27 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a27_a) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a27_a,
	datad => inst_coinc_aadd_24_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a27_a);

inst_coinc_aadd_24_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a28 = inst_coinc_acnt_a28_a $ !inst_coinc_aadd_24_a27COUT
-- inst_coinc_aadd_24_a28COUT = CARRY(inst_coinc_acnt_a28_a & !inst_coinc_aadd_24_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a28_a,
	cin => inst_coinc_aadd_24_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a28,
	cout => inst_coinc_aadd_24_a28COUT);

inst_coinc_acnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a28_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a28 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a28_a) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a28_a,
	datad => inst_coinc_aadd_24_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a28_a);

inst_coinc_aadd_24_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a29 = inst_coinc_acnt_a29_a $ inst_coinc_aadd_24_a28COUT
-- inst_coinc_aadd_24_a29COUT = CARRY(!inst_coinc_aadd_24_a28COUT # !inst_coinc_acnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a29_a,
	cin => inst_coinc_aadd_24_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a29,
	cout => inst_coinc_aadd_24_a29COUT);

inst_coinc_acnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a29_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a29 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a29_a) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a29_a,
	datad => inst_coinc_aadd_24_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a29_a);

inst_coinc_aadd_24_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a30 = inst_coinc_acnt_a30_a $ !inst_coinc_aadd_24_a29COUT
-- inst_coinc_aadd_24_a30COUT = CARRY(inst_coinc_acnt_a30_a & !inst_coinc_aadd_24_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	cin => inst_coinc_aadd_24_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a30,
	cout => inst_coinc_aadd_24_a30COUT);

inst_coinc_acnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a30_a = DFFE(inst_coinc_acnt_a30_a & (inst_coinc_aSelect_405_a4 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a30) # !inst_coinc_acnt_a30_a & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_24_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aadd_24_a30,
	datad => inst_coinc_aSelect_405_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a30_a);

inst_coinc_aadd_24_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_24_a31 = inst_coinc_acnt_a31_a $ inst_coinc_aadd_24_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	cin => inst_coinc_aadd_24_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_24_a31);

inst_coinc_acnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a31_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_aadd_24_a31 # inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a31_a) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_405_a4 & inst_coinc_acnt_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_405_a4,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_aadd_24_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a31_a);

inst_coinc_areduce_nor_22_a130_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a130 = !inst_coinc_acnt_a25_a & !inst_coinc_acnt_a27_a & !inst_coinc_acnt_a26_a & !inst_coinc_acnt_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a25_a,
	datab => inst_coinc_acnt_a27_a,
	datac => inst_coinc_acnt_a26_a,
	datad => inst_coinc_acnt_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_22_a130);

inst_coinc_areduce_nor_22_a326_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a326 = (!inst_coinc_acnt_a30_a & !inst_coinc_acnt_a28_a & !inst_coinc_acnt_a31_a & !inst_coinc_acnt_a29_a) & CASCADE(inst_coinc_areduce_nor_22_a130)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a30_a,
	datab => inst_coinc_acnt_a28_a,
	datac => inst_coinc_acnt_a31_a,
	datad => inst_coinc_acnt_a29_a,
	cascin => inst_coinc_areduce_nor_22_a130,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a326);

inst_coinc_areduce_nor_22_a190_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a190 = inst_coinc_acnt_a8_a & !inst_coinc_acnt_a11_a & inst_coinc_acnt_a9_a & inst_coinc_acnt_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	datab => inst_coinc_acnt_a11_a,
	datac => inst_coinc_acnt_a9_a,
	datad => inst_coinc_acnt_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_22_a190);

inst_coinc_areduce_nor_22_a328_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a328 = (!inst_coinc_acnt_a12_a & !inst_coinc_acnt_a13_a & !inst_coinc_acnt_a15_a & !inst_coinc_acnt_a14_a) & CASCADE(inst_coinc_areduce_nor_22_a190)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a12_a,
	datab => inst_coinc_acnt_a13_a,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_acnt_a14_a,
	cascin => inst_coinc_areduce_nor_22_a190,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a328);

inst_coinc_areduce_nor_22_a152_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a152 = !inst_coinc_acnt_a18_a & !inst_coinc_acnt_a16_a & !inst_coinc_acnt_a17_a & !inst_coinc_acnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	datab => inst_coinc_acnt_a16_a,
	datac => inst_coinc_acnt_a17_a,
	datad => inst_coinc_acnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_22_a152);

inst_coinc_areduce_nor_22_a327_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a327 = (!inst_coinc_acnt_a21_a & !inst_coinc_acnt_a23_a & !inst_coinc_acnt_a20_a & !inst_coinc_acnt_a22_a) & CASCADE(inst_coinc_areduce_nor_22_a152)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_acnt_a20_a,
	datad => inst_coinc_acnt_a22_a,
	cascin => inst_coinc_areduce_nor_22_a152,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a327);

inst_coinc_areduce_nor_22_a244_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a244 = !inst_coinc_acnt_a3_a & !inst_coinc_acnt_a1_a & !inst_coinc_acnt_a2_a & !inst_coinc_acnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	datab => inst_coinc_acnt_a1_a,
	datac => inst_coinc_acnt_a2_a,
	datad => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_22_a244);

inst_coinc_areduce_nor_22_a329_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22_a329 = (inst_coinc_acnt_a7_a & !inst_coinc_acnt_a5_a & inst_coinc_acnt_a6_a & inst_coinc_acnt_a4_a) & CASCADE(inst_coinc_areduce_nor_22_a244)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a7_a,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_acnt_a6_a,
	datad => inst_coinc_acnt_a4_a,
	cascin => inst_coinc_areduce_nor_22_a244,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22_a329);

inst_coinc_areduce_nor_22_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_22 = !inst_coinc_areduce_nor_22_a329 # !inst_coinc_areduce_nor_22_a327 # !inst_coinc_areduce_nor_22_a328 # !inst_coinc_areduce_nor_22_a326

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22_a326,
	datab => inst_coinc_areduce_nor_22_a328,
	datac => inst_coinc_areduce_nor_22_a327,
	datad => inst_coinc_areduce_nor_22_a329,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_22);

inst_coinc_aSelect_366_rtl_337_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_366_rtl_337_a17 = !inst_coinc_astate_a8 & inst_coinc_areduce_nor_22

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_areduce_nor_22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_366_rtl_337_a17);

inst_coinc_aadd_98_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a0 = !inst_coinc_await_cnt_a0_a
-- inst_coinc_aadd_98_a0COUT = CARRY(inst_coinc_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a0,
	cout => inst_coinc_aadd_98_a0COUT);

inst_coinc_await_cnt_a31_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a_a0 = !inst_ROC_aRST_areg0 & (slaveregister_inst_acommand_2_local_a1_a # slaveregister_inst_acommand_2_local_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_await_cnt_a31_a_a0);

inst_coinc_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a0_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a0_a # inst_coinc_aadd_98_a0 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a0 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aadd_98_a0,
	datac => inst_coinc_await_cnt_a0_a,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a0_a);

inst_coinc_aadd_98_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a1 = inst_coinc_await_cnt_a1_a $ inst_coinc_aadd_98_a0COUT
-- inst_coinc_aadd_98_a1COUT = CARRY(!inst_coinc_aadd_98_a0COUT # !inst_coinc_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	cin => inst_coinc_aadd_98_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a1,
	cout => inst_coinc_aadd_98_a1COUT);

inst_coinc_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a1_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a1_a # inst_coinc_aadd_98_a1 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a1 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aadd_98_a1,
	datac => inst_coinc_await_cnt_a1_a,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a1_a);

inst_coinc_aadd_98_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a2 = inst_coinc_await_cnt_a2_a $ !inst_coinc_aadd_98_a1COUT
-- inst_coinc_aadd_98_a2COUT = CARRY(inst_coinc_await_cnt_a2_a & !inst_coinc_aadd_98_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a2_a,
	cin => inst_coinc_aadd_98_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a2,
	cout => inst_coinc_aadd_98_a2COUT);

inst_coinc_aSelect_400_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_400_a2 = inst_coinc_aadd_98_a2 & inst_coinc_astate_a9 & inst_coinc_areduce_nor_96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_aadd_98_a2,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_areduce_nor_96,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_400_a2);

inst_coinc_aSelect_400_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_400_a95 = inst_coinc_aSelect_400_a2 # inst_coinc_await_cnt_a2_a & inst_coinc_areduce_nor_22 & !inst_coinc_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a2_a,
	datab => inst_coinc_areduce_nor_22,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_aSelect_400_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_400_a95);

inst_coinc_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a2_a = DFFE(inst_coinc_aSelect_400_a95 # inst_coinc_astate_a10 & (inst_coinc_aadd_98_a2 # !inst_coinc_areduce_nor_96), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a2,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_aSelect_400_a95,
	datad => inst_coinc_areduce_nor_96,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a2_a);

inst_coinc_aadd_98_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a3 = inst_coinc_await_cnt_a3_a $ inst_coinc_aadd_98_a2COUT
-- inst_coinc_aadd_98_a3COUT = CARRY(!inst_coinc_aadd_98_a2COUT # !inst_coinc_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	cin => inst_coinc_aadd_98_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a3,
	cout => inst_coinc_aadd_98_a3COUT);

inst_coinc_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a3_a = DFFE(inst_coinc_await_cnt_a3_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a3) # !inst_coinc_await_cnt_a3_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_98_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a3_a);

inst_coinc_aadd_98_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a4 = inst_coinc_await_cnt_a4_a $ !inst_coinc_aadd_98_a3COUT
-- inst_coinc_aadd_98_a4COUT = CARRY(inst_coinc_await_cnt_a4_a & !inst_coinc_aadd_98_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	cin => inst_coinc_aadd_98_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a4,
	cout => inst_coinc_aadd_98_a4COUT);

inst_coinc_await_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a4_a = DFFE(inst_coinc_await_cnt_a4_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aadd_98_a4 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a4_a & inst_coinc_aadd_98_a4 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	datab => inst_coinc_aadd_98_a4,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a4_a);

inst_coinc_aadd_98_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a5 = inst_coinc_await_cnt_a5_a $ inst_coinc_aadd_98_a4COUT
-- inst_coinc_aadd_98_a5COUT = CARRY(!inst_coinc_aadd_98_a4COUT # !inst_coinc_await_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	cin => inst_coinc_aadd_98_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a5,
	cout => inst_coinc_aadd_98_a5COUT);

inst_coinc_await_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a5_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a5 # inst_coinc_await_cnt_a5_a & inst_coinc_aSelect_366_rtl_337_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a5_a & inst_coinc_aSelect_366_rtl_337_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a5,
	datac => inst_coinc_await_cnt_a5_a,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a5_a);

inst_coinc_aadd_98_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a6 = inst_coinc_await_cnt_a6_a $ !inst_coinc_aadd_98_a5COUT
-- inst_coinc_aadd_98_a6COUT = CARRY(inst_coinc_await_cnt_a6_a & !inst_coinc_aadd_98_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a6_a,
	cin => inst_coinc_aadd_98_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a6,
	cout => inst_coinc_aadd_98_a6COUT);

inst_coinc_await_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a6_a = DFFE(inst_coinc_aadd_98_a6 & (inst_coinc_aSelect_371_a15 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a6_a) # !inst_coinc_aadd_98_a6 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a6,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_await_cnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a6_a);

inst_coinc_aadd_98_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a7 = inst_coinc_await_cnt_a7_a $ inst_coinc_aadd_98_a6COUT
-- inst_coinc_aadd_98_a7COUT = CARRY(!inst_coinc_aadd_98_a6COUT # !inst_coinc_await_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	cin => inst_coinc_aadd_98_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a7,
	cout => inst_coinc_aadd_98_a7COUT);

inst_coinc_await_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a7_a = DFFE(inst_coinc_aadd_98_a7 & (inst_coinc_aSelect_371_a15 # inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_366_rtl_337_a17) # !inst_coinc_aadd_98_a7 & inst_coinc_await_cnt_a7_a & inst_coinc_aSelect_366_rtl_337_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a7,
	datab => inst_coinc_await_cnt_a7_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a7_a);

inst_coinc_aadd_98_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a8 = inst_coinc_await_cnt_a8_a $ !inst_coinc_aadd_98_a7COUT
-- inst_coinc_aadd_98_a8COUT = CARRY(inst_coinc_await_cnt_a8_a & !inst_coinc_aadd_98_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a8_a,
	cin => inst_coinc_aadd_98_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a8,
	cout => inst_coinc_aadd_98_a8COUT);

inst_coinc_await_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a8_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a8_a # inst_coinc_aadd_98_a8 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a8 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aadd_98_a8,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_await_cnt_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a8_a);

inst_coinc_aadd_98_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a9 = inst_coinc_await_cnt_a9_a $ inst_coinc_aadd_98_a8COUT
-- inst_coinc_aadd_98_a9COUT = CARRY(!inst_coinc_aadd_98_a8COUT # !inst_coinc_await_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a9_a,
	cin => inst_coinc_aadd_98_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a9,
	cout => inst_coinc_aadd_98_a9COUT);

inst_coinc_await_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a9_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a9 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a9_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a9,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_await_cnt_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a9_a);

inst_coinc_aadd_98_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a10 = inst_coinc_await_cnt_a10_a $ !inst_coinc_aadd_98_a9COUT
-- inst_coinc_aadd_98_a10COUT = CARRY(inst_coinc_await_cnt_a10_a & !inst_coinc_aadd_98_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	cin => inst_coinc_aadd_98_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a10,
	cout => inst_coinc_aadd_98_a10COUT);

inst_coinc_await_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a10_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a10 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a10_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a10,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_await_cnt_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a10_a);

inst_coinc_aadd_98_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a11 = inst_coinc_await_cnt_a11_a $ inst_coinc_aadd_98_a10COUT
-- inst_coinc_aadd_98_a11COUT = CARRY(!inst_coinc_aadd_98_a10COUT # !inst_coinc_await_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a11_a,
	cin => inst_coinc_aadd_98_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a11,
	cout => inst_coinc_aadd_98_a11COUT);

inst_coinc_await_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a11_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a11 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a11_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a11,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_await_cnt_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a11_a);

inst_coinc_aadd_98_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a12 = inst_coinc_await_cnt_a12_a $ !inst_coinc_aadd_98_a11COUT
-- inst_coinc_aadd_98_a12COUT = CARRY(inst_coinc_await_cnt_a12_a & !inst_coinc_aadd_98_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a12_a,
	cin => inst_coinc_aadd_98_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a12,
	cout => inst_coinc_aadd_98_a12COUT);

inst_coinc_await_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a12_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a12 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a12_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_await_cnt_a12_a,
	datad => inst_coinc_aadd_98_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a12_a);

inst_coinc_aadd_98_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a13 = inst_coinc_await_cnt_a13_a $ inst_coinc_aadd_98_a12COUT
-- inst_coinc_aadd_98_a13COUT = CARRY(!inst_coinc_aadd_98_a12COUT # !inst_coinc_await_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	cin => inst_coinc_aadd_98_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a13,
	cout => inst_coinc_aadd_98_a13COUT);

inst_coinc_await_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a13_a = DFFE(inst_coinc_await_cnt_a13_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aadd_98_a13 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a13_a & inst_coinc_aadd_98_a13 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	datab => inst_coinc_aadd_98_a13,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a13_a);

inst_coinc_aadd_98_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a14 = inst_coinc_await_cnt_a14_a $ !inst_coinc_aadd_98_a13COUT
-- inst_coinc_aadd_98_a14COUT = CARRY(inst_coinc_await_cnt_a14_a & !inst_coinc_aadd_98_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a14_a,
	cin => inst_coinc_aadd_98_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a14,
	cout => inst_coinc_aadd_98_a14COUT);

inst_coinc_await_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a14_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a14_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a14) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_aSelect_371_a15,
	datad => inst_coinc_aadd_98_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a14_a);

inst_coinc_aadd_98_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a15 = inst_coinc_await_cnt_a15_a $ inst_coinc_aadd_98_a14COUT
-- inst_coinc_aadd_98_a15COUT = CARRY(!inst_coinc_aadd_98_a14COUT # !inst_coinc_await_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a15_a,
	cin => inst_coinc_aadd_98_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a15,
	cout => inst_coinc_aadd_98_a15COUT);

inst_coinc_await_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a15_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a15 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a15_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aadd_98_a15,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_await_cnt_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a15_a);

inst_coinc_aadd_98_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a16 = inst_coinc_await_cnt_a16_a $ !inst_coinc_aadd_98_a15COUT
-- inst_coinc_aadd_98_a16COUT = CARRY(inst_coinc_await_cnt_a16_a & !inst_coinc_aadd_98_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	cin => inst_coinc_aadd_98_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a16,
	cout => inst_coinc_aadd_98_a16COUT);

inst_coinc_await_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a16_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a16_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a16) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_await_cnt_a16_a,
	datad => inst_coinc_aadd_98_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a16_a);

inst_coinc_aadd_98_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a17 = inst_coinc_await_cnt_a17_a $ inst_coinc_aadd_98_a16COUT
-- inst_coinc_aadd_98_a17COUT = CARRY(!inst_coinc_aadd_98_a16COUT # !inst_coinc_await_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	cin => inst_coinc_aadd_98_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a17,
	cout => inst_coinc_aadd_98_a17COUT);

inst_coinc_await_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a17_a = DFFE(inst_coinc_await_cnt_a17_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aadd_98_a17 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a17_a & inst_coinc_aadd_98_a17 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	datab => inst_coinc_aadd_98_a17,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a17_a);

inst_coinc_aadd_98_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a18 = inst_coinc_await_cnt_a18_a $ !inst_coinc_aadd_98_a17COUT
-- inst_coinc_aadd_98_a18COUT = CARRY(inst_coinc_await_cnt_a18_a & !inst_coinc_aadd_98_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a18_a,
	cin => inst_coinc_aadd_98_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a18,
	cout => inst_coinc_aadd_98_a18COUT);

inst_coinc_await_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a18_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a18_a # inst_coinc_aadd_98_a18 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a18 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_aadd_98_a18,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a18_a);

inst_coinc_aadd_98_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a19 = inst_coinc_await_cnt_a19_a $ inst_coinc_aadd_98_a18COUT
-- inst_coinc_aadd_98_a19COUT = CARRY(!inst_coinc_aadd_98_a18COUT # !inst_coinc_await_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a19_a,
	cin => inst_coinc_aadd_98_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a19,
	cout => inst_coinc_aadd_98_a19COUT);

inst_coinc_await_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a19_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a19_a # inst_coinc_aadd_98_a19 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a19 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_await_cnt_a19_a,
	datac => inst_coinc_aadd_98_a19,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a19_a);

inst_coinc_aadd_98_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a20 = inst_coinc_await_cnt_a20_a $ !inst_coinc_aadd_98_a19COUT
-- inst_coinc_aadd_98_a20COUT = CARRY(inst_coinc_await_cnt_a20_a & !inst_coinc_aadd_98_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a20_a,
	cin => inst_coinc_aadd_98_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a20,
	cout => inst_coinc_aadd_98_a20COUT);

inst_coinc_await_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a20_a = DFFE(inst_coinc_aadd_98_a20 & (inst_coinc_aSelect_371_a15 # inst_coinc_await_cnt_a20_a & inst_coinc_aSelect_366_rtl_337_a17) # !inst_coinc_aadd_98_a20 & inst_coinc_await_cnt_a20_a & inst_coinc_aSelect_366_rtl_337_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_98_a20,
	datab => inst_coinc_await_cnt_a20_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a20_a);

inst_coinc_aadd_98_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a21 = inst_coinc_await_cnt_a21_a $ inst_coinc_aadd_98_a20COUT
-- inst_coinc_aadd_98_a21COUT = CARRY(!inst_coinc_aadd_98_a20COUT # !inst_coinc_await_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	cin => inst_coinc_aadd_98_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a21,
	cout => inst_coinc_aadd_98_a21COUT);

inst_coinc_await_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a21_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a21_a # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a21) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_await_cnt_a21_a,
	datad => inst_coinc_aadd_98_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a21_a);

inst_coinc_aadd_98_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a22 = inst_coinc_await_cnt_a22_a $ !inst_coinc_aadd_98_a21COUT
-- inst_coinc_aadd_98_a22COUT = CARRY(inst_coinc_await_cnt_a22_a & !inst_coinc_aadd_98_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	cin => inst_coinc_aadd_98_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a22,
	cout => inst_coinc_aadd_98_a22COUT);

inst_coinc_await_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a22_a = DFFE(inst_coinc_aSelect_366_rtl_337_a17 & (inst_coinc_await_cnt_a22_a # inst_coinc_aadd_98_a22 & inst_coinc_aSelect_371_a15) # !inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_aadd_98_a22 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_366_rtl_337_a17,
	datab => inst_coinc_await_cnt_a22_a,
	datac => inst_coinc_aadd_98_a22,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a22_a);

inst_coinc_aadd_98_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a23 = inst_coinc_await_cnt_a23_a $ inst_coinc_aadd_98_a22COUT
-- inst_coinc_aadd_98_a23COUT = CARRY(!inst_coinc_aadd_98_a22COUT # !inst_coinc_await_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	cin => inst_coinc_aadd_98_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a23,
	cout => inst_coinc_aadd_98_a23COUT);

inst_coinc_await_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a23_a = DFFE(inst_coinc_await_cnt_a23_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a23) # !inst_coinc_await_cnt_a23_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_98_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a23_a);

inst_coinc_areduce_nor_96_a134_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a134 = !inst_coinc_await_cnt_a16_a & !inst_coinc_await_cnt_a18_a & !inst_coinc_await_cnt_a17_a & !inst_coinc_await_cnt_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_await_cnt_a17_a,
	datad => inst_coinc_await_cnt_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_96_a134);

inst_coinc_areduce_nor_96_a309_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a309 = (!inst_coinc_await_cnt_a23_a & !inst_coinc_await_cnt_a22_a & !inst_coinc_await_cnt_a21_a & !inst_coinc_await_cnt_a20_a) & CASCADE(inst_coinc_areduce_nor_96_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	datab => inst_coinc_await_cnt_a22_a,
	datac => inst_coinc_await_cnt_a21_a,
	datad => inst_coinc_await_cnt_a20_a,
	cascin => inst_coinc_areduce_nor_96_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a309);

inst_coinc_areduce_nor_96_a172_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a172 = !inst_coinc_await_cnt_a8_a & !inst_coinc_await_cnt_a9_a & !inst_coinc_await_cnt_a10_a & !inst_coinc_await_cnt_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a8_a,
	datab => inst_coinc_await_cnt_a9_a,
	datac => inst_coinc_await_cnt_a10_a,
	datad => inst_coinc_await_cnt_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_96_a172);

inst_coinc_areduce_nor_96_a310_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a310 = (!inst_coinc_await_cnt_a12_a & !inst_coinc_await_cnt_a14_a & !inst_coinc_await_cnt_a13_a & !inst_coinc_await_cnt_a15_a) & CASCADE(inst_coinc_areduce_nor_96_a172)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_await_cnt_a13_a,
	datad => inst_coinc_await_cnt_a15_a,
	cascin => inst_coinc_areduce_nor_96_a172,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a310);

inst_coinc_areduce_nor_96_a226_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a226 = !inst_coinc_await_cnt_a0_a & !inst_coinc_await_cnt_a1_a & inst_coinc_await_cnt_a2_a & !inst_coinc_await_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a0_a,
	datab => inst_coinc_await_cnt_a1_a,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_await_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_96_a226);

inst_coinc_areduce_nor_96_a311_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a311 = (!inst_coinc_await_cnt_a4_a & !inst_coinc_await_cnt_a6_a & !inst_coinc_await_cnt_a5_a & !inst_coinc_await_cnt_a7_a) & CASCADE(inst_coinc_areduce_nor_96_a226)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	datab => inst_coinc_await_cnt_a6_a,
	datac => inst_coinc_await_cnt_a5_a,
	datad => inst_coinc_await_cnt_a7_a,
	cascin => inst_coinc_areduce_nor_96_a226,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a311);

inst_coinc_aadd_98_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a24 = inst_coinc_await_cnt_a24_a $ !inst_coinc_aadd_98_a23COUT
-- inst_coinc_aadd_98_a24COUT = CARRY(inst_coinc_await_cnt_a24_a & !inst_coinc_aadd_98_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a24_a,
	cin => inst_coinc_aadd_98_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a24,
	cout => inst_coinc_aadd_98_a24COUT);

inst_coinc_await_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a24_a = DFFE(inst_coinc_await_cnt_a24_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a24) # !inst_coinc_await_cnt_a24_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a24,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a24_a);

inst_coinc_aadd_98_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a25 = inst_coinc_await_cnt_a25_a $ inst_coinc_aadd_98_a24COUT
-- inst_coinc_aadd_98_a25COUT = CARRY(!inst_coinc_aadd_98_a24COUT # !inst_coinc_await_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a25_a,
	cin => inst_coinc_aadd_98_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a25,
	cout => inst_coinc_aadd_98_a25COUT);

inst_coinc_await_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a25_a = DFFE(inst_coinc_await_cnt_a25_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a25) # !inst_coinc_await_cnt_a25_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aadd_98_a25,
	datad => inst_coinc_aSelect_366_rtl_337_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a25_a);

inst_coinc_aadd_98_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a26 = inst_coinc_await_cnt_a26_a $ !inst_coinc_aadd_98_a25COUT
-- inst_coinc_aadd_98_a26COUT = CARRY(inst_coinc_await_cnt_a26_a & !inst_coinc_aadd_98_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a26_a,
	cin => inst_coinc_aadd_98_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a26,
	cout => inst_coinc_aadd_98_a26COUT);

inst_coinc_await_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a26_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a26 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a26_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_await_cnt_a26_a,
	datad => inst_coinc_aadd_98_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a26_a);

inst_coinc_aadd_98_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a27 = inst_coinc_await_cnt_a27_a $ inst_coinc_aadd_98_a26COUT
-- inst_coinc_aadd_98_a27COUT = CARRY(!inst_coinc_aadd_98_a26COUT # !inst_coinc_await_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a27_a,
	cin => inst_coinc_aadd_98_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a27,
	cout => inst_coinc_aadd_98_a27COUT);

inst_coinc_await_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a27_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a27 # inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a27_a) # !inst_coinc_aSelect_371_a15 & inst_coinc_aSelect_366_rtl_337_a17 & inst_coinc_await_cnt_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_aSelect_366_rtl_337_a17,
	datac => inst_coinc_await_cnt_a27_a,
	datad => inst_coinc_aadd_98_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a27_a);

inst_coinc_aadd_98_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a28 = inst_coinc_await_cnt_a28_a $ !inst_coinc_aadd_98_a27COUT
-- inst_coinc_aadd_98_a28COUT = CARRY(inst_coinc_await_cnt_a28_a & !inst_coinc_aadd_98_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	cin => inst_coinc_aadd_98_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a28,
	cout => inst_coinc_aadd_98_a28COUT);

inst_coinc_await_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a28_a = DFFE(inst_coinc_await_cnt_a28_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a28) # !inst_coinc_await_cnt_a28_a & inst_coinc_aSelect_371_a15 & inst_coinc_aadd_98_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	datab => inst_coinc_aSelect_371_a15,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_98_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a28_a);

inst_coinc_aadd_98_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a29 = inst_coinc_await_cnt_a29_a $ inst_coinc_aadd_98_a28COUT
-- inst_coinc_aadd_98_a29COUT = CARRY(!inst_coinc_aadd_98_a28COUT # !inst_coinc_await_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	cin => inst_coinc_aadd_98_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a29,
	cout => inst_coinc_aadd_98_a29COUT);

inst_coinc_await_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a29_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a29 # inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_366_rtl_337_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_366_rtl_337_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_await_cnt_a29_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_98_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a29_a);

inst_coinc_aadd_98_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a30 = inst_coinc_await_cnt_a30_a $ !inst_coinc_aadd_98_a29COUT
-- inst_coinc_aadd_98_a30COUT = CARRY(inst_coinc_await_cnt_a30_a & !inst_coinc_aadd_98_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	cin => inst_coinc_aadd_98_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a30,
	cout => inst_coinc_aadd_98_a30COUT);

inst_coinc_await_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a30_a = DFFE(inst_coinc_await_cnt_a30_a & (inst_coinc_aSelect_366_rtl_337_a17 # inst_coinc_aadd_98_a30 & inst_coinc_aSelect_371_a15) # !inst_coinc_await_cnt_a30_a & inst_coinc_aadd_98_a30 & inst_coinc_aSelect_371_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	datab => inst_coinc_aadd_98_a30,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aSelect_371_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a30_a);

inst_coinc_aadd_98_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_98_a31 = inst_coinc_await_cnt_a31_a $ inst_coinc_aadd_98_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	cin => inst_coinc_aadd_98_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_98_a31);

inst_coinc_await_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a = DFFE(inst_coinc_aSelect_371_a15 & (inst_coinc_aadd_98_a31 # inst_coinc_await_cnt_a31_a & inst_coinc_aSelect_366_rtl_337_a17) # !inst_coinc_aSelect_371_a15 & inst_coinc_await_cnt_a31_a & inst_coinc_aSelect_366_rtl_337_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_371_a15,
	datab => inst_coinc_await_cnt_a31_a,
	datac => inst_coinc_aSelect_366_rtl_337_a17,
	datad => inst_coinc_aadd_98_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a31_a);

inst_coinc_areduce_nor_96_a112_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a112 = !inst_coinc_await_cnt_a24_a & !inst_coinc_await_cnt_a27_a & !inst_coinc_await_cnt_a25_a & !inst_coinc_await_cnt_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	datab => inst_coinc_await_cnt_a27_a,
	datac => inst_coinc_await_cnt_a25_a,
	datad => inst_coinc_await_cnt_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_areduce_nor_96_a112);

inst_coinc_areduce_nor_96_a308_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96_a308 = (!inst_coinc_await_cnt_a28_a & !inst_coinc_await_cnt_a29_a & !inst_coinc_await_cnt_a30_a & !inst_coinc_await_cnt_a31_a) & CASCADE(inst_coinc_areduce_nor_96_a112)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	datab => inst_coinc_await_cnt_a29_a,
	datac => inst_coinc_await_cnt_a30_a,
	datad => inst_coinc_await_cnt_a31_a,
	cascin => inst_coinc_areduce_nor_96_a112,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96_a308);

inst_coinc_areduce_nor_96_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_areduce_nor_96 = !inst_coinc_areduce_nor_96_a308 # !inst_coinc_areduce_nor_96_a311 # !inst_coinc_areduce_nor_96_a310 # !inst_coinc_areduce_nor_96_a309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_96_a309,
	datab => inst_coinc_areduce_nor_96_a310,
	datac => inst_coinc_areduce_nor_96_a311,
	datad => inst_coinc_areduce_nor_96_a308,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_areduce_nor_96);

inst_coinc_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a10 = DFFE(inst_coinc_ai_a5 & (inst_coinc_areduce_nor_96 & inst_coinc_astate_a10 # !inst_coinc_areduce_nor_96 & inst_coinc_astate_a9) # !inst_coinc_ai_a5 & inst_coinc_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_ai_a5,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_areduce_nor_96,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a10);

inst_coinc_ai_a1100_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1100 = !inst_coinc_astate_a10 & !inst_coinc_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datad => inst_coinc_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1100);

inst_coinc_ai_a613_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a613 = inst_coinc_areduce_nor_22 & (inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96 # !inst_coinc_astate_a8) # !inst_coinc_areduce_nor_22 & inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "22F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_areduce_nor_22,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_areduce_nor_96,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a613);

inst_coinc_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a8 = DFFE(inst_coinc_ai_a5 & (inst_coinc_astate_a8 & inst_coinc_ai_a1100 # !inst_coinc_ai_a613) # !inst_coinc_ai_a5 & inst_coinc_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4EE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a5,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1100,
	datad => inst_coinc_ai_a613,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a8);

inst_coinc_astate_a169_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a169 = inst_coinc_astate_a9 & (inst_coinc_areduce_nor_96 # !slaveregister_inst_acommand_2_local_a0_a & !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => inst_coinc_areduce_nor_96,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_astate_a169);

inst_coinc_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a9 = DFFE(inst_coinc_astate_a169 # !inst_coinc_astate_a8 & inst_coinc_ai_a5 & !inst_coinc_areduce_nor_22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_ai_a5,
	datac => inst_coinc_areduce_nor_22,
	datad => inst_coinc_astate_a169,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a9);

slaveregister_inst_acommand_2_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a8_a);

inst_coinc_alast_down_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down = DFFE(inst_coinc_ai_a327 $ (inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a327,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_areduce_nor_96,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down);

inst_coinc_ai_a327_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a327 = slaveregister_inst_acommand_2_local_a0_a & inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => inst_coinc_alast_down,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a327);

inst_coinc_alast_down_pol_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a0 = !inst_coinc_ai_a327 & inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a327,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_areduce_nor_96,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a0);

inst_coinc_alast_down_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol = DFFE(!inst_coinc_alast_down_pol, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_down_pol_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_alast_down_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_down_pol_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down_pol);

inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 = DFFE(inst_coinc_ai_a5 & (inst_coinc_astate_a9 $ inst_coinc_alast_down_pol) # !inst_coinc_ai_a5 & slaveregister_inst_acommand_2_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5CAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => slaveregister_inst_acommand_2_local_a8_a,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_alast_down_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0);

slaveregister_inst_acommand_2_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a9_a);

inst_coinc_ai_a623_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a623 = slaveregister_inst_acommand_2_local_a8_a # slaveregister_inst_acommand_2_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a8_a,
	datac => slaveregister_inst_acommand_2_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a623);

inst_coinc_ai_a193_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a193 = DFFE(inst_coinc_ai_a5 & !inst_coinc_ai_a1100 & !inst_coinc_ai_a327 # !inst_coinc_ai_a5 & inst_coinc_ai_a623, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3704",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1100,
	datab => inst_coinc_ai_a5,
	datac => inst_coinc_ai_a327,
	datad => inst_coinc_ai_a623,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a193);

slaveregister_inst_acommand_2_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a12_a);

slaveregister_inst_acommand_2_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a13_a);

slaveregister_inst_acommand_2_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a10_a);

inst_coinc_alast_up_pol_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a0 = inst_coinc_astate_a10 & !inst_coinc_areduce_nor_96 & inst_coinc_ai_a327 & inst_coinc_ai_a5

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_areduce_nor_96,
	datac => inst_coinc_ai_a327,
	datad => inst_coinc_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a0);

inst_coinc_alast_up_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol = DFFE(!inst_coinc_alast_up_pol, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_up_pol_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_alast_up_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_up_pol_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_up_pol);

inst_coinc_aCOINCIDENCE_OUT_UP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_UP_areg0 = DFFE(inst_coinc_ai_a5 & (inst_coinc_astate_a9 $ inst_coinc_alast_up_pol) # !inst_coinc_ai_a5 & slaveregister_inst_acommand_2_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3ACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a10_a,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a5,
	datad => inst_coinc_alast_up_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_UP_areg0);

slaveregister_inst_acommand_2_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a11_a);

inst_coinc_ai_a586_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a586 = slaveregister_inst_acommand_2_local_a10_a # slaveregister_inst_acommand_2_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_2_local_a10_a,
	datad => slaveregister_inst_acommand_2_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a586);

inst_coinc_ai_a194_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a194 = DFFE(inst_coinc_ai_a5 & inst_coinc_ai_a327 & inst_coinc_astate_a8 # !inst_coinc_ai_a5 & inst_coinc_ai_a586, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a327,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a586,
	datad => inst_coinc_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a194);

slaveregister_inst_acommand_2_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a14_a);

slaveregister_inst_acommand_2_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a15_a);

slaveregister_inst_acommand_2_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a24_a);

slaveregister_inst_acommand_2_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a26_a);

slaveregister_inst_acommand_2_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a28_a);

slaveregister_inst_acommand_2_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a31_a);

slaveregister_inst_acommand_2_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a29_a);

slaveregister_inst_acommand_2_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a30_a);

n2860_rtl_341_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a1_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a1_a $ n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a1_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a1_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a2_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a2_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a2_a & !n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2860_rtl_341_awysi_counter_asload_path_a2_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a2_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a3_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a3_a $ n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a3_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a3_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a4_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a4_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a4_a & !n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a4_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a4_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a5_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a5_a $ n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a5_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a5_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a6_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a6_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a6_a & !n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a6_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a6_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a7_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a7_a $ n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a7_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a7_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a8_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a8_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a8_a & !n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a8_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a8_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a9_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a9_a $ n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a9_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a9_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a10_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a10_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a10_a & !n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a10_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a10_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a11_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a11_a $ n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a11_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a11_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a12_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a12_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a12_a & !n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a12_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a12_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a13_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a13_a $ n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a13_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a13_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a14_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a14_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a14_a & !n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a14_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a14_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a15_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a15_a $ n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a15_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a15_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a16_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a16_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a16_a & !n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a16_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a16_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a17_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a17_a $ n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a17_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a17_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a18_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a18_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a18_a & !n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2860_rtl_341_awysi_counter_asload_path_a18_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a18_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a19_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a19_a $ n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a19_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a19_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a20_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a20_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a20_a & !n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a20_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a20_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a21_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a21_a $ n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a21_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a21_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a22_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a22_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a22_a & !n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a22_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a22_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a23_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a23_a $ n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a23_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a23_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a24_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a24_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a24_a & !n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a24_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a24_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a25_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a25_a $ n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a25_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a25_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a26_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a26_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a26_a & !n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a26_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a26_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a27_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a27_a $ n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a27_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a27_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a28_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a28_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a28_a & !n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2860_rtl_341_awysi_counter_asload_path_a28_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a28_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a29_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a29_a $ n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a29_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a29_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a30_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a30_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a30_a & !n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a30_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a30_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a31_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a31_a $ n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a31_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a31_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a32_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a32_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a32_a & !n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a32_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a32_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a33_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a33_a $ n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a33_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a33_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a34_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a34_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a34_a & !n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a34_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a34_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a35_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a35_a $ n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a35_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a35_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a36_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a36_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a36_a & !n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a36_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a36_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a37_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a37_a $ n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a37_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a37_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a38_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a38_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a38_a & !n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a38_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a38_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a39_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a39_a $ n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a39_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a39_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a40_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a40_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a40_a & !n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a40_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a40_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a41_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a41_a $ n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a41_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a41_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a42_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a42_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a42_a & !n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a42_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a42_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a43_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a43_a $ n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a43_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a43_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a44_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a44_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a44_a & !n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a44_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a44_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a45_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a45_a $ n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT # !n2860_rtl_341_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a45_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a45_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a46_a = DFFE(n2860_rtl_341_awysi_counter_asload_path_a46_a $ !n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2860_rtl_341_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(n2860_rtl_341_awysi_counter_asload_path_a46_a & !n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2860_rtl_341_awysi_counter_asload_path_a46_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a46_a,
	cout => n2860_rtl_341_awysi_counter_acounter_cell_a46_a_aCOUT);

n2860_rtl_341_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- n2860_rtl_341_awysi_counter_asload_path_a47_a = DFFE(n2860_rtl_341_awysi_counter_acounter_cell_a46_a_aCOUT $ n2860_rtl_341_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => n2860_rtl_341_awysi_counter_asload_path_a47_a,
	cin => n2860_rtl_341_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2860_rtl_341_awysi_counter_asload_path_a47_a);

CNT_rtl_342_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_342_awysi_counter_asload_path_a0_a = DFFE(!CNT_rtl_342_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- CNT_rtl_342_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(CNT_rtl_342_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_342_awysi_counter_asload_path_a0_a,
	cout => CNT_rtl_342_awysi_counter_acounter_cell_a0_a_aCOUT);

CNT_rtl_342_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_342_awysi_counter_asload_path_a1_a = DFFE(CNT_rtl_342_awysi_counter_acounter_cell_a0_a_aCOUT $ CNT_rtl_342_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => CNT_rtl_342_awysi_counter_asload_path_a1_a,
	cin => CNT_rtl_342_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_342_awysi_counter_asload_path_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a22 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a43,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a22);

stripe_inst_alpm_instance_acore_aclk_ref_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK_REF,
	combout => CLK_REF_acombout);

stripe_inst_alpm_instance_acore_anpor_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_nPOR,
	combout => nPOR_acombout);

a_aVCC_aI : apex20ke_lcell 
-- Equation(s):
-- a_aVCC = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aVCC);

ahb_slave_inst_aSelect_545_a220_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a220 = ahb_slave_inst_ai_a1044 & (ahb_slave_inst_areduce_nor_10 & stripe_inst_alpm_instance_acore_aMASTERHWRITE # !ahb_slave_inst_areduce_nor_10 & !ahb_slave_inst_amasterhready_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_10,
	datab => ahb_slave_inst_amasterhready_areg0,
	datac => ahb_slave_inst_ai_a1044,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a220);

ahb_slave_inst_aSelect_545_a74_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a74 = ahb_slave_inst_aslave_state_a10 & (stripe_inst_alpm_instance_acore_aMASTERHWRITE # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a74);

ahb_slave_inst_aSelect_545_a350_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a350 = ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aSelect_545_a74 # ahb_slave_inst_aslave_state_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aSelect_545_a74,
	datad => ahb_slave_inst_aslave_state_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a350);

ahb_slave_inst_aSelect_545_a361_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_545_a361 = ahb_slave_inst_aSelect_545_a350 # ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHWRITE # !ahb_slave_inst_ai_a1063)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => ahb_slave_inst_ai_a1063,
	datad => ahb_slave_inst_aSelect_545_a350,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_545_a361);

ahb_slave_inst_amasterhready_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhready_areg0 = DFFE(!ahb_slave_inst_aSelect_545_a361 & (ahb_slave_inst_aslave_state_a8 # !ahb_slave_inst_aSelect_545_a220 & ahb_slave_inst_areduce_nor_4), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00DC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_545_a220,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_areduce_nor_4,
	datad => ahb_slave_inst_aSelect_545_a361,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhready_areg0);

stripe_inst_alpm_instance_alcell_hgrant_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hgrant = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hgrant);

stripe_inst_alpm_instance_acore_aebiack_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_EBIACK,
	combout => EBIACK_acombout);

stripe_inst_alpm_instance_acore_auartctsn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTCTSN,
	combout => UARTCTSN_acombout);

stripe_inst_alpm_instance_acore_auartdsrn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTDSRN,
	combout => UARTDSRN_acombout);

stripe_inst_alpm_instance_acore_auartrxd_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTRXD,
	combout => UARTRXD_acombout);

stripe_inst_alpm_instance_acore_aintextpin_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_INTEXTPIN,
	combout => INTEXTPIN_acombout);

stripe_inst_alpm_instance_adp_feedback_sum_a0_I : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_adp_feedback_sum_a0 = stripe_inst_alpm_instance_adp2_aportadataout_a0_a & stripe_inst_alpm_instance_adp0_aportadataout_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_adp2_aportadataout_a0_a,
	datad => stripe_inst_alpm_instance_adp0_aportadataout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_adp_feedback_sum_a0);

inst_master_data_source_aadd_14_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a0 = !inst_master_data_source_adata_a0_a
-- inst_master_data_source_aadd_14_a0COUT = CARRY(inst_master_data_source_adata_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a0,
	cout => inst_master_data_source_aadd_14_a0COUT);

inst_master_data_source_aadd_14_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a1 = inst_master_data_source_adata_a1_a $ inst_master_data_source_aadd_14_a0COUT
-- inst_master_data_source_aadd_14_a1COUT = CARRY(!inst_master_data_source_aadd_14_a0COUT # !inst_master_data_source_adata_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a1_a,
	cin => inst_master_data_source_aadd_14_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a1,
	cout => inst_master_data_source_aadd_14_a1COUT);

inst_master_data_source_adata_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a1_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a1 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a1_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a1,
	datab => inst_master_data_source_adata_a1_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a1_a);

inst_master_data_source_aadd_14_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a2 = inst_master_data_source_adata_a2_a $ !inst_master_data_source_aadd_14_a1COUT
-- inst_master_data_source_aadd_14_a2COUT = CARRY(inst_master_data_source_adata_a2_a & !inst_master_data_source_aadd_14_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	cin => inst_master_data_source_aadd_14_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a2,
	cout => inst_master_data_source_aadd_14_a2COUT);

inst_master_data_source_adata_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a2_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a2,
	datab => inst_master_data_source_adata_a2_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a2_a);

inst_master_data_source_aadd_14_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a3 = inst_master_data_source_adata_a3_a $ inst_master_data_source_aadd_14_a2COUT
-- inst_master_data_source_aadd_14_a3COUT = CARRY(!inst_master_data_source_aadd_14_a2COUT # !inst_master_data_source_adata_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	cin => inst_master_data_source_aadd_14_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a3,
	cout => inst_master_data_source_aadd_14_a3COUT);

inst_master_data_source_adata_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a3_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a3,
	datab => inst_master_data_source_adata_a3_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a3_a);

inst_master_data_source_aadd_14_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a4 = inst_master_data_source_adata_a4_a $ !inst_master_data_source_aadd_14_a3COUT
-- inst_master_data_source_aadd_14_a4COUT = CARRY(inst_master_data_source_adata_a4_a & !inst_master_data_source_aadd_14_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	cin => inst_master_data_source_aadd_14_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a4,
	cout => inst_master_data_source_aadd_14_a4COUT);

inst_master_data_source_adata_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a4_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a4,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a4_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a4_a);

inst_master_data_source_aadd_14_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a5 = inst_master_data_source_adata_a5_a $ inst_master_data_source_aadd_14_a4COUT
-- inst_master_data_source_aadd_14_a5COUT = CARRY(!inst_master_data_source_aadd_14_a4COUT # !inst_master_data_source_adata_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a5_a,
	cin => inst_master_data_source_aadd_14_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a5,
	cout => inst_master_data_source_aadd_14_a5COUT);

inst_master_data_source_adata_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a5_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a5,
	datab => inst_master_data_source_adata_a5_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a5_a);

inst_master_data_source_aadd_14_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a6 = inst_master_data_source_adata_a6_a $ !inst_master_data_source_aadd_14_a5COUT
-- inst_master_data_source_aadd_14_a6COUT = CARRY(inst_master_data_source_adata_a6_a & !inst_master_data_source_aadd_14_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	cin => inst_master_data_source_aadd_14_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a6,
	cout => inst_master_data_source_aadd_14_a6COUT);

inst_master_data_source_adata_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a6_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a6 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a6_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a6_a,
	datac => inst_master_data_source_aadd_14_a6,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a6_a);

inst_master_data_source_aadd_14_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a7 = inst_master_data_source_adata_a7_a $ inst_master_data_source_aadd_14_a6COUT
-- inst_master_data_source_aadd_14_a7COUT = CARRY(!inst_master_data_source_aadd_14_a6COUT # !inst_master_data_source_adata_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	cin => inst_master_data_source_aadd_14_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a7,
	cout => inst_master_data_source_aadd_14_a7COUT);

inst_master_data_source_adata_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a7_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aadd_14_a7,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a7_a);

inst_master_data_source_aadd_14_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a8 = inst_master_data_source_adata_a8_a $ !inst_master_data_source_aadd_14_a7COUT
-- inst_master_data_source_aadd_14_a8COUT = CARRY(inst_master_data_source_adata_a8_a & !inst_master_data_source_aadd_14_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	cin => inst_master_data_source_aadd_14_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a8,
	cout => inst_master_data_source_aadd_14_a8COUT);

inst_master_data_source_adata_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a8_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aadd_14_a8,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a8_a);

inst_master_data_source_aadd_14_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a9 = inst_master_data_source_adata_a9_a $ inst_master_data_source_aadd_14_a8COUT
-- inst_master_data_source_aadd_14_a9COUT = CARRY(!inst_master_data_source_aadd_14_a8COUT # !inst_master_data_source_adata_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a9_a,
	cin => inst_master_data_source_aadd_14_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a9,
	cout => inst_master_data_source_aadd_14_a9COUT);

inst_master_data_source_adata_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a9_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a9_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_14_a9,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a9_a);

inst_master_data_source_aadd_14_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a10 = inst_master_data_source_adata_a10_a $ !inst_master_data_source_aadd_14_a9COUT
-- inst_master_data_source_aadd_14_a10COUT = CARRY(inst_master_data_source_adata_a10_a & !inst_master_data_source_aadd_14_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	cin => inst_master_data_source_aadd_14_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a10,
	cout => inst_master_data_source_aadd_14_a10COUT);

inst_master_data_source_adata_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a10_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_aadd_14_a10,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a10_a);

inst_master_data_source_aadd_14_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a11 = inst_master_data_source_adata_a11_a $ inst_master_data_source_aadd_14_a10COUT
-- inst_master_data_source_aadd_14_a11COUT = CARRY(!inst_master_data_source_aadd_14_a10COUT # !inst_master_data_source_adata_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	cin => inst_master_data_source_aadd_14_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a11,
	cout => inst_master_data_source_aadd_14_a11COUT);

inst_master_data_source_adata_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a11_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aadd_14_a11,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a11_a);

inst_master_data_source_aadd_14_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a12 = inst_master_data_source_adata_a12_a $ !inst_master_data_source_aadd_14_a11COUT
-- inst_master_data_source_aadd_14_a12COUT = CARRY(inst_master_data_source_adata_a12_a & !inst_master_data_source_aadd_14_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a12_a,
	cin => inst_master_data_source_aadd_14_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a12,
	cout => inst_master_data_source_aadd_14_a12COUT);

inst_master_data_source_adata_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a12_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a12,
	datab => inst_master_data_source_adata_a12_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a12_a);

inst_master_data_source_aadd_14_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a13 = inst_master_data_source_adata_a13_a $ inst_master_data_source_aadd_14_a12COUT
-- inst_master_data_source_aadd_14_a13COUT = CARRY(!inst_master_data_source_aadd_14_a12COUT # !inst_master_data_source_adata_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	cin => inst_master_data_source_aadd_14_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a13,
	cout => inst_master_data_source_aadd_14_a13COUT);

inst_master_data_source_adata_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a13_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_14_a13,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a13_a);

inst_master_data_source_aadd_14_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a14 = inst_master_data_source_adata_a14_a $ !inst_master_data_source_aadd_14_a13COUT
-- inst_master_data_source_aadd_14_a14COUT = CARRY(inst_master_data_source_adata_a14_a & !inst_master_data_source_aadd_14_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a14_a,
	cin => inst_master_data_source_aadd_14_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a14,
	cout => inst_master_data_source_aadd_14_a14COUT);

inst_master_data_source_adata_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a14_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a14,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a14_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a14_a);

inst_master_data_source_aadd_14_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a15 = inst_master_data_source_adata_a15_a $ inst_master_data_source_aadd_14_a14COUT
-- inst_master_data_source_aadd_14_a15COUT = CARRY(!inst_master_data_source_aadd_14_a14COUT # !inst_master_data_source_adata_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	cin => inst_master_data_source_aadd_14_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a15,
	cout => inst_master_data_source_aadd_14_a15COUT);

inst_master_data_source_adata_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a15_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a15_a,
	datac => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datad => inst_master_data_source_aadd_14_a15,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a15_a);

inst_master_data_source_aadd_14_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a16 = inst_master_data_source_adata_a16_a $ !inst_master_data_source_aadd_14_a15COUT
-- inst_master_data_source_aadd_14_a16COUT = CARRY(inst_master_data_source_adata_a16_a & !inst_master_data_source_aadd_14_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	cin => inst_master_data_source_aadd_14_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a16,
	cout => inst_master_data_source_aadd_14_a16COUT);

inst_master_data_source_adata_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a16_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a16,
	datab => inst_master_data_source_adata_a16_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a16_a);

inst_master_data_source_aadd_14_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a17 = inst_master_data_source_adata_a17_a $ inst_master_data_source_aadd_14_a16COUT
-- inst_master_data_source_aadd_14_a17COUT = CARRY(!inst_master_data_source_aadd_14_a16COUT # !inst_master_data_source_adata_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	cin => inst_master_data_source_aadd_14_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a17,
	cout => inst_master_data_source_aadd_14_a17COUT);

inst_master_data_source_adata_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a17_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	datab => inst_master_data_source_aadd_14_a17,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a17_a);

inst_master_data_source_aadd_14_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a18 = inst_master_data_source_adata_a18_a $ !inst_master_data_source_aadd_14_a17COUT
-- inst_master_data_source_aadd_14_a18COUT = CARRY(inst_master_data_source_adata_a18_a & !inst_master_data_source_aadd_14_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	cin => inst_master_data_source_aadd_14_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a18,
	cout => inst_master_data_source_aadd_14_a18COUT);

inst_master_data_source_adata_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a18_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	datab => inst_master_data_source_aadd_14_a18,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a18_a);

inst_master_data_source_aadd_14_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a19 = inst_master_data_source_adata_a19_a $ inst_master_data_source_aadd_14_a18COUT
-- inst_master_data_source_aadd_14_a19COUT = CARRY(!inst_master_data_source_aadd_14_a18COUT # !inst_master_data_source_adata_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	cin => inst_master_data_source_aadd_14_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a19,
	cout => inst_master_data_source_aadd_14_a19COUT);

inst_master_data_source_adata_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a19_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_aadd_14_a19,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a19_a);

inst_master_data_source_aadd_14_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a20 = inst_master_data_source_adata_a20_a $ !inst_master_data_source_aadd_14_a19COUT
-- inst_master_data_source_aadd_14_a20COUT = CARRY(inst_master_data_source_adata_a20_a & !inst_master_data_source_aadd_14_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	cin => inst_master_data_source_aadd_14_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a20,
	cout => inst_master_data_source_aadd_14_a20COUT);

inst_master_data_source_adata_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a20_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a20,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a20_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a20_a);

inst_master_data_source_aadd_14_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a21 = inst_master_data_source_adata_a21_a $ inst_master_data_source_aadd_14_a20COUT
-- inst_master_data_source_aadd_14_a21COUT = CARRY(!inst_master_data_source_aadd_14_a20COUT # !inst_master_data_source_adata_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	cin => inst_master_data_source_aadd_14_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a21,
	cout => inst_master_data_source_aadd_14_a21COUT);

inst_master_data_source_adata_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a21_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a21,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a21_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a21_a);

inst_master_data_source_aadd_14_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a22 = inst_master_data_source_adata_a22_a $ !inst_master_data_source_aadd_14_a21COUT
-- inst_master_data_source_aadd_14_a22COUT = CARRY(inst_master_data_source_adata_a22_a & !inst_master_data_source_aadd_14_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	cin => inst_master_data_source_aadd_14_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a22,
	cout => inst_master_data_source_aadd_14_a22COUT);

inst_master_data_source_adata_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a22_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a22,
	datab => inst_master_data_source_adata_a22_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a22_a);

inst_master_data_source_aadd_14_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a23 = inst_master_data_source_adata_a23_a $ inst_master_data_source_aadd_14_a22COUT
-- inst_master_data_source_aadd_14_a23COUT = CARRY(!inst_master_data_source_aadd_14_a22COUT # !inst_master_data_source_adata_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a23_a,
	cin => inst_master_data_source_aadd_14_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a23,
	cout => inst_master_data_source_aadd_14_a23COUT);

inst_master_data_source_adata_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a23_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a23,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a23_a);

inst_master_data_source_aLessThan_12_a226_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a226 = !inst_master_data_source_adata_a19_a & !inst_master_data_source_adata_a18_a & !inst_master_data_source_adata_a17_a & !inst_master_data_source_adata_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_adata_a17_a,
	datad => inst_master_data_source_adata_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_12_a226);

inst_master_data_source_aLessThan_12_a319_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a319 = (!inst_master_data_source_adata_a20_a & !inst_master_data_source_adata_a21_a & !inst_master_data_source_adata_a23_a & !inst_master_data_source_adata_a22_a) & CASCADE(inst_master_data_source_aLessThan_12_a226)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_adata_a23_a,
	datad => inst_master_data_source_adata_a22_a,
	cascin => inst_master_data_source_aLessThan_12_a226,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a319);

inst_master_data_source_aLessThan_12_a264_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a264 = !inst_master_data_source_adata_a10_a & !inst_master_data_source_adata_a11_a & !inst_master_data_source_adata_a8_a & !inst_master_data_source_adata_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_adata_a11_a,
	datac => inst_master_data_source_adata_a8_a,
	datad => inst_master_data_source_adata_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_12_a264);

inst_master_data_source_aLessThan_12_a320_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a320 = (!inst_master_data_source_adata_a14_a & !inst_master_data_source_adata_a12_a & !inst_master_data_source_adata_a13_a & !inst_master_data_source_adata_a15_a) & CASCADE(inst_master_data_source_aLessThan_12_a264)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_adata_a12_a,
	datac => inst_master_data_source_adata_a13_a,
	datad => inst_master_data_source_adata_a15_a,
	cascin => inst_master_data_source_aLessThan_12_a264,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a320);

inst_master_data_source_aadd_14_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a24 = inst_master_data_source_adata_a24_a $ !inst_master_data_source_aadd_14_a23COUT
-- inst_master_data_source_aadd_14_a24COUT = CARRY(inst_master_data_source_adata_a24_a & !inst_master_data_source_aadd_14_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	cin => inst_master_data_source_aadd_14_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a24,
	cout => inst_master_data_source_aadd_14_a24COUT);

inst_master_data_source_adata_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a24_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a24,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a24_a);

inst_master_data_source_aadd_14_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a25 = inst_master_data_source_adata_a25_a $ inst_master_data_source_aadd_14_a24COUT
-- inst_master_data_source_aadd_14_a25COUT = CARRY(!inst_master_data_source_aadd_14_a24COUT # !inst_master_data_source_adata_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	cin => inst_master_data_source_aadd_14_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a25,
	cout => inst_master_data_source_aadd_14_a25COUT);

inst_master_data_source_adata_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a25_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a25,
	datac => inst_master_data_source_adata_a25_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a25_a);

inst_master_data_source_aadd_14_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a26 = inst_master_data_source_adata_a26_a $ !inst_master_data_source_aadd_14_a25COUT
-- inst_master_data_source_aadd_14_a26COUT = CARRY(inst_master_data_source_adata_a26_a & !inst_master_data_source_aadd_14_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	cin => inst_master_data_source_aadd_14_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a26,
	cout => inst_master_data_source_aadd_14_a26COUT);

inst_master_data_source_adata_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a26_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4450",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_aadd_14_a26,
	datac => inst_master_data_source_adata_a26_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a26_a);

inst_master_data_source_aadd_14_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a27 = inst_master_data_source_adata_a27_a $ inst_master_data_source_aadd_14_a26COUT
-- inst_master_data_source_aadd_14_a27COUT = CARRY(!inst_master_data_source_aadd_14_a26COUT # !inst_master_data_source_adata_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	cin => inst_master_data_source_aadd_14_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a27,
	cout => inst_master_data_source_aadd_14_a27COUT);

inst_master_data_source_adata_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a27_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a27_a,
	datac => inst_master_data_source_aadd_14_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a27_a);

inst_master_data_source_aadd_14_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a28 = inst_master_data_source_adata_a28_a $ !inst_master_data_source_aadd_14_a27COUT
-- inst_master_data_source_aadd_14_a28COUT = CARRY(inst_master_data_source_adata_a28_a & !inst_master_data_source_aadd_14_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	cin => inst_master_data_source_aadd_14_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a28,
	cout => inst_master_data_source_aadd_14_a28COUT);

inst_master_data_source_adata_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a28_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a28,
	datab => inst_master_data_source_adata_a28_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a28_a);

inst_master_data_source_aadd_14_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a29 = inst_master_data_source_adata_a29_a $ inst_master_data_source_aadd_14_a28COUT
-- inst_master_data_source_aadd_14_a29COUT = CARRY(!inst_master_data_source_aadd_14_a28COUT # !inst_master_data_source_adata_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a29_a,
	cin => inst_master_data_source_aadd_14_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a29,
	cout => inst_master_data_source_aadd_14_a29COUT);

inst_master_data_source_adata_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a29_a = DFFE(inst_master_data_source_aadd_14_a29 & !inst_master_data_source_aLessThan_12_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_14_a29,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a29_a);

inst_master_data_source_aadd_14_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a30 = inst_master_data_source_adata_a30_a $ !inst_master_data_source_aadd_14_a29COUT
-- inst_master_data_source_aadd_14_a30COUT = CARRY(inst_master_data_source_adata_a30_a & !inst_master_data_source_aadd_14_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	cin => inst_master_data_source_aadd_14_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a30,
	cout => inst_master_data_source_aadd_14_a30COUT);

inst_master_data_source_adata_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a30_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & inst_master_data_source_aadd_14_a30 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a30,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a30_a);

inst_master_data_source_aadd_14_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_14_a31 = inst_master_data_source_aadd_14_a30COUT $ inst_master_data_source_adata_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_adata_a31_a,
	cin => inst_master_data_source_aadd_14_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_14_a31);

inst_master_data_source_adata_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a31_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & inst_master_data_source_aadd_14_a31 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a31,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a31_a);

inst_master_data_source_aLessThan_12_a199_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a199 = inst_master_data_source_adata_a30_a # inst_master_data_source_adata_a28_a # inst_master_data_source_adata_a31_a # inst_master_data_source_adata_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	datab => inst_master_data_source_adata_a28_a,
	datac => inst_master_data_source_adata_a31_a,
	datad => inst_master_data_source_adata_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a199);

inst_master_data_source_aLessThan_12_a204_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a204 = inst_master_data_source_adata_a25_a # inst_master_data_source_adata_a27_a # inst_master_data_source_adata_a24_a # inst_master_data_source_adata_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_adata_a27_a,
	datac => inst_master_data_source_adata_a24_a,
	datad => inst_master_data_source_adata_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a204);

inst_master_data_source_aLessThan_12_a127_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_12_a127 = inst_master_data_source_aLessThan_12_a199 # inst_master_data_source_aLessThan_12_a204 # !inst_master_data_source_aLessThan_12_a320 # !inst_master_data_source_aLessThan_12_a319

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a319,
	datab => inst_master_data_source_aLessThan_12_a320,
	datac => inst_master_data_source_aLessThan_12_a199,
	datad => inst_master_data_source_aLessThan_12_a204,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_12_a127);

inst_master_data_source_adata_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a0_a = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a0 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a0_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a0,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a0_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a0_a);

inst_master_data_source_awdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a0_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a0 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a0_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a0_a,
	datab => inst_master_data_source_aadd_14_a0,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a0_a_areg0);

inst_ahb_master_aslavehwdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a0_a_areg0 = DFFE(inst_master_data_source_awdata_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a0_a_areg0);

inst_master_data_source_awdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a1_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a1 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a1_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a1_a,
	datab => inst_master_data_source_aadd_14_a1,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a1_a_areg0);

inst_ahb_master_aslavehwdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a1_a_areg0 = DFFE(inst_master_data_source_awdata_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a1_a_areg0);

inst_master_data_source_awdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a2_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	datab => inst_master_data_source_aadd_14_a2,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a2_a_areg0);

inst_ahb_master_aslavehwdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a2_a_areg0 = DFFE(inst_master_data_source_awdata_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a2_a_areg0);

inst_master_data_source_awdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a3_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	datab => inst_master_data_source_aadd_14_a3,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a3_a_areg0);

inst_ahb_master_aslavehwdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a3_a_areg0 = DFFE(inst_master_data_source_awdata_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a3_a_areg0);

inst_master_data_source_awdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a4_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	datab => inst_master_data_source_aadd_14_a4,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a4_a_areg0);

inst_ahb_master_aslavehwdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a4_a_areg0 = DFFE(inst_master_data_source_awdata_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a4_a_areg0);

inst_master_data_source_awdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a5_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a5_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a5,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a5_a_areg0);

inst_ahb_master_aslavehwdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a5_a_areg0 = DFFE(inst_master_data_source_awdata_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a5_a_areg0);

inst_master_data_source_awdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a6_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a6 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a6_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	datab => inst_master_data_source_aadd_14_a6,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a6_a_areg0);

inst_ahb_master_aslavehwdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a6_a_areg0 = DFFE(inst_master_data_source_awdata_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a6_a_areg0);

inst_master_data_source_awdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a7_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a7,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a7_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a7_a_areg0);

inst_ahb_master_aslavehwdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a7_a_areg0 = DFFE(inst_master_data_source_awdata_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a7_a_areg0);

inst_master_data_source_awdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a8_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_aadd_14_a8,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a8_a_areg0);

inst_ahb_master_aslavehwdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a8_a_areg0 = DFFE(inst_master_data_source_awdata_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a8_a_areg0);

inst_master_data_source_awdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a9_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a9_a,
	datab => inst_master_data_source_aadd_14_a9,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a9_a_areg0);

inst_ahb_master_aslavehwdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a9_a_areg0 = DFFE(inst_master_data_source_awdata_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a9_a_areg0);

inst_master_data_source_awdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a10_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a10_a,
	datac => inst_master_data_source_aadd_14_a10,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a10_a_areg0);

inst_ahb_master_aslavehwdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a10_a_areg0 = DFFE(inst_master_data_source_awdata_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a10_a_areg0);

inst_master_data_source_awdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a11_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a11_a,
	datac => inst_master_data_source_aadd_14_a11,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a11_a_areg0);

inst_ahb_master_aslavehwdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a11_a_areg0 = DFFE(inst_master_data_source_awdata_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a11_a_areg0);

inst_master_data_source_awdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a12_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a12,
	datab => inst_master_data_source_adata_a12_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a12_a_areg0);

inst_ahb_master_aslavehwdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a12_a_areg0 = DFFE(inst_master_data_source_awdata_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a12_a_areg0);

inst_master_data_source_awdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a13_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a13,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a13_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a13_a_areg0);

inst_ahb_master_aslavehwdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a13_a_areg0 = DFFE(inst_master_data_source_awdata_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a13_a_areg0);

inst_master_data_source_awdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a14_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a14,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a14_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a14_a_areg0);

inst_ahb_master_aslavehwdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a14_a_areg0 = DFFE(inst_master_data_source_awdata_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a14_a_areg0);

inst_master_data_source_awdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a15_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_aadd_14_a15,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a15_a_areg0);

inst_ahb_master_aslavehwdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a15_a_areg0 = DFFE(inst_master_data_source_awdata_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a15_a_areg0);

inst_master_data_source_awdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a16_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a16,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a16_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a16_a_areg0);

inst_ahb_master_aslavehwdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a16_a_areg0 = DFFE(inst_master_data_source_awdata_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a16_a_areg0);

inst_master_data_source_awdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a17_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a17,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a17_a_areg0);

inst_ahb_master_aslavehwdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a17_a_areg0 = DFFE(inst_master_data_source_awdata_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a17_a_areg0);

inst_master_data_source_awdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a18_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a18,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_aLessThan_12_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a18_a_areg0);

inst_ahb_master_aslavehwdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a18_a_areg0 = DFFE(inst_master_data_source_awdata_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a18_a_areg0);

inst_master_data_source_awdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a19_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a19,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a19_a_areg0);

inst_ahb_master_aslavehwdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a19_a_areg0 = DFFE(inst_master_data_source_awdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a19_a_areg0);

inst_master_data_source_awdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a20_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a20,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a20_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a20_a_areg0);

inst_ahb_master_aslavehwdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a20_a_areg0 = DFFE(inst_master_data_source_awdata_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a20_a_areg0);

inst_master_data_source_awdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a21_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a21,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a21_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a21_a_areg0);

inst_ahb_master_aslavehwdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a21_a_areg0 = DFFE(inst_master_data_source_awdata_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a21_a_areg0);

inst_master_data_source_awdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a22_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a22,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a22_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a22_a_areg0);

inst_ahb_master_aslavehwdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a22_a_areg0 = DFFE(inst_master_data_source_awdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a22_a_areg0);

inst_master_data_source_awdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a23_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a23,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a23_a_areg0);

inst_ahb_master_aslavehwdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a23_a_areg0 = DFFE(inst_master_data_source_awdata_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a23_a_areg0);

inst_master_data_source_awdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a24_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a24,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a24_a_areg0);

inst_ahb_master_aslavehwdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a24_a_areg0 = DFFE(inst_master_data_source_awdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a24_a_areg0);

inst_master_data_source_awdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a25_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_14_a25,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_adata_a25_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a25_a_areg0);

inst_ahb_master_aslavehwdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a25_a_areg0 = DFFE(inst_master_data_source_awdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a25_a_areg0);

inst_master_data_source_awdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a26_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a26,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a26_a_areg0);

inst_ahb_master_aslavehwdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a26_a_areg0 = DFFE(inst_master_data_source_awdata_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a26_a_areg0);

inst_master_data_source_awdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a27_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5044",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datab => inst_master_data_source_adata_a27_a,
	datac => inst_master_data_source_aadd_14_a27,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a27_a_areg0);

inst_ahb_master_aslavehwdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a27_a_areg0 = DFFE(inst_master_data_source_awdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a27_a_areg0);

inst_master_data_source_awdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a28_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_14_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3022",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a28,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a28_a_areg0);

inst_ahb_master_aslavehwdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a28_a_areg0 = DFFE(inst_master_data_source_awdata_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a28_a_areg0);

inst_master_data_source_awdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a29_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & inst_master_data_source_aadd_14_a29 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a29,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a29_a_areg0);

inst_ahb_master_aslavehwdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a29_a_areg0 = DFFE(inst_master_data_source_awdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a29_a_areg0);

inst_master_data_source_awdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a30_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & inst_master_data_source_aadd_14_a30 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a30,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a30_a_areg0);

inst_ahb_master_aslavehwdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a30_a_areg0 = DFFE(inst_master_data_source_awdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a30_a_areg0);

inst_master_data_source_awdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a31_a_areg0 = DFFE(!inst_master_data_source_aLessThan_12_a127 & inst_master_data_source_aadd_14_a31 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_12_a127,
	datac => inst_master_data_source_aadd_14_a31,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a31_a_areg0);

inst_ahb_master_aslavehwdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a31_a_areg0 = DFFE(inst_master_data_source_awdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a31_a_areg0);

ahb_slave_inst_areg_address_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a7_a_areg0 = DFFE(ahb_slave_inst_areg_address_a7_a_areg0 & (ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a # !ahb_slave_inst_aSelect_583_a377) # !ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_aSelect_576_a12 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datab => ahb_slave_inst_aSelect_583_a377,
	datac => ahb_slave_inst_aSelect_576_a12,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a7_a_areg0);

ahb_slave_inst_areg_address_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a8_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & (ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a8_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a,
	datab => ahb_slave_inst_aSelect_583_a377,
	datac => ahb_slave_inst_areg_address_a8_a_areg0,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100111101011",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 0,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a);

slaveregister_inst_ai_a2965_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2965 = !ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2965);

slaveregister_inst_ai_a3019_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3019 = ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3019);

slaveregister_inst_ai_a574_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a574 = ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3019

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3019,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a574);

FLASH_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(0),
	combout => FLASH_AD_D_a0_a_acombout);

inst_flash_ADC_adata_sig_a0_a_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a0_a_a7 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a0_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a0_a_a7);

slaveregister_inst_acommand_0_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a16_a);

slaveregister_inst_acommand_0_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a17_a);

inst_flash_ADC_adisc_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adisc = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a17_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adisc);

inst_flash_ADC_ai_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a2 = slaveregister_inst_acommand_0_local_a16_a # inst_flash_ADC_adisc & slaveregister_inst_acommand_0_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a16_a,
	datac => inst_flash_ADC_adisc,
	datad => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a2);

inst_flash_ADC_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a0 = !slaveregister_inst_acommand_0_local_a16_a & !slaveregister_inst_acommand_0_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a16_a,
	datac => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a0);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_awraddress_a0_a_a8 $ inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a $ (inst_flash_ADC_awraddress_a0_a_a8 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a $ (inst_flash_ADC_awraddress_a0_a_a8 & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a & !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a0_a_a8,
	datab => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a,
	cout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a = DFFE(!inst_flash_ADC_ai_a0 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a $ (inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a_aCOUT & inst_flash_ADC_awraddress_a0_a_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a,
	datad => inst_flash_ADC_awraddress_a0_a_a8,
	cin => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => inst_flash_ADC_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a);

inst_flash_ADC_awraddress_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a_a8 = !inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a & (slaveregister_inst_acommand_0_local_a16_a # slaveregister_inst_acommand_0_local_a17_a & inst_flash_ADC_adisc)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00EC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a17_a,
	datab => slaveregister_inst_acommand_0_local_a16_a,
	datac => inst_flash_ADC_adisc,
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_a0_a_a8);

inst_flash_ADC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awren = DFFE(!inst_flash_ADC_ai_a0 & (inst_flash_ADC_awraddress_a0_a_a8 # !inst_flash_ADC_ai_a2 & inst_flash_ADC_awren), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3310",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a2,
	datab => inst_flash_ADC_ai_a0,
	datac => inst_flash_ADC_awren,
	datad => inst_flash_ADC_awraddress_a0_a_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awren);

rtl_a12_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a12 = inst_flash_ADC_awren # slaveregister_inst_ai_a574

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_awren,
	datad => slaveregister_inst_ai_a574,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a12);

inst_flash_ADC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a0_a);

inst_flash_ADC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a574 # inst_flash_ADC_awraddress_a0_a) # !ahb_slave_inst_areg_address_a2_a_areg0 & !slaveregister_inst_ai_a574 & inst_flash_ADC_awraddress_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a574,
	datad => inst_flash_ADC_awraddress_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a0_a_a2);

inst_flash_ADC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a1_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a1_a);

inst_flash_ADC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a1_a_a5 = inst_flash_ADC_awraddress_a1_a & (ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a574) # !inst_flash_ADC_awraddress_a1_a & slaveregister_inst_ai_a574 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a1_a,
	datac => slaveregister_inst_ai_a574,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a1_a_a5);

inst_flash_ADC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a2_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a2_a);

inst_flash_ADC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a2_a_a8 = inst_flash_ADC_awraddress_a2_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a574) # !inst_flash_ADC_awraddress_a2_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_ai_a574

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_awraddress_a2_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_ai_a574,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a2_a_a8);

inst_flash_ADC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a3_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a3_a);

inst_flash_ADC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_ai_a574 # inst_flash_ADC_awraddress_a3_a) # !ahb_slave_inst_areg_address_a5_a_areg0 & !slaveregister_inst_ai_a574 & inst_flash_ADC_awraddress_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_ai_a574,
	datad => inst_flash_ADC_awraddress_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a3_a_a11);

inst_flash_ADC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a4_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a4_a);

inst_flash_ADC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a574 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a574 & inst_flash_ADC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => inst_flash_ADC_awraddress_a4_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a4_a_a14);

inst_flash_ADC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a5_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a5_a);

inst_flash_ADC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a574 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a574 & inst_flash_ADC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => inst_flash_ADC_awraddress_a5_a,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a5_a_a17);

inst_flash_ADC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a6_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a6_a);

inst_flash_ADC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a6_a_a20 = ahb_slave_inst_areg_address_a8_a_areg0 & (inst_flash_ADC_awraddress_a6_a # slaveregister_inst_ai_a574) # !ahb_slave_inst_areg_address_a8_a_areg0 & inst_flash_ADC_awraddress_a6_a & !slaveregister_inst_ai_a574

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datac => inst_flash_ADC_awraddress_a6_a,
	datad => slaveregister_inst_ai_a574,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a6_a_a20);

inst_flash_ADC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a7_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a7_a);

ahb_slave_inst_areg_address_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a9_a_areg0 = DFFE(ahb_slave_inst_aSelect_583_a377 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_576_a12 # !ahb_slave_inst_aSelect_583_a377 & (ahb_slave_inst_areg_address_a9_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_576_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_583_a377,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a,
	datac => ahb_slave_inst_areg_address_a9_a_areg0,
	datad => ahb_slave_inst_aSelect_576_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a9_a_areg0);

inst_flash_ADC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a574 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a574 & inst_flash_ADC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => inst_flash_ADC_awraddress_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a7_a_a23);

inst_flash_ADC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a8_a = DFFE(inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a8_a);

ahb_slave_inst_areg_address_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a10_a_areg0 = DFFE(ahb_slave_inst_aSelect_576_a12 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a # !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a10_a_areg0) # !ahb_slave_inst_aSelect_576_a12 & !ahb_slave_inst_aSelect_583_a377 & ahb_slave_inst_areg_address_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_576_a12,
	datab => ahb_slave_inst_aSelect_583_a377,
	datac => ahb_slave_inst_areg_address_a10_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a10_a_areg0);

inst_flash_ADC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a8_a_a26 = inst_flash_ADC_awraddress_a8_a & (ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a574) # !inst_flash_ADC_awraddress_a8_a & slaveregister_inst_ai_a574 & ahb_slave_inst_areg_address_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awraddress_a8_a,
	datab => slaveregister_inst_ai_a574,
	datad => ahb_slave_inst_areg_address_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a0_a_a7,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a2973_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2973 = ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2973);

rtl_a7450_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7450 = slaveregister_inst_ai_a2973 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => slaveregister_inst_ai_a2973,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7450);

ATWD1_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(0),
	combout => ATWD1_D_a0_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 = !inst_ROC_aRST_areg0 & atwd1_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD1_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

slaveregister_inst_ai_a580_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a580 = slaveregister_inst_ai_a3019 & !ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3019,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a580);

ATWD1_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(2),
	combout => ATWD1_D_a2_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD1_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD1_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(1),
	combout => ATWD1_D_a1_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD1_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD1_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(3),
	combout => ATWD1_D_a3_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD1_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD1_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(9),
	combout => ATWD1_D_a9_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD1_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD1_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(7),
	combout => ATWD1_D_a7_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD1_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD1_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(8),
	combout => ATWD1_D_a8_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD1_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD1_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(6),
	combout => ATWD1_D_a6_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD1_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a6_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a6_a);

ATWD1_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(5),
	combout => ATWD1_D_a5_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD1_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD1_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(4),
	combout => ATWD1_D_a4_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD1_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a3_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datab => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a3_a);

atwd1_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a1_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a1_a);

atwd1_adata_sig_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a0_a_a8 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a580 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A3AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datac => slaveregister_inst_ai_a580,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a0_a_a8);

atwd1_ainst_atwd_readout_areduce_or_143_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_143_a2 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a13,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_143_a2);

atwd1_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_adata_valid_areg0 & (atwd1_ainst_atwd_readout_astate_a10 # !atwd1_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a11,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_143_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adata_valid_areg0);

rtl_a14_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a14 = atwd1_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datad => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a14);

atwd1_ainst_atwd_readout_aadd_29_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a0 = !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_29_a0COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a0,
	cout => atwd1_ainst_atwd_readout_aadd_29_a0COUT);

atwd1_ainst_atwd_readout_aSelect_160_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_160_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & !atwd1_ainst_atwd_readout_astate_a8 & !atwd1_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AB23",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_160_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aSelect_160_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a0,
	datad => atwd1_ainst_atwd_readout_aSelect_160_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd1_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a2_a_areg0 & (atwd1_ainst_atwd_readout_aaddr_cnt_a0_a # slaveregister_inst_ai_a580) # !ahb_slave_inst_areg_address_a2_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & !slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a0_a_a2);

atwd1_ainst_atwd_readout_aadd_29_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a1 = atwd1_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_29_a0COUT
-- atwd1_ainst_atwd_readout_aadd_29_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a0COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a1,
	cout => atwd1_ainst_atwd_readout_aadd_29_a1COUT);

atwd1_ainst_atwd_readout_aSelect_158_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_158_a106 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a1_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F131",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_158_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aSelect_158_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a1,
	datad => atwd1_ainst_atwd_readout_aSelect_158_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd1_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a3_a_areg0 & (atwd1_ainst_atwd_readout_aaddr_cnt_a1_a # slaveregister_inst_ai_a580) # !ahb_slave_inst_areg_address_a3_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & !slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a1_a_a5);

atwd1_ainst_atwd_readout_aadd_29_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a2 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_29_a1COUT
-- atwd1_ainst_atwd_readout_aadd_29_a2COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_29_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a2,
	cout => atwd1_ainst_atwd_readout_aadd_29_a2COUT);

atwd1_ainst_atwd_readout_aSelect_156_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_156_a106 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a2_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F131",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_156_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aSelect_156_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a2,
	datad => atwd1_ainst_atwd_readout_aSelect_156_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd1_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a2_a_a8 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a580) # !atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & slaveregister_inst_ai_a580 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => slaveregister_inst_ai_a580,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a2_a_a8);

atwd1_ainst_atwd_readout_aadd_29_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a3 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_29_a2COUT
-- atwd1_ainst_atwd_readout_aadd_29_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a2COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a3,
	cout => atwd1_ainst_atwd_readout_aadd_29_a3COUT);

atwd1_ainst_atwd_readout_aSelect_154_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_154_a106 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_aaddr_cnt_a3_a # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F131",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_154_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aSelect_154_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a3,
	datad => atwd1_ainst_atwd_readout_aSelect_154_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd1_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a3_a_a11 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & (ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a580) # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & slaveregister_inst_ai_a580 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datab => slaveregister_inst_ai_a580,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a3_a_a11);

atwd1_ainst_atwd_readout_aadd_29_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a4 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_29_a3COUT
-- atwd1_ainst_atwd_readout_aadd_29_a4COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_29_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a4,
	cout => atwd1_ainst_atwd_readout_aadd_29_a4COUT);

atwd1_ainst_atwd_readout_aSelect_152_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_152_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_152_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_aSelect_152_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a4,
	datad => atwd1_ainst_atwd_readout_aSelect_152_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd1_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a4_a_a14 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a580) # !atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a4_a_a14);

atwd1_ainst_atwd_readout_aadd_29_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a5 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_29_a4COUT
-- atwd1_ainst_atwd_readout_aadd_29_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a4COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a5,
	cout => atwd1_ainst_atwd_readout_aadd_29_a5COUT);

atwd1_ainst_atwd_readout_aSelect_150_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_150_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_150_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aSelect_150_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a5,
	datad => atwd1_ainst_atwd_readout_aSelect_150_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd1_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a580 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a580 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a5_a_a17);

atwd1_ainst_atwd_readout_aadd_29_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a6 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_29_a5COUT
-- atwd1_ainst_atwd_readout_aadd_29_a6COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_29_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a6,
	cout => atwd1_ainst_atwd_readout_aadd_29_a6COUT);

atwd1_ainst_atwd_readout_aSelect_148_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_148_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_143,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_148_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_aSelect_148_a106 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_29_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_29_a6,
	datad => atwd1_ainst_atwd_readout_aSelect_148_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd1_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a580 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a580 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => ahb_slave_inst_areg_address_a8_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a6_a_a20);

atwd1_ainst_atwd_readout_aadd_29_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a7 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_29_a6COUT
-- atwd1_ainst_atwd_readout_aadd_29_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_29_a6COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a7,
	cout => atwd1_ainst_atwd_readout_aadd_29_a7COUT);

atwd1_ainst_atwd_readout_aSelect_146_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_146_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_readout_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88AF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_143,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_146_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_aSelect_146_a106 # atwd1_ainst_atwd_readout_aadd_29_a7 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_29_a7,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_146_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd1_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a580 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a580 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a7_a_a23);

atwd1_ainst_atwd_readout_aadd_29_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_29_a8 = atwd1_ainst_atwd_readout_aadd_29_a7COUT $ !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_29_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_29_a8);

atwd1_ainst_atwd_readout_aSelect_144_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_144_a106 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_143 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & !atwd1_ainst_atwd_readout_astate_a8 & !atwd1_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AB23",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_144_a106);

atwd1_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_aSelect_144_a106 # atwd1_ainst_atwd_readout_aadd_29_a8 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_29_a8,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_144_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd1_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a8_a_a26 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a580) # !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & ahb_slave_inst_areg_address_a10_a_areg0 & slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => ahb_slave_inst_areg_address_a10_a_areg0,
	datad => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a0_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

ATWD0_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(0),
	combout => ATWD0_D_a0_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19 = !inst_ROC_aRST_areg0 & atwd0_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD0_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

slaveregister_inst_ai_a577_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a577 = !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a3019

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a3019,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a577);

ATWD0_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(1),
	combout => ATWD0_D_a1_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD0_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD0_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(6),
	combout => ATWD0_D_a6_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD0_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD0_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(8),
	combout => ATWD0_D_a8_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD0_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

ATWD0_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(7),
	combout => ATWD0_D_a7_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD0_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD0_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(9),
	combout => ATWD0_D_a9_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD0_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a6_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a6_a);

ATWD0_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(3),
	combout => ATWD0_D_a3_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD0_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD0_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD0_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(5),
	combout => ATWD0_D_a5_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD0_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD0_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(4),
	combout => ATWD0_D_a4_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD0_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a3_a = atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a3_a);

ATWD0_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(2),
	combout => ATWD0_D_a2_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD0_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a19,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a1_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a3_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9696",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datab => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a1_a);

atwd0_adata_sig_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a0_a_a8 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a577 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A3AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datac => slaveregister_inst_ai_a577,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a0_a_a8);

atwd0_ainst_atwd_readout_areduce_or_143_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_143_a2 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a13,
	datac => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_143_a2);

atwd0_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_adata_valid_areg0 & (atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_areduce_or_143_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_areduce_or_143_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adata_valid_areg0);

rtl_a13_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a13 = atwd0_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datad => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a13);

atwd0_ainst_atwd_readout_aSelect_160_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_160_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_160_a106);

atwd0_ainst_atwd_readout_aadd_29_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a0 = !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_29_a0COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a0,
	cout => atwd0_ainst_atwd_readout_aadd_29_a0COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aSelect_160_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_160_a106,
	datad => atwd0_ainst_atwd_readout_aadd_29_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd0_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a0_a_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & (ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a577) # !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a0_a_a2);

atwd0_ainst_atwd_readout_aSelect_158_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_158_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_158_a106);

atwd0_ainst_atwd_readout_aadd_29_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a1 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_29_a0COUT
-- atwd0_ainst_atwd_readout_aadd_29_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a0COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a1,
	cout => atwd0_ainst_atwd_readout_aadd_29_a1COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aSelect_158_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_158_a106,
	datad => atwd0_ainst_atwd_readout_aadd_29_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd0_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a1_a_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & (ahb_slave_inst_areg_address_a3_a_areg0 # !slaveregister_inst_ai_a577) # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a1_a_a5);

atwd0_ainst_atwd_readout_aSelect_156_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_156_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_156_a106);

atwd0_ainst_atwd_readout_aadd_29_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_29_a1COUT
-- atwd0_ainst_atwd_readout_aadd_29_a2COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_29_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a2,
	cout => atwd0_ainst_atwd_readout_aadd_29_a2COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aSelect_156_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aSelect_156_a106,
	datad => atwd0_ainst_atwd_readout_aadd_29_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd0_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_ai_a577 # atwd0_ainst_atwd_readout_aaddr_cnt_a2_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_ai_a577,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a2_a_a8);

atwd0_ainst_atwd_readout_aadd_29_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a3 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_29_a2COUT
-- atwd0_ainst_atwd_readout_aadd_29_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a2COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a3,
	cout => atwd0_ainst_atwd_readout_aadd_29_a3COUT);

atwd0_ainst_atwd_readout_aSelect_154_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_154_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_154_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aSelect_154_a106 # atwd0_ainst_atwd_readout_aadd_29_a3 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aadd_29_a3,
	datac => atwd0_ainst_atwd_readout_aSelect_154_a106,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd0_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_ai_a577 # atwd0_ainst_atwd_readout_aaddr_cnt_a3_a) # !ahb_slave_inst_areg_address_a5_a_areg0 & !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_ai_a577,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a3_a_a11);

atwd0_ainst_atwd_readout_aadd_29_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a4 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_29_a3COUT
-- atwd0_ainst_atwd_readout_aadd_29_a4COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_29_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a4,
	cout => atwd0_ainst_atwd_readout_aadd_29_a4COUT);

atwd0_ainst_atwd_readout_aSelect_152_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_152_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_152_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aSelect_152_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a4,
	datad => atwd0_ainst_atwd_readout_aSelect_152_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd0_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a4_a_a14 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & (ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a577) # !atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & slaveregister_inst_ai_a577 & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datab => slaveregister_inst_ai_a577,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a4_a_a14);

atwd0_ainst_atwd_readout_aadd_29_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_29_a4COUT
-- atwd0_ainst_atwd_readout_aadd_29_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a4COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a5,
	cout => atwd0_ainst_atwd_readout_aadd_29_a5COUT);

atwd0_ainst_atwd_readout_aSelect_150_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_150_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_150_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aSelect_150_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a5,
	datad => atwd0_ainst_atwd_readout_aSelect_150_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd0_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a7_a_areg0 & (atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # slaveregister_inst_ai_a577) # !ahb_slave_inst_areg_address_a7_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & !slaveregister_inst_ai_a577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a5_a_a17);

atwd0_ainst_atwd_readout_aadd_29_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a6 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_29_a5COUT
-- atwd0_ainst_atwd_readout_aadd_29_a6COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_29_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a6,
	cout => atwd0_ainst_atwd_readout_aadd_29_a6COUT);

atwd0_ainst_atwd_readout_aSelect_148_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_148_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_148_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aSelect_148_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a6,
	datad => atwd0_ainst_atwd_readout_aSelect_148_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd0_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a577 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	datad => ahb_slave_inst_areg_address_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a6_a_a20);

atwd0_ainst_atwd_readout_aadd_29_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a7 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_29_a6COUT
-- atwd0_ainst_atwd_readout_aadd_29_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_29_a6COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a7,
	cout => atwd0_ainst_atwd_readout_aadd_29_a7COUT);

atwd0_ainst_atwd_readout_aSelect_146_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_146_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a & atwd0_ainst_atwd_readout_areduce_or_143 # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F151",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_control_abusy_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_143,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_146_a106);

atwd0_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aSelect_146_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_29_a7,
	datad => atwd0_ainst_atwd_readout_aSelect_146_a106,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd0_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a577 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a7_a_a23);

atwd0_ainst_atwd_readout_aSelect_144_a106_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_144_a106 = atwd0_ainst_atwd_readout_astate_a8 & atwd0_ainst_atwd_readout_areduce_or_143 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !atwd0_ainst_atwd_readout_astate_a8 & (atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !atwd0_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0B3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_143,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_144_a106);

atwd0_ainst_atwd_readout_aadd_29_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_29_a8 = atwd0_ainst_atwd_readout_aadd_29_a7COUT $ !atwd0_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_29_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_29_a8);

atwd0_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aSelect_144_a106 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_29_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aSelect_144_a106,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_29_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd0_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a8_a_a26 = slaveregister_inst_ai_a577 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a577,
	datac => ahb_slave_inst_areg_address_a10_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a0_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

inst_atwd_timestamp_aatwd1_trigger_last_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_trigger_last = DFFE(atwd1_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_trigger_last);

inst_atwd_timestamp_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_ai_a1 = !inst_atwd_timestamp_aatwd1_trigger_last & atwd1_ainst_atwd_trigger_aATWDTrigger_sig

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_atwd_timestamp_aatwd1_trigger_last,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_timestamp_ai_a1);

inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0);

rtl_a1603_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1603 = ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_atwd_timestamp_aatwd1_timestamp_a32_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1603);

inst_atwd_timestamp_aatwd0_trigger_last_aI : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_trigger_last = DFFE(atwd0_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_trigger_last);

inst_atwd_timestamp_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_ai_a0 = atwd0_ainst_atwd_trigger_aATWDTrigger_sig & !inst_atwd_timestamp_aatwd0_trigger_last

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => inst_atwd_timestamp_aatwd0_trigger_last,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_atwd_timestamp_ai_a0);

inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0);

inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0);

slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a0_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0);

slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1 = slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a32_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_atwd_timestamp_aatwd0_timestamp_a32_a_areg0,
	datad => slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1);

rtl_a1608_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1608 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & rtl_a1603 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7520",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => rtl_a1603,
	datad => slaveregister_inst_aMux_326_rtl_405_rtl_623_rtl_827_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1608);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst13 $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a $ (dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst13,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_awr_ptr_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , slaveregister_inst_arx_fifo_rd_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	ena => slaveregister_inst_arx_fifo_rd_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0 = !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a_a0);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 = slaveregister_inst_arx_fifo_rd_areg0 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_arx_fifo_rd_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_lsb,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 $ dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C6C6",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aaltr_temp_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_ard_ptr_msb_awysi_counter_asload_path_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a0_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a);

rtl_a1127_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1127 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1127);

inst_hit_counter_ff_aOneSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE_latch = DFFE(VCC, GLOBAL(OneSPE_acombout), inst_hit_counter_ff_aOneSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE_latch);

inst_hit_counter_ff_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE0 = DFFE(inst_hit_counter_ff_aOneSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE0);

inst_hit_counter_ff_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE1 = DFFE(!inst_hit_counter_ff_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE1);

inst_hit_counter_ff_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE2 = DFFE(!inst_hit_counter_ff_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE2);

inst_hit_counter_ff_ai_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a17 = !inst_hit_counter_ff_aOneSPE2 & !inst_hit_counter_ff_aOneSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE2,
	datad => inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a17);

a_aGND_aI : apex20ke_lcell 
-- Equation(s):
-- a_aGND = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aGND);

inst_hit_counter_ff_acnt100ms_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a0_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & !inst_hit_counter_ff_acnt100ms_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a0_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a0_a,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a0_a,
	cout => inst_hit_counter_ff_acnt100ms_a0_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a1_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a1_a $ !inst_hit_counter_ff_acnt100ms_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a1_a & !inst_hit_counter_ff_acnt100ms_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a1_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a1_a,
	cout => inst_hit_counter_ff_acnt100ms_a1_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a2_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a2_a $ inst_hit_counter_ff_acnt100ms_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a2_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a2_a # !inst_hit_counter_ff_acnt100ms_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a2_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a2_a,
	cout => inst_hit_counter_ff_acnt100ms_a2_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a3_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a3_a $ !inst_hit_counter_ff_acnt100ms_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a3_a & !inst_hit_counter_ff_acnt100ms_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a3_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a3_a,
	cout => inst_hit_counter_ff_acnt100ms_a3_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a4_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a4_a $ inst_hit_counter_ff_acnt100ms_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a4_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a4_a # !inst_hit_counter_ff_acnt100ms_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a4_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a4_a,
	cout => inst_hit_counter_ff_acnt100ms_a4_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a5_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a5_a $ !inst_hit_counter_ff_acnt100ms_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a5_a & !inst_hit_counter_ff_acnt100ms_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a5_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a5_a,
	cout => inst_hit_counter_ff_acnt100ms_a5_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a6_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a6_a $ inst_hit_counter_ff_acnt100ms_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a6_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a6_a # !inst_hit_counter_ff_acnt100ms_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a6_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a6_a,
	cout => inst_hit_counter_ff_acnt100ms_a6_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a7_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a7_a $ !inst_hit_counter_ff_acnt100ms_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a7_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a7_a & !inst_hit_counter_ff_acnt100ms_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a7_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a7_a,
	cout => inst_hit_counter_ff_acnt100ms_a7_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a8_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a8_a $ inst_hit_counter_ff_acnt100ms_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a8_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a8_a # !inst_hit_counter_ff_acnt100ms_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a8_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a8_a,
	cout => inst_hit_counter_ff_acnt100ms_a8_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a9_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a9_a $ !inst_hit_counter_ff_acnt100ms_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a9_a & !inst_hit_counter_ff_acnt100ms_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a9_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a9_a,
	cout => inst_hit_counter_ff_acnt100ms_a9_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a10_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a10_a $ inst_hit_counter_ff_acnt100ms_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a10_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a9_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a10_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a10_a,
	cout => inst_hit_counter_ff_acnt100ms_a10_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a11_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a11_a $ !inst_hit_counter_ff_acnt100ms_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a11_a & !inst_hit_counter_ff_acnt100ms_a10_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a11_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a11_a,
	cout => inst_hit_counter_ff_acnt100ms_a11_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a12_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a12_a $ inst_hit_counter_ff_acnt100ms_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a12_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a12_a # !inst_hit_counter_ff_acnt100ms_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a12_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a12_a,
	cout => inst_hit_counter_ff_acnt100ms_a12_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a13_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a13_a $ !inst_hit_counter_ff_acnt100ms_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a13_a & !inst_hit_counter_ff_acnt100ms_a12_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a13_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a13_a,
	cout => inst_hit_counter_ff_acnt100ms_a13_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a14_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a14_a $ inst_hit_counter_ff_acnt100ms_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a14_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a14_a # !inst_hit_counter_ff_acnt100ms_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a14_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a14_a,
	cout => inst_hit_counter_ff_acnt100ms_a14_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a15_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a15_a $ !inst_hit_counter_ff_acnt100ms_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a15_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a15_a & !inst_hit_counter_ff_acnt100ms_a14_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a15_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a15_a,
	cout => inst_hit_counter_ff_acnt100ms_a15_a_aCOUT);

inst_hit_counter_ff_areduce_nor_3_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a129 = inst_hit_counter_ff_acnt100ms_a15_a & !inst_hit_counter_ff_acnt100ms_a13_a & !inst_hit_counter_ff_acnt100ms_a14_a & !inst_hit_counter_ff_acnt100ms_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a15_a,
	datab => inst_hit_counter_ff_acnt100ms_a13_a,
	datac => inst_hit_counter_ff_acnt100ms_a14_a,
	datad => inst_hit_counter_ff_acnt100ms_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_hit_counter_ff_areduce_nor_3_a129);

inst_hit_counter_ff_areduce_nor_3_a295_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a295 = (!inst_hit_counter_ff_acnt100ms_a11_a & !inst_hit_counter_ff_acnt100ms_a9_a & inst_hit_counter_ff_acnt100ms_a10_a & !inst_hit_counter_ff_acnt100ms_a8_a) & CASCADE(inst_hit_counter_ff_areduce_nor_3_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a11_a,
	datab => inst_hit_counter_ff_acnt100ms_a9_a,
	datac => inst_hit_counter_ff_acnt100ms_a10_a,
	datad => inst_hit_counter_ff_acnt100ms_a8_a,
	cascin => inst_hit_counter_ff_areduce_nor_3_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a295);

inst_hit_counter_ff_areduce_nor_3_a107_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a107 = !inst_hit_counter_ff_acnt100ms_a5_a & inst_hit_counter_ff_acnt100ms_a7_a & !inst_hit_counter_ff_acnt100ms_a4_a & !inst_hit_counter_ff_acnt100ms_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a5_a,
	datab => inst_hit_counter_ff_acnt100ms_a7_a,
	datac => inst_hit_counter_ff_acnt100ms_a4_a,
	datad => inst_hit_counter_ff_acnt100ms_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_hit_counter_ff_areduce_nor_3_a107);

inst_hit_counter_ff_areduce_nor_3_a294_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a294 = (!inst_hit_counter_ff_acnt100ms_a2_a & !inst_hit_counter_ff_acnt100ms_a3_a & !inst_hit_counter_ff_acnt100ms_a0_a & !inst_hit_counter_ff_acnt100ms_a1_a) & CASCADE(inst_hit_counter_ff_areduce_nor_3_a107)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a2_a,
	datab => inst_hit_counter_ff_acnt100ms_a3_a,
	datac => inst_hit_counter_ff_acnt100ms_a0_a,
	datad => inst_hit_counter_ff_acnt100ms_a1_a,
	cascin => inst_hit_counter_ff_areduce_nor_3_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a294);

inst_hit_counter_ff_acnt100ms_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a16_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a16_a $ inst_hit_counter_ff_acnt100ms_a15_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a16_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a16_a # !inst_hit_counter_ff_acnt100ms_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a16_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a16_a,
	cout => inst_hit_counter_ff_acnt100ms_a16_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a17_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a17_a $ !inst_hit_counter_ff_acnt100ms_a16_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a17_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a17_a & !inst_hit_counter_ff_acnt100ms_a16_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a17_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a17_a,
	cout => inst_hit_counter_ff_acnt100ms_a17_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a18_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a18_a $ inst_hit_counter_ff_acnt100ms_a17_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a18_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a17_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a18_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a18_a,
	cout => inst_hit_counter_ff_acnt100ms_a18_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a19_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a19_a $ !inst_hit_counter_ff_acnt100ms_a18_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a19_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a19_a & !inst_hit_counter_ff_acnt100ms_a18_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a19_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a19_a,
	cout => inst_hit_counter_ff_acnt100ms_a19_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a20_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a20_a $ inst_hit_counter_ff_acnt100ms_a19_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a20_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a19_a_aCOUT # !inst_hit_counter_ff_acnt100ms_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a20_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a20_a,
	cout => inst_hit_counter_ff_acnt100ms_a20_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a21_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a21_a $ !inst_hit_counter_ff_acnt100ms_a20_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a21_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a21_a & !inst_hit_counter_ff_acnt100ms_a20_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a21_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a21_a,
	cout => inst_hit_counter_ff_acnt100ms_a21_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a22_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a22_a $ inst_hit_counter_ff_acnt100ms_a21_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a22_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a22_a # !inst_hit_counter_ff_acnt100ms_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a22_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a22_a,
	cout => inst_hit_counter_ff_acnt100ms_a22_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a23_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a23_a $ !inst_hit_counter_ff_acnt100ms_a22_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a23_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a23_a & !inst_hit_counter_ff_acnt100ms_a22_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a23_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a23_a,
	cout => inst_hit_counter_ff_acnt100ms_a23_a_aCOUT);

inst_hit_counter_ff_areduce_nor_3_a167_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a167 = inst_hit_counter_ff_acnt100ms_a23_a # inst_hit_counter_ff_acnt100ms_a21_a # inst_hit_counter_ff_acnt100ms_a22_a # !inst_hit_counter_ff_acnt100ms_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a23_a,
	datab => inst_hit_counter_ff_acnt100ms_a21_a,
	datac => inst_hit_counter_ff_acnt100ms_a22_a,
	datad => inst_hit_counter_ff_acnt100ms_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a167);

inst_hit_counter_ff_areduce_nor_3_a146_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a146 = inst_hit_counter_ff_acnt100ms_a16_a # !inst_hit_counter_ff_acnt100ms_a18_a # !inst_hit_counter_ff_acnt100ms_a17_a # !inst_hit_counter_ff_acnt100ms_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a19_a,
	datab => inst_hit_counter_ff_acnt100ms_a17_a,
	datac => inst_hit_counter_ff_acnt100ms_a18_a,
	datad => inst_hit_counter_ff_acnt100ms_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a146);

inst_hit_counter_ff_acnt100ms_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a24_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a24_a $ inst_hit_counter_ff_acnt100ms_a23_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a24_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a24_a # !inst_hit_counter_ff_acnt100ms_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a24_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a24_a,
	cout => inst_hit_counter_ff_acnt100ms_a24_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a25_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a25_a $ !inst_hit_counter_ff_acnt100ms_a24_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a25_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a25_a & !inst_hit_counter_ff_acnt100ms_a24_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a25_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a25_a,
	cout => inst_hit_counter_ff_acnt100ms_a25_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a26_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a26_a $ inst_hit_counter_ff_acnt100ms_a25_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a26_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a26_a # !inst_hit_counter_ff_acnt100ms_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a26_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a26_a,
	cout => inst_hit_counter_ff_acnt100ms_a26_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a27_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a27_a $ !inst_hit_counter_ff_acnt100ms_a26_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a27_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a27_a & !inst_hit_counter_ff_acnt100ms_a26_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a27_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a27_a,
	cout => inst_hit_counter_ff_acnt100ms_a27_a_aCOUT);

inst_hit_counter_ff_areduce_nor_3_a192_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a192 = inst_hit_counter_ff_acnt100ms_a25_a # inst_hit_counter_ff_acnt100ms_a27_a # inst_hit_counter_ff_acnt100ms_a24_a # inst_hit_counter_ff_acnt100ms_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a25_a,
	datab => inst_hit_counter_ff_acnt100ms_a27_a,
	datac => inst_hit_counter_ff_acnt100ms_a24_a,
	datad => inst_hit_counter_ff_acnt100ms_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a192);

inst_hit_counter_ff_acnt100ms_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a28_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a28_a $ inst_hit_counter_ff_acnt100ms_a27_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a28_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a28_a # !inst_hit_counter_ff_acnt100ms_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a28_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a28_a,
	cout => inst_hit_counter_ff_acnt100ms_a28_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a29_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a29_a $ !inst_hit_counter_ff_acnt100ms_a28_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a29_a_aCOUT = CARRY(!inst_hit_counter_ff_acnt100ms_a29_a & !inst_hit_counter_ff_acnt100ms_a28_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a29_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a29_a,
	cout => inst_hit_counter_ff_acnt100ms_a29_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a30_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a30_a $ inst_hit_counter_ff_acnt100ms_a29_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_acnt100ms_a30_a_aCOUT = CARRY(inst_hit_counter_ff_acnt100ms_a30_a # !inst_hit_counter_ff_acnt100ms_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_acnt100ms_a30_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a30_a,
	cout => inst_hit_counter_ff_acnt100ms_a30_a_aCOUT);

inst_hit_counter_ff_acnt100ms_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_acnt100ms_a31_a = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_acnt100ms_a31_a $ !inst_hit_counter_ff_acnt100ms_a30_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a31_a,
	datac => a_aGND,
	cin => inst_hit_counter_ff_acnt100ms_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_acnt100ms_a31_a);

inst_hit_counter_ff_areduce_nor_3_a221_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a221 = inst_hit_counter_ff_acnt100ms_a31_a # inst_hit_counter_ff_acnt100ms_a30_a # inst_hit_counter_ff_acnt100ms_a29_a # inst_hit_counter_ff_acnt100ms_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_acnt100ms_a31_a,
	datab => inst_hit_counter_ff_acnt100ms_a30_a,
	datac => inst_hit_counter_ff_acnt100ms_a29_a,
	datad => inst_hit_counter_ff_acnt100ms_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a221);

inst_hit_counter_ff_areduce_nor_3_a275_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a275 = inst_hit_counter_ff_areduce_nor_3_a167 # inst_hit_counter_ff_areduce_nor_3_a146 # inst_hit_counter_ff_areduce_nor_3_a192 # inst_hit_counter_ff_areduce_nor_3_a221

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a167,
	datab => inst_hit_counter_ff_areduce_nor_3_a146,
	datac => inst_hit_counter_ff_areduce_nor_3_a192,
	datad => inst_hit_counter_ff_areduce_nor_3_a221,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a275);

inst_hit_counter_ff_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3 = inst_hit_counter_ff_areduce_nor_3_a295 & inst_hit_counter_ff_areduce_nor_3_a294 & !inst_hit_counter_ff_areduce_nor_3_a275

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a295,
	datac => inst_hit_counter_ff_areduce_nor_3_a294,
	datad => inst_hit_counter_ff_areduce_nor_3_a275,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a17 $ inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_a29 = inst_hit_counter_ff_areduce_nor_3_a294 & !inst_ROC_aRST_areg0 & inst_hit_counter_ff_areduce_nor_3_a295 & !inst_hit_counter_ff_areduce_nor_3_a275

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a294,
	datab => inst_ROC_aRST_areg0,
	datac => inst_hit_counter_ff_areduce_nor_3_a295,
	datad => inst_hit_counter_ff_areduce_nor_3_a275,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29);

inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_acom_ctrl_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a0_a);

inst_hit_counter_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE2 = DFFE(inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE2);

inst_hit_counter_ai_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a17 = inst_hit_counter_aOneSPE1 & !inst_hit_counter_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE1,
	datad => inst_hit_counter_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a17);

inst_hit_counter_acnt100ms_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a0_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & !inst_hit_counter_acnt100ms_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a0_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a0_a,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a0_a,
	cout => inst_hit_counter_acnt100ms_a0_a_aCOUT);

inst_hit_counter_acnt100ms_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a1_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a1_a $ !inst_hit_counter_acnt100ms_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a1_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a1_a & !inst_hit_counter_acnt100ms_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a1_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a1_a,
	cout => inst_hit_counter_acnt100ms_a1_a_aCOUT);

inst_hit_counter_acnt100ms_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a2_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a2_a $ inst_hit_counter_acnt100ms_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a2_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a2_a # !inst_hit_counter_acnt100ms_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a2_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a2_a,
	cout => inst_hit_counter_acnt100ms_a2_a_aCOUT);

inst_hit_counter_acnt100ms_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a3_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a3_a $ !inst_hit_counter_acnt100ms_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a3_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a3_a & !inst_hit_counter_acnt100ms_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a3_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a3_a,
	cout => inst_hit_counter_acnt100ms_a3_a_aCOUT);

inst_hit_counter_acnt100ms_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a4_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a4_a $ inst_hit_counter_acnt100ms_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a4_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a4_a # !inst_hit_counter_acnt100ms_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a4_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a4_a,
	cout => inst_hit_counter_acnt100ms_a4_a_aCOUT);

inst_hit_counter_acnt100ms_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a5_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a5_a $ !inst_hit_counter_acnt100ms_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a5_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a5_a & !inst_hit_counter_acnt100ms_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a5_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a5_a,
	cout => inst_hit_counter_acnt100ms_a5_a_aCOUT);

inst_hit_counter_acnt100ms_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a6_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a6_a $ inst_hit_counter_acnt100ms_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a6_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a6_a # !inst_hit_counter_acnt100ms_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a6_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a6_a,
	cout => inst_hit_counter_acnt100ms_a6_a_aCOUT);

inst_hit_counter_acnt100ms_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a7_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a7_a $ !inst_hit_counter_acnt100ms_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a7_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a7_a & !inst_hit_counter_acnt100ms_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a7_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a7_a,
	cout => inst_hit_counter_acnt100ms_a7_a_aCOUT);

inst_hit_counter_acnt100ms_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a8_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a8_a $ inst_hit_counter_acnt100ms_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a8_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a8_a # !inst_hit_counter_acnt100ms_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a8_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a8_a,
	cout => inst_hit_counter_acnt100ms_a8_a_aCOUT);

inst_hit_counter_acnt100ms_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a9_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a9_a $ !inst_hit_counter_acnt100ms_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a9_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a9_a & !inst_hit_counter_acnt100ms_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a9_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a9_a,
	cout => inst_hit_counter_acnt100ms_a9_a_aCOUT);

inst_hit_counter_acnt100ms_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a10_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a10_a $ inst_hit_counter_acnt100ms_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a10_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a9_a_aCOUT # !inst_hit_counter_acnt100ms_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a10_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a10_a,
	cout => inst_hit_counter_acnt100ms_a10_a_aCOUT);

inst_hit_counter_acnt100ms_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a11_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a11_a $ !inst_hit_counter_acnt100ms_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a11_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a11_a & !inst_hit_counter_acnt100ms_a10_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a11_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a11_a,
	cout => inst_hit_counter_acnt100ms_a11_a_aCOUT);

inst_hit_counter_acnt100ms_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a12_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a12_a $ inst_hit_counter_acnt100ms_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a12_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a12_a # !inst_hit_counter_acnt100ms_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a12_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a12_a,
	cout => inst_hit_counter_acnt100ms_a12_a_aCOUT);

inst_hit_counter_acnt100ms_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a13_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a13_a $ !inst_hit_counter_acnt100ms_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a13_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a13_a & !inst_hit_counter_acnt100ms_a12_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a13_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a13_a,
	cout => inst_hit_counter_acnt100ms_a13_a_aCOUT);

inst_hit_counter_acnt100ms_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a14_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a14_a $ inst_hit_counter_acnt100ms_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a14_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a14_a # !inst_hit_counter_acnt100ms_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a14_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a14_a,
	cout => inst_hit_counter_acnt100ms_a14_a_aCOUT);

inst_hit_counter_acnt100ms_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a15_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a15_a $ !inst_hit_counter_acnt100ms_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a15_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a15_a & !inst_hit_counter_acnt100ms_a14_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a15_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a15_a,
	cout => inst_hit_counter_acnt100ms_a15_a_aCOUT);

inst_hit_counter_areduce_nor_3_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a129 = !inst_hit_counter_acnt100ms_a14_a & !inst_hit_counter_acnt100ms_a13_a & inst_hit_counter_acnt100ms_a15_a & !inst_hit_counter_acnt100ms_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a14_a,
	datab => inst_hit_counter_acnt100ms_a13_a,
	datac => inst_hit_counter_acnt100ms_a15_a,
	datad => inst_hit_counter_acnt100ms_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_hit_counter_areduce_nor_3_a129);

inst_hit_counter_areduce_nor_3_a295_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a295 = (inst_hit_counter_acnt100ms_a10_a & !inst_hit_counter_acnt100ms_a9_a & !inst_hit_counter_acnt100ms_a11_a & !inst_hit_counter_acnt100ms_a8_a) & CASCADE(inst_hit_counter_areduce_nor_3_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a10_a,
	datab => inst_hit_counter_acnt100ms_a9_a,
	datac => inst_hit_counter_acnt100ms_a11_a,
	datad => inst_hit_counter_acnt100ms_a8_a,
	cascin => inst_hit_counter_areduce_nor_3_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a295);

inst_hit_counter_areduce_nor_3_a107_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a107 = !inst_hit_counter_acnt100ms_a5_a & inst_hit_counter_acnt100ms_a7_a & !inst_hit_counter_acnt100ms_a4_a & !inst_hit_counter_acnt100ms_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a5_a,
	datab => inst_hit_counter_acnt100ms_a7_a,
	datac => inst_hit_counter_acnt100ms_a4_a,
	datad => inst_hit_counter_acnt100ms_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_hit_counter_areduce_nor_3_a107);

inst_hit_counter_areduce_nor_3_a294_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a294 = (!inst_hit_counter_acnt100ms_a2_a & !inst_hit_counter_acnt100ms_a1_a & !inst_hit_counter_acnt100ms_a0_a & !inst_hit_counter_acnt100ms_a3_a) & CASCADE(inst_hit_counter_areduce_nor_3_a107)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a2_a,
	datab => inst_hit_counter_acnt100ms_a1_a,
	datac => inst_hit_counter_acnt100ms_a0_a,
	datad => inst_hit_counter_acnt100ms_a3_a,
	cascin => inst_hit_counter_areduce_nor_3_a107,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a294);

inst_hit_counter_acnt100ms_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a16_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a16_a $ inst_hit_counter_acnt100ms_a15_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a16_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a16_a # !inst_hit_counter_acnt100ms_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a16_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a16_a,
	cout => inst_hit_counter_acnt100ms_a16_a_aCOUT);

inst_hit_counter_acnt100ms_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a17_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a17_a $ !inst_hit_counter_acnt100ms_a16_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a17_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a17_a & !inst_hit_counter_acnt100ms_a16_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a17_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a17_a,
	cout => inst_hit_counter_acnt100ms_a17_a_aCOUT);

inst_hit_counter_acnt100ms_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a18_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a18_a $ inst_hit_counter_acnt100ms_a17_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a18_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a17_a_aCOUT # !inst_hit_counter_acnt100ms_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a18_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a18_a,
	cout => inst_hit_counter_acnt100ms_a18_a_aCOUT);

inst_hit_counter_acnt100ms_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a19_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a19_a $ !inst_hit_counter_acnt100ms_a18_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a19_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a19_a & !inst_hit_counter_acnt100ms_a18_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a19_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a19_a,
	cout => inst_hit_counter_acnt100ms_a19_a_aCOUT);

inst_hit_counter_acnt100ms_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a20_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a20_a $ inst_hit_counter_acnt100ms_a19_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a20_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a19_a_aCOUT # !inst_hit_counter_acnt100ms_a20_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a20_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a20_a,
	cout => inst_hit_counter_acnt100ms_a20_a_aCOUT);

inst_hit_counter_acnt100ms_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a21_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a21_a $ !inst_hit_counter_acnt100ms_a20_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a21_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a21_a & !inst_hit_counter_acnt100ms_a20_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a21_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a21_a,
	cout => inst_hit_counter_acnt100ms_a21_a_aCOUT);

inst_hit_counter_acnt100ms_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a22_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a22_a $ inst_hit_counter_acnt100ms_a21_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a22_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a22_a # !inst_hit_counter_acnt100ms_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a22_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a22_a,
	cout => inst_hit_counter_acnt100ms_a22_a_aCOUT);

inst_hit_counter_acnt100ms_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a23_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a23_a $ !inst_hit_counter_acnt100ms_a22_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a23_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a23_a & !inst_hit_counter_acnt100ms_a22_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a23_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a23_a,
	cout => inst_hit_counter_acnt100ms_a23_a_aCOUT);

inst_hit_counter_areduce_nor_3_a167_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a167 = inst_hit_counter_acnt100ms_a23_a # inst_hit_counter_acnt100ms_a21_a # inst_hit_counter_acnt100ms_a22_a # !inst_hit_counter_acnt100ms_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a23_a,
	datab => inst_hit_counter_acnt100ms_a21_a,
	datac => inst_hit_counter_acnt100ms_a22_a,
	datad => inst_hit_counter_acnt100ms_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a167);

inst_hit_counter_acnt100ms_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a24_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a24_a $ inst_hit_counter_acnt100ms_a23_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a24_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a24_a # !inst_hit_counter_acnt100ms_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a24_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a24_a,
	cout => inst_hit_counter_acnt100ms_a24_a_aCOUT);

inst_hit_counter_acnt100ms_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a25_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a25_a $ !inst_hit_counter_acnt100ms_a24_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a25_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a25_a & !inst_hit_counter_acnt100ms_a24_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a25_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a25_a,
	cout => inst_hit_counter_acnt100ms_a25_a_aCOUT);

inst_hit_counter_acnt100ms_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a26_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a26_a $ inst_hit_counter_acnt100ms_a25_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a26_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a26_a # !inst_hit_counter_acnt100ms_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a26_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a26_a,
	cout => inst_hit_counter_acnt100ms_a26_a_aCOUT);

inst_hit_counter_acnt100ms_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a27_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a27_a $ !inst_hit_counter_acnt100ms_a26_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a27_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a27_a & !inst_hit_counter_acnt100ms_a26_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a27_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a27_a,
	cout => inst_hit_counter_acnt100ms_a27_a_aCOUT);

inst_hit_counter_acnt100ms_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a28_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a28_a $ inst_hit_counter_acnt100ms_a27_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a28_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a28_a # !inst_hit_counter_acnt100ms_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a28_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a28_a,
	cout => inst_hit_counter_acnt100ms_a28_a_aCOUT);

inst_hit_counter_acnt100ms_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a29_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a29_a $ !inst_hit_counter_acnt100ms_a28_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a29_a_aCOUT = CARRY(!inst_hit_counter_acnt100ms_a29_a & !inst_hit_counter_acnt100ms_a28_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_acnt100ms_a29_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a29_a,
	cout => inst_hit_counter_acnt100ms_a29_a_aCOUT);

inst_hit_counter_acnt100ms_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a30_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a30_a $ inst_hit_counter_acnt100ms_a29_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_acnt100ms_a30_a_aCOUT = CARRY(inst_hit_counter_acnt100ms_a30_a # !inst_hit_counter_acnt100ms_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a30_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a30_a,
	cout => inst_hit_counter_acnt100ms_a30_a_aCOUT);

inst_hit_counter_acnt100ms_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_acnt100ms_a31_a = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_acnt100ms_a31_a $ !inst_hit_counter_acnt100ms_a30_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a31_a,
	datac => a_aGND,
	cin => inst_hit_counter_acnt100ms_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_acnt100ms_a31_a);

inst_hit_counter_areduce_nor_3_a221_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a221 = inst_hit_counter_acnt100ms_a30_a # inst_hit_counter_acnt100ms_a29_a # inst_hit_counter_acnt100ms_a31_a # inst_hit_counter_acnt100ms_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a30_a,
	datab => inst_hit_counter_acnt100ms_a29_a,
	datac => inst_hit_counter_acnt100ms_a31_a,
	datad => inst_hit_counter_acnt100ms_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a221);

inst_hit_counter_areduce_nor_3_a146_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a146 = inst_hit_counter_acnt100ms_a16_a # !inst_hit_counter_acnt100ms_a18_a # !inst_hit_counter_acnt100ms_a17_a # !inst_hit_counter_acnt100ms_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a19_a,
	datab => inst_hit_counter_acnt100ms_a17_a,
	datac => inst_hit_counter_acnt100ms_a18_a,
	datad => inst_hit_counter_acnt100ms_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a146);

inst_hit_counter_areduce_nor_3_a192_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a192 = inst_hit_counter_acnt100ms_a24_a # inst_hit_counter_acnt100ms_a27_a # inst_hit_counter_acnt100ms_a25_a # inst_hit_counter_acnt100ms_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_acnt100ms_a24_a,
	datab => inst_hit_counter_acnt100ms_a27_a,
	datac => inst_hit_counter_acnt100ms_a25_a,
	datad => inst_hit_counter_acnt100ms_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a192);

inst_hit_counter_areduce_nor_3_a275_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a275 = inst_hit_counter_areduce_nor_3_a167 # inst_hit_counter_areduce_nor_3_a221 # inst_hit_counter_areduce_nor_3_a146 # inst_hit_counter_areduce_nor_3_a192

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a167,
	datab => inst_hit_counter_areduce_nor_3_a221,
	datac => inst_hit_counter_areduce_nor_3_a146,
	datad => inst_hit_counter_areduce_nor_3_a192,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a275);

inst_hit_counter_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3 = inst_hit_counter_areduce_nor_3_a295 & inst_hit_counter_areduce_nor_3_a294 & !inst_hit_counter_areduce_nor_3_a275

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_areduce_nor_3_a295,
	datac => inst_hit_counter_areduce_nor_3_a294,
	datad => inst_hit_counter_areduce_nor_3_a275,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a17 $ inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_a9 = inst_hit_counter_areduce_nor_3_a294 & inst_hit_counter_areduce_nor_3_a295 & !inst_ROC_aRST_areg0 & !inst_hit_counter_areduce_nor_3_a275

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a294,
	datab => inst_hit_counter_areduce_nor_3_a295,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_areduce_nor_3_a275,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_amultiSPEcnt_a10_a_a9);

inst_hit_counter_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_aMux_326_rtl_404_rtl_618_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_618_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a0_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a0_a,
	datad => inst_hit_counter_aoneSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_618_a0);

slaveregister_inst_aMux_326_rtl_404_rtl_618_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_618_a1 = slaveregister_inst_aMux_326_rtl_404_rtl_618_a0 & (slaveregister_inst_acom_ctrl_local_a0_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_326_rtl_404_rtl_618_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a0_a,
	datad => slaveregister_inst_aMux_326_rtl_404_rtl_618_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_618_a1);

slaveregister_inst_acommand_1_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a0_a);

slaveregister_inst_aMux_326_rtl_404_rtl_620_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_620_a4 = slaveregister_inst_acommand_2_local_a0_a & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_acommand_1_local_a0_a) # !slaveregister_inst_acommand_2_local_a0_a & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_620_a4);

slaveregister_inst_acommand_3_local_a0_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a32 = !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a30_a_a126 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a83

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a_a126,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_acom_tx_data_a7_a_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a32);

slaveregister_inst_acommand_3_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a0_a);

slaveregister_inst_aMux_326_rtl_404_rtl_620_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_620_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a0_a & !ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_326_rtl_404_rtl_620_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0ACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_326_rtl_404_rtl_620_a4,
	datab => slaveregister_inst_acommand_3_local_a0_a,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_620_a9);

slaveregister_inst_aMux_326_rtl_404_rtl_617_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_617_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_326_rtl_404_rtl_620_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_326_rtl_404_rtl_618_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_326_rtl_404_rtl_618_a1,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_326_rtl_404_rtl_620_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_617_a0);

inst_hit_counter_ff_aMultiSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE_latch = DFFE(VCC, GLOBAL(MultiSPE_acombout), inst_hit_counter_ff_aMultiSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => MultiSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE_latch);

inst_hit_counter_ff_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE0 = DFFE(inst_hit_counter_ff_aMultiSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE0);

inst_hit_counter_ff_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE1 = DFFE(!inst_hit_counter_ff_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE1);

inst_hit_counter_ff_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE2 = DFFE(!inst_hit_counter_ff_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE2);

inst_hit_counter_ff_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a0 = !inst_hit_counter_ff_aMultiSPE1 & !inst_hit_counter_ff_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aMultiSPE1,
	datad => inst_hit_counter_ff_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a0 $ inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0);

old_aI : apex20ke_lcell 
-- Equation(s):
-- old = DFFE(slaveregister_inst_acom_ctrl_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acom_ctrl_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => old);

msg_rd_aI : apex20ke_lcell 
-- Equation(s):
-- msg_rd = DFFE(slaveregister_inst_acom_ctrl_local_a0_a & !old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a0_a,
	datad => old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => msg_rd);

dcom_inst_aDC_Rx_chan_04_ainst22_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst22 = dcom_inst_aDC_Rx_chan_04_ainst36 $ (msg_rd & !dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => msg_rd,
	datac => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43,
	datad => dcom_inst_aDC_Rx_chan_04_ainst36,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst22);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_alsb : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst36 $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FC3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00006 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst36 # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00008 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst36))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00010 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst36 # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00012 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst36))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00014 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst36 # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00016 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst36))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A509",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst36,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00018 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35);

dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30);

dcom_inst_aDC_Rx_chan_04_ainst36_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst36 = dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg & (!dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30 # !dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a35,
	datac => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a30,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst36);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28 = !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43 = (!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a28,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43);

inst_hit_counter_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE2 = DFFE(inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE2);

inst_hit_counter_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a0 = inst_hit_counter_aMultiSPE1 & !inst_hit_counter_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE1,
	datad => inst_hit_counter_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a0 $ inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a0_a_areg0);

atwd0_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd0_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a0_a # !atwd0_ainst_atwd_trigger_aenable_disc_sig & !inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => inst_atwd_ping_pong_aatwd0_enable_disc_sig_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_aMux_326_rtl_404_rtl_619_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_619_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_amultiSPEcnt_a0_a_areg0 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & atwd0_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a0_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => atwd0_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_619_a0);

slaveregister_inst_aMux_326_rtl_404_rtl_619_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_619_a1 = slaveregister_inst_aMux_326_rtl_404_rtl_619_a0 & (!dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_326_rtl_404_rtl_619_a0 & inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a43,
	datad => slaveregister_inst_aMux_326_rtl_404_rtl_619_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_619_a1);

slaveregister_inst_aMux_326_rtl_404_rtl_617_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_326_rtl_404_rtl_617_a1 = slaveregister_inst_aMux_326_rtl_404_rtl_617_a0 & (rtl_a1127 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_326_rtl_404_rtl_617_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_326_rtl_404_rtl_619_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1127,
	datab => slaveregister_inst_aMux_326_rtl_404_rtl_617_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_326_rtl_404_rtl_619_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_326_rtl_404_rtl_617_a1);

rtl_a1275_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1275 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1608 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_326_rtl_404_rtl_617_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7520",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a1608,
	datad => slaveregister_inst_aMux_326_rtl_404_rtl_617_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1275);

slaveregister_inst_aMux_594_rtl_453_rtl_746_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_594_rtl_453_rtl_746_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1275) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1275,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_594_rtl_453_rtl_746_a0);

slaveregister_inst_aMux_594_rtl_453_rtl_746_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_594_rtl_453_rtl_746_a1 = slaveregister_inst_aMux_594_rtl_453_rtl_746_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_594_rtl_453_rtl_746_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datad => slaveregister_inst_aMux_594_rtl_453_rtl_746_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_594_rtl_453_rtl_746_a1);

rtl_a7501_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7501 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_594_rtl_453_rtl_746_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_594_rtl_453_rtl_746_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7501);

slaveregister_inst_areg_rdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a0_a_areg0 = DFFE(rtl_a7501 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a & !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7501,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a0_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 1,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a);

FLASH_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(1),
	combout => FLASH_AD_D_a1_a_acombout);

inst_flash_ADC_adata_sig_a1_a_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a1_a_a10 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a1_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a1_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a1_a_a10);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a1_a_a10,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

atwd1_adata_sig_a1_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a1_a_a11 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a & (slaveregister_inst_ai_a580 # atwd1_ainst_gray2bin_abin_sig_a1_a) # !stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a & !slaveregister_inst_ai_a580 & atwd1_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datac => slaveregister_inst_ai_a580,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a1_a_a11);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a1_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_acommand_3_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a1_a);

slaveregister_inst_acommand_1_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a1_a);

slaveregister_inst_aMux_325_rtl_407_rtl_628_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_628_a4 = slaveregister_inst_acommand_2_local_a1_a & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_acommand_1_local_a1_a) # !slaveregister_inst_acommand_2_local_a1_a & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a1_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_628_a4);

slaveregister_inst_aMux_325_rtl_407_rtl_628_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_628_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a1_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_325_rtl_407_rtl_628_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7340",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a1_a,
	datad => slaveregister_inst_aMux_325_rtl_407_rtl_628_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_628_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_aMux_325_rtl_407_rtl_626_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_626_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a1_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a1_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a1_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_626_a0);

slaveregister_inst_acom_ctrl_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a1_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_aMux_325_rtl_407_rtl_626_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_626_a1 = slaveregister_inst_aMux_325_rtl_407_rtl_626_a0 & (slaveregister_inst_acom_ctrl_local_a1_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_325_rtl_407_rtl_626_a0 & inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_325_rtl_407_rtl_626_a0,
	datab => slaveregister_inst_acom_ctrl_local_a1_a,
	datac => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_626_a1);

slaveregister_inst_aMux_325_rtl_407_rtl_625_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_625_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_aMux_325_rtl_407_rtl_628_a9 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_325_rtl_407_rtl_626_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_325_rtl_407_rtl_628_a9,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_325_rtl_407_rtl_626_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_625_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a1_a_areg0);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90 = dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81 = dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118 = dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & dcom_inst_aDC_Rx_chan_04_ainst13 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a81,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst13,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114 = dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a90,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a118,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full = DFFE(!slaveregister_inst_arx_fifo_rd_areg0 & (dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	datac => slaveregister_inst_arx_fifo_rd_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full_a114,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99 = dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a # dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a # dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a # dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128 = !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a99,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139 = (!dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a & slaveregister_inst_arx_fifo_rd_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datac => slaveregister_inst_arx_fifo_rd_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_asload_path_a0_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a128,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full # dcom_inst_aDC_Rx_chan_04_ainst13 # dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_full,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty_a139,
	datad => dcom_inst_aDC_Rx_chan_04_ainst13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty);

slaveregister_inst_aMux_325_rtl_407_rtl_627_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_627_a4 = ahb_slave_inst_areg_address_a5_a_areg0 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a1_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_627_a4);

slaveregister_inst_aMux_325_rtl_407_rtl_627_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_627_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_325_rtl_407_rtl_627_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_325_rtl_407_rtl_627_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_627_a9);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a1_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a);

rtl_a1128_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1128 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1128);

slaveregister_inst_aMux_325_rtl_407_rtl_625_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_407_rtl_625_a1 = slaveregister_inst_aMux_325_rtl_407_rtl_625_a0 & (rtl_a1128 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_325_rtl_407_rtl_625_a0 & slaveregister_inst_aMux_325_rtl_407_rtl_627_a9 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_325_rtl_407_rtl_625_a0,
	datab => slaveregister_inst_aMux_325_rtl_407_rtl_627_a9,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => rtl_a1128,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_407_rtl_625_a1);

inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0);

rtl_a1613_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1613 = inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_atwd_timestamp_aatwd1_timestamp_a1_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a33_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1613);

inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0);

inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0);

slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a1_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0);

slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1 = slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a33_a,
	datac => inst_atwd_timestamp_aatwd0_timestamp_a33_a_areg0,
	datad => slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1);

rtl_a1618_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1618 = ahb_slave_inst_areg_address_a4_a_areg0 & rtl_a1613 & !ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => rtl_a1613,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_325_rtl_408_rtl_631_rtl_830_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1618);

rtl_a1283_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1283 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1618 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_325_rtl_407_rtl_625_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_325_rtl_407_rtl_625_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1618,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1283);

atwd0_adata_sig_a1_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a1_a_a11 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a577 & atwd0_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_gray2bin_abin_sig_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a1_a_a11);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a1_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_aMux_593_rtl_456_rtl_749_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_593_rtl_456_rtl_749_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_593_rtl_456_rtl_749_a0);

slaveregister_inst_aMux_593_rtl_456_rtl_749_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_593_rtl_456_rtl_749_a1 = slaveregister_inst_aMux_593_rtl_456_rtl_749_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_593_rtl_456_rtl_749_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1283

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datac => rtl_a1283,
	datad => slaveregister_inst_aMux_593_rtl_456_rtl_749_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_593_rtl_456_rtl_749_a1);

rtl_a7513_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7513 = inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & (rtl_a7450 # slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_593_rtl_456_rtl_749_a1) # !inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a & slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_593_rtl_456_rtl_749_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datab => slaveregister_inst_ai_a2965,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_593_rtl_456_rtl_749_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7513);

slaveregister_inst_areg_rdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a1_a_areg0 = DFFE(rtl_a7513 # !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7513,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a1_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 2,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a);

FLASH_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(2),
	combout => FLASH_AD_D_a2_a_acombout);

inst_flash_ADC_adata_sig_a2_a_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a2_a_a13 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a2_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a2_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a2_a_a13);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a2_a_a13,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd1_adata_sig_a2_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a2_a_a14 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a580 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C5CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datac => slaveregister_inst_ai_a580,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a2_a_a14);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a2_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd0_adata_sig_a2_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a2_a_a14 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a577 & (atwd0_ainst_gray2bin_abin_sig_a3_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DE12",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a2_a_a14);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a2_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_aMux_324_rtl_410_rtl_635_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_635_a4 = ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_CTRL_adrbt_gnt_areg # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a2_a_areg0,
	datad => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_635_a4);

slaveregister_inst_aMux_324_rtl_410_rtl_635_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_635_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_324_rtl_410_rtl_635_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0,
	datad => slaveregister_inst_aMux_324_rtl_410_rtl_635_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_635_a9);

slaveregister_inst_acommand_2_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a2_a);

slaveregister_inst_acommand_1_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a2_a);

slaveregister_inst_aMux_324_rtl_410_rtl_636_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_636_a4 = slaveregister_inst_acommand_2_local_a2_a & (slaveregister_inst_acommand_1_local_a2_a # ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_2_local_a2_a & slaveregister_inst_acommand_1_local_a2_a & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a2_a,
	datab => slaveregister_inst_acommand_1_local_a2_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_636_a4);

slaveregister_inst_acommand_3_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a2_a);

slaveregister_inst_aMux_324_rtl_410_rtl_636_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_636_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a2_a & !ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_324_rtl_410_rtl_636_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "44E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_324_rtl_410_rtl_636_a4,
	datac => slaveregister_inst_acommand_3_local_a2_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_636_a9);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_aMux_324_rtl_410_rtl_634_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_634_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a2_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a2_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_634_a0);

slaveregister_inst_aMux_324_rtl_410_rtl_634_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_634_a1 = slaveregister_inst_aMux_324_rtl_410_rtl_634_a0 & (slaveregister_inst_acom_ctrl_local_a2_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_324_rtl_410_rtl_634_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a2_a,
	datad => slaveregister_inst_aMux_324_rtl_410_rtl_634_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_634_a1);

slaveregister_inst_aMux_324_rtl_410_rtl_633_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_633_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_324_rtl_410_rtl_636_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_324_rtl_410_rtl_634_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_324_rtl_410_rtl_636_a9,
	datad => slaveregister_inst_aMux_324_rtl_410_rtl_634_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_633_a0);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a2_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a);

rtl_a1129_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1129 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1129);

slaveregister_inst_aMux_324_rtl_410_rtl_633_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_410_rtl_633_a1 = slaveregister_inst_aMux_324_rtl_410_rtl_633_a0 & (rtl_a1129 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_324_rtl_410_rtl_633_a0 & slaveregister_inst_aMux_324_rtl_410_rtl_635_a9 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_324_rtl_410_rtl_635_a9,
	datab => slaveregister_inst_aMux_324_rtl_410_rtl_633_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => rtl_a1129,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_410_rtl_633_a1);

inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0);

rtl_a1623_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1623 = ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_atwd_timestamp_aatwd1_timestamp_a2_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a34_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1623);

inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0);

inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0);

slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a2_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0);

slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1 = slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_atwd_timestamp_aatwd0_timestamp_a34_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a34_a,
	datad => slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1);

rtl_a1628_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1628 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & rtl_a1623 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => rtl_a1623,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_324_rtl_411_rtl_639_rtl_833_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1628);

rtl_a1291_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1291 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1628 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_324_rtl_410_rtl_633_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2E22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_324_rtl_410_rtl_633_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => rtl_a1628,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1291);

slaveregister_inst_aMux_592_rtl_459_rtl_752_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_592_rtl_459_rtl_752_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1291) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a1291,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_592_rtl_459_rtl_752_a0);

slaveregister_inst_aMux_592_rtl_459_rtl_752_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_592_rtl_459_rtl_752_a1 = slaveregister_inst_aMux_592_rtl_459_rtl_752_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_592_rtl_459_rtl_752_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datad => slaveregister_inst_aMux_592_rtl_459_rtl_752_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_592_rtl_459_rtl_752_a1);

rtl_a7525_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7525 = rtl_a7450 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_592_rtl_459_rtl_752_a1) # !rtl_a7450 & slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_592_rtl_459_rtl_752_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7450,
	datab => slaveregister_inst_ai_a2965,
	datac => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datad => slaveregister_inst_aMux_592_rtl_459_rtl_752_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7525);

slaveregister_inst_areg_rdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a2_a_areg0 = DFFE(rtl_a7525 # !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a & !ahb_slave_inst_areg_address_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => rtl_a7525,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a2_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 3,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a);

FLASH_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(3),
	combout => FLASH_AD_D_a3_a_acombout);

inst_flash_ADC_adata_sig_a3_a_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a3_a_a16 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a3_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a3_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a3_a_a16);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a3_a_a16,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

atwd1_adata_sig_a3_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a3_a_a17 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a & (slaveregister_inst_ai_a580 # atwd1_ainst_gray2bin_abin_sig_a3_a) # !stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a & !slaveregister_inst_ai_a580 & atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datac => slaveregister_inst_ai_a580,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a3_a_a17);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a3_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_acommand_0_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a3_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_aMux_323_rtl_413_rtl_642_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_642_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a3_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_0_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a3_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_642_a0);

slaveregister_inst_aMux_323_rtl_413_rtl_642_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_642_a1 = slaveregister_inst_aMux_323_rtl_413_rtl_642_a0 & (slaveregister_inst_acom_ctrl_local_a3_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_323_rtl_413_rtl_642_a0 & inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a,
	datab => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_323_rtl_413_rtl_642_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_642_a1);

slaveregister_inst_acommand_1_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a3_a);

slaveregister_inst_acommand_2_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a3_a);

slaveregister_inst_aMux_323_rtl_413_rtl_644_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_644_a4 = slaveregister_inst_acommand_1_local_a3_a & (slaveregister_inst_acommand_2_local_a3_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a3_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a3_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_644_a4);

slaveregister_inst_acommand_3_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a3_a);

slaveregister_inst_aMux_323_rtl_413_rtl_644_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_644_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a3_a # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_323_rtl_413_rtl_644_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4E44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_323_rtl_413_rtl_644_a4,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_644_a9);

slaveregister_inst_aMux_323_rtl_413_rtl_641_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_641_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_323_rtl_413_rtl_644_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_323_rtl_413_rtl_642_a1 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_323_rtl_413_rtl_642_a1,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_323_rtl_413_rtl_644_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_641_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a3_a_areg0);

dcom_inst_aDC_CTRL_aaltr_temp_a3009_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a3009 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_CTRL_aSV3 & !dcom_inst_aDC_CTRL_aSV0 & dcom_inst_aDC_CTRL_aSV8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_aSV3,
	datac => dcom_inst_aDC_CTRL_aSV0,
	datad => dcom_inst_aDC_CTRL_aSV8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a3009);

dcom_inst_aDC_CTRL_acom_aval_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acom_aval_areg = DFFE(dcom_inst_aDC_CTRL_acom_aval_areg # dcom_inst_aDC_CTRL_aSV2 & dcom_inst_aDC_CTRL_aSV1 & dcom_inst_aDC_CTRL_aaltr_temp_a3009, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV2,
	datab => dcom_inst_aDC_CTRL_acom_aval_areg,
	datac => dcom_inst_aDC_CTRL_aSV1,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a3009,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acom_aval_areg);

slaveregister_inst_aMux_323_rtl_413_rtl_643_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_643_a4 = ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_CTRL_acom_aval_areg # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a3_a_areg0,
	datad => dcom_inst_aDC_CTRL_acom_aval_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_643_a4);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_aMux_323_rtl_413_rtl_643_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_643_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_323_rtl_413_rtl_643_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_323_rtl_413_rtl_643_a4,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_643_a9);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a3_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a);

rtl_a1130_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1130 = ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1130);

slaveregister_inst_aMux_323_rtl_413_rtl_641_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_413_rtl_641_a1 = slaveregister_inst_aMux_323_rtl_413_rtl_641_a0 & (rtl_a1130 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_323_rtl_413_rtl_641_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_323_rtl_413_rtl_643_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_323_rtl_413_rtl_641_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_323_rtl_413_rtl_643_a9,
	datad => rtl_a1130,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_413_rtl_641_a1);

inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0);

rtl_a1633_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1633 = inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_atwd_timestamp_aatwd1_timestamp_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a35_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1633);

inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0);

inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0);

slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a3_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0);

slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1 = slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_atwd_timestamp_aatwd0_timestamp_a35_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a35_a,
	datad => slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1);

rtl_a1638_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1638 = ahb_slave_inst_areg_address_a4_a_areg0 & rtl_a1633 & !ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => rtl_a1633,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_323_rtl_414_rtl_647_rtl_836_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1638);

rtl_a1299_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1299 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1638 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_323_rtl_413_rtl_641_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7430",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_323_rtl_413_rtl_641_a1,
	datad => rtl_a1638,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1299);

atwd0_adata_sig_a3_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a3_a_a17 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a577 & atwd0_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_gray2bin_abin_sig_a3_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a3_a_a17);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a3_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_aMux_591_rtl_462_rtl_755_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_591_rtl_462_rtl_755_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_591_rtl_462_rtl_755_a0);

slaveregister_inst_aMux_591_rtl_462_rtl_755_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_591_rtl_462_rtl_755_a1 = slaveregister_inst_aMux_591_rtl_462_rtl_755_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_591_rtl_462_rtl_755_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1299

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datac => rtl_a1299,
	datad => slaveregister_inst_aMux_591_rtl_462_rtl_755_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_591_rtl_462_rtl_755_a1);

rtl_a7537_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7537 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_591_rtl_462_rtl_755_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_591_rtl_462_rtl_755_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7537);

slaveregister_inst_areg_rdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a3_a_areg0 = DFFE(rtl_a7537 # !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	datad => rtl_a7537,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a3_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 4,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a);

FLASH_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(4),
	combout => FLASH_AD_D_a4_a_acombout);

inst_flash_ADC_adata_sig_a4_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a4_a_a19 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a4_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a4_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a4_a_a19);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a4_a_a19,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd0_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a4_a = atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a4_a);

atwd0_adata_sig_a4_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a4_a_a20 = atwd0_ainst_gray2bin_abin_sig_a4_a & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a577) # !atwd0_ainst_gray2bin_abin_sig_a4_a & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a & slaveregister_inst_ai_a577

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a4_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a4_a_a20);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a4_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd1_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a4_a = atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a4_a);

atwd1_adata_sig_a4_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a4_a_a20 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a580 & atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datad => atwd1_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a4_a_a20);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a4_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

rtl_a7452_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7452 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9090",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7452);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a4_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a);

rtl_a7454_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7454 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7454);

slaveregister_inst_acommand_3_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a4_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0);

rtl_a1757_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1757 = !ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1757);

rtl_a1761_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1761 = ahb_slave_inst_areg_address_a4_a_areg0 # !rtl_a1757 & (!slaveregister_inst_acommand_3_local_a4_a # !rtl_a7454)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F7",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7454,
	datab => slaveregister_inst_acommand_3_local_a4_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => rtl_a1757,
	devclrn => devclrn,
	devpor => devpor,
	cascout => rtl_a1761);

rtl_a7707_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7707 = (ahb_slave_inst_areg_address_a3_a_areg0 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a # !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a4_a # !rtl_a7452) & CASCADE(rtl_a1761)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "57F7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7452,
	datab => slaveregister_inst_acom_ctrl_local_a4_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a4_a,
	cascin => rtl_a1761,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7707);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a4_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0);

slaveregister_inst_aMux_322_rtl_416_rtl_651_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_651_a4 = inst_hit_counter_amultiSPEcnt_a4_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !inst_hit_counter_amultiSPEcnt_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a36_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_651_a4);

slaveregister_inst_aMux_322_rtl_416_rtl_651_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_651_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_322_rtl_416_rtl_651_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_322_rtl_416_rtl_651_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_651_a9);

inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a36_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0);

rtl_a1132_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1132 = !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a36_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1132);

slaveregister_inst_acommand_1_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a4_a);

slaveregister_inst_acommand_2_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a4_a);

slaveregister_inst_aMux_322_rtl_416_rtl_652_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_652_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a4_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a4_a,
	datac => slaveregister_inst_acommand_2_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_652_a4);

inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0);

slaveregister_inst_aMux_322_rtl_416_rtl_652_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_652_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_322_rtl_416_rtl_652_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_322_rtl_416_rtl_652_a4,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_652_a9);

slaveregister_inst_acommand_0_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a4_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_aMux_322_rtl_416_rtl_650_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_650_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a4_a_areg0 # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a4_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a4_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_650_a0);

inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0);

slaveregister_inst_aMux_322_rtl_416_rtl_650_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_650_a1 = slaveregister_inst_aMux_322_rtl_416_rtl_650_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_322_rtl_416_rtl_650_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_322_rtl_416_rtl_650_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a4_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_650_a1);

slaveregister_inst_aMux_322_rtl_416_rtl_649_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_649_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_322_rtl_416_rtl_652_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_322_rtl_416_rtl_650_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_322_rtl_416_rtl_652_a9,
	datad => slaveregister_inst_aMux_322_rtl_416_rtl_650_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_649_a0);

slaveregister_inst_aMux_322_rtl_416_rtl_649_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_322_rtl_416_rtl_649_a1 = slaveregister_inst_aMux_322_rtl_416_rtl_649_a0 & (rtl_a1132 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_322_rtl_416_rtl_649_a0 & slaveregister_inst_aMux_322_rtl_416_rtl_651_a9 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_322_rtl_416_rtl_651_a9,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => rtl_a1132,
	datad => slaveregister_inst_aMux_322_rtl_416_rtl_649_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_322_rtl_416_rtl_649_a1);

rtl_a356_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a356 = ahb_slave_inst_areg_address_a5_a_areg0 & !rtl_a7707 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_322_rtl_416_rtl_649_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1F10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7707,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_322_rtl_416_rtl_649_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a356);

slaveregister_inst_aMux_590_rtl_465_rtl_758_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_590_rtl_465_rtl_758_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a356) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a356,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_590_rtl_465_rtl_758_a0);

slaveregister_inst_aMux_590_rtl_465_rtl_758_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_590_rtl_465_rtl_758_a1 = slaveregister_inst_aMux_590_rtl_465_rtl_758_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_590_rtl_465_rtl_758_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datad => slaveregister_inst_aMux_590_rtl_465_rtl_758_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_590_rtl_465_rtl_758_a1);

rtl_a7549_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7549 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_590_rtl_465_rtl_758_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_590_rtl_465_rtl_758_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7549);

slaveregister_inst_areg_rdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a4_a_areg0 = DFFE(rtl_a7549 # !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7549,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a4_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 5,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a);

FLASH_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(5),
	combout => FLASH_AD_D_a5_a_acombout);

inst_flash_ADC_adata_sig_a5_a_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a5_a_a22 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a5_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a5_a_a22);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a5_a_a22,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_acom_ctrl_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a5_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0);

rtl_a1768_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1768 = !ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E04",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1768);

slaveregister_inst_acommand_3_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a5_a);

rtl_a1772_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1772 = ahb_slave_inst_areg_address_a4_a_areg0 # !rtl_a1768 & (!slaveregister_inst_acommand_3_local_a5_a # !rtl_a7454)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => rtl_a7454,
	datac => rtl_a1768,
	datad => slaveregister_inst_acommand_3_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => rtl_a1772);

rtl_a7708_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7708 = (ahb_slave_inst_areg_address_a3_a_areg0 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a # !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a5_a # !rtl_a7452) & CASCADE(rtl_a1772)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "57F7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7452,
	datab => slaveregister_inst_acom_ctrl_local_a5_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a5_a,
	cascin => rtl_a1772,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7708);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a5_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0);

slaveregister_inst_aMux_321_rtl_419_rtl_659_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_659_a4 = inst_hit_counter_amultiSPEcnt_a5_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !inst_hit_counter_amultiSPEcnt_a5_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a37_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_659_a4);

slaveregister_inst_aMux_321_rtl_419_rtl_659_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_659_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_321_rtl_419_rtl_659_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_321_rtl_419_rtl_659_a4,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_659_a9);

slaveregister_inst_acommand_1_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a5_a);

slaveregister_inst_acommand_2_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a5_a);

slaveregister_inst_aMux_321_rtl_419_rtl_660_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_660_a4 = slaveregister_inst_acommand_1_local_a5_a & (slaveregister_inst_acommand_2_local_a5_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a5_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a5_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_660_a4);

inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0);

slaveregister_inst_aMux_321_rtl_419_rtl_660_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_660_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_321_rtl_419_rtl_660_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_321_rtl_419_rtl_660_a4,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_660_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_acommand_0_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a5_a);

slaveregister_inst_aMux_321_rtl_419_rtl_658_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_658_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a5_a_areg0 # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_hit_counter_aoneSPEcnt_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_658_a0);

inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0);

slaveregister_inst_aMux_321_rtl_419_rtl_658_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_658_a1 = slaveregister_inst_aMux_321_rtl_419_rtl_658_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_321_rtl_419_rtl_658_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_321_rtl_419_rtl_658_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a5_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_658_a1);

slaveregister_inst_aMux_321_rtl_419_rtl_657_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_657_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_321_rtl_419_rtl_660_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_321_rtl_419_rtl_658_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_321_rtl_419_rtl_660_a9,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_321_rtl_419_rtl_658_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_657_a0);

inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a37_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0);

rtl_a1133_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1133 = !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a37_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1133);

slaveregister_inst_aMux_321_rtl_419_rtl_657_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_321_rtl_419_rtl_657_a1 = slaveregister_inst_aMux_321_rtl_419_rtl_657_a0 & (rtl_a1133 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_321_rtl_419_rtl_657_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_321_rtl_419_rtl_659_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_321_rtl_419_rtl_659_a9,
	datac => slaveregister_inst_aMux_321_rtl_419_rtl_657_a0,
	datad => rtl_a1133,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_321_rtl_419_rtl_657_a1);

rtl_a371_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a371 = ahb_slave_inst_areg_address_a5_a_areg0 & !rtl_a7708 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_321_rtl_419_rtl_657_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3704",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7708,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_321_rtl_419_rtl_657_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a371);

atwd1_adata_sig_a5_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a5_a_a23 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a580 & (atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a580,
	datab => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a5_a_a23);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a5_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

atwd0_adata_sig_a5_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a5_a_a23 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a577 & (atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA3C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => slaveregister_inst_ai_a577,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a5_a_a23);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a5_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_aMux_589_rtl_468_rtl_761_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_589_rtl_468_rtl_761_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_589_rtl_468_rtl_761_a0);

slaveregister_inst_aMux_589_rtl_468_rtl_761_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_589_rtl_468_rtl_761_a1 = slaveregister_inst_aMux_589_rtl_468_rtl_761_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_589_rtl_468_rtl_761_a0 & rtl_a371 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a371,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datad => slaveregister_inst_aMux_589_rtl_468_rtl_761_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_589_rtl_468_rtl_761_a1);

rtl_a7561_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7561 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_589_rtl_468_rtl_761_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_589_rtl_468_rtl_761_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7561);

slaveregister_inst_areg_rdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a5_a_areg0 = DFFE(rtl_a7561 # !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datad => rtl_a7561,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a5_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 6,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a);

FLASH_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(6),
	combout => FLASH_AD_D_a6_a_acombout);

inst_flash_ADC_adata_sig_a6_a_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a6_a_a25 = FLASH_AD_D_a6_a_acombout & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a574) # !FLASH_AD_D_a6_a_acombout & slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a6_a_acombout,
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a6_a_a25);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a6_a_a25,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd0_adata_sig_a6_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a6_a_a26 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a & (slaveregister_inst_ai_a577 # atwd0_ainst_gray2bin_abin_sig_a6_a) # !stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a & !slaveregister_inst_ai_a577 & atwd0_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a6_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a6_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd1_adata_sig_a6_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a6_a_a26 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a580 & atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a6_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a6_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_acom_ctrl_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a6_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_acommand_0_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a6_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_422_rtl_666_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_666_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # inst_hit_counter_aoneSPEcnt_a6_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a6_a & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a6_a,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_666_a0);

slaveregister_inst_aMux_320_rtl_422_rtl_666_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_666_a1 = slaveregister_inst_aMux_320_rtl_422_rtl_666_a0 & (slaveregister_inst_acom_ctrl_local_a6_a # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_320_rtl_422_rtl_666_a0 & inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a6_a,
	datab => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_320_rtl_422_rtl_666_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_666_a1);

slaveregister_inst_acommand_3_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a6_a);

slaveregister_inst_acommand_1_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a6_a);

slaveregister_inst_acommand_2_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a6_a);

slaveregister_inst_aMux_320_rtl_422_rtl_668_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_668_a4 = slaveregister_inst_acommand_1_local_a6_a & (slaveregister_inst_acommand_2_local_a6_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a6_a & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a6_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_668_a4);

slaveregister_inst_aMux_320_rtl_422_rtl_668_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_668_a9 = ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_acommand_3_local_a6_a & !ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_320_rtl_422_rtl_668_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a6_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_320_rtl_422_rtl_668_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_668_a9);

slaveregister_inst_aMux_320_rtl_422_rtl_665_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_665_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_320_rtl_422_rtl_668_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_320_rtl_422_rtl_666_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_320_rtl_422_rtl_666_a1,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_320_rtl_422_rtl_668_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_665_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_422_rtl_667_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_667_a4 = ahb_slave_inst_areg_address_a5_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a6_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_667_a4);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_422_rtl_667_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_667_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_320_rtl_422_rtl_667_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_320_rtl_422_rtl_667_a4,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_667_a9);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a6_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a);

rtl_a1131_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1131 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1131);

slaveregister_inst_aMux_320_rtl_422_rtl_665_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_422_rtl_665_a1 = slaveregister_inst_aMux_320_rtl_422_rtl_665_a0 & (rtl_a1131 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_320_rtl_422_rtl_665_a0 & slaveregister_inst_aMux_320_rtl_422_rtl_667_a9 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_320_rtl_422_rtl_665_a0,
	datab => slaveregister_inst_aMux_320_rtl_422_rtl_667_a9,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => rtl_a1131,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_422_rtl_665_a1);

inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0);

rtl_a1663_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1663 = inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_atwd_timestamp_aatwd1_timestamp_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a38_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1663);

inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0);

inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0);

slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a6_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0);

slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1 = slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_timestamp_aatwd0_timestamp_a38_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a38_a,
	datad => slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1);

rtl_a1668_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1668 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & rtl_a1663 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7520",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => rtl_a1663,
	datad => slaveregister_inst_aMux_320_rtl_423_rtl_671_rtl_845_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1668);

rtl_a1327_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1327 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1668 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_320_rtl_422_rtl_665_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_320_rtl_422_rtl_665_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a1668,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1327);

slaveregister_inst_aMux_588_rtl_471_rtl_764_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_588_rtl_471_rtl_764_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1327) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => rtl_a1327,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_588_rtl_471_rtl_764_a0);

slaveregister_inst_aMux_588_rtl_471_rtl_764_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_588_rtl_471_rtl_764_a1 = slaveregister_inst_aMux_588_rtl_471_rtl_764_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_588_rtl_471_rtl_764_a0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datad => slaveregister_inst_aMux_588_rtl_471_rtl_764_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_588_rtl_471_rtl_764_a1);

rtl_a7573_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7573 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_588_rtl_471_rtl_764_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_588_rtl_471_rtl_764_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7573);

slaveregister_inst_areg_rdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a6_a_areg0 = DFFE(rtl_a7573 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a & !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7573,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a6_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 7,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a);

FLASH_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(7),
	combout => FLASH_AD_D_a7_a_acombout);

inst_flash_ADC_adata_sig_a7_a_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a7_a_a28 = FLASH_AD_D_a7_a_acombout & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a574) # !FLASH_AD_D_a7_a_acombout & slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => FLASH_AD_D_a7_a_acombout,
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a7_a_a28);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a7_a_a28,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|scfifo:scfifo_component|scfifo_dhn:auto_generated|a_dpfifo_kkj:dpfifo|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => slaveregister_inst_arx_fifo_rd_areg0,
	we => dcom_inst_aDC_Rx_chan_04_ainst13,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_waddr,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_asegment_a0_a_a7_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a);

slaveregister_inst_acom_ctrl_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a7_a);

slaveregister_inst_acommand_3_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a7_a);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0);

rtl_a1779_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1779 = !ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1779);

rtl_a1783_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1783 = ahb_slave_inst_areg_address_a4_a_areg0 # !rtl_a1779 & (!rtl_a7454 # !slaveregister_inst_acommand_3_local_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AABF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_3_local_a7_a,
	datac => rtl_a7454,
	datad => rtl_a1779,
	devclrn => devclrn,
	devpor => devpor,
	cascout => rtl_a1783);

rtl_a7709_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7709 = (ahb_slave_inst_areg_address_a3_a_areg0 & !dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a # !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a7_a # !rtl_a7452) & CASCADE(rtl_a1783)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "737F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_ascfifo_component_aauto_generated_adpfifo_aFIFOram_aq_a7_a,
	datab => rtl_a7452,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a7_a,
	cascin => rtl_a1783,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7709);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_acommand_0_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a7_a);

slaveregister_inst_aMux_319_rtl_425_rtl_674_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_674_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_hit_counter_aoneSPEcnt_a7_a_areg0 # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => inst_hit_counter_aoneSPEcnt_a7_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_674_a0);

inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0);

slaveregister_inst_aMux_319_rtl_425_rtl_674_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_674_a1 = slaveregister_inst_aMux_319_rtl_425_rtl_674_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_319_rtl_425_rtl_674_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_319_rtl_425_rtl_674_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_atwd_timestamp_aatwd1_timestamp_a7_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_674_a1);

slaveregister_inst_acommand_1_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a7_a);

slaveregister_inst_acommand_2_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a7_a);

slaveregister_inst_aMux_319_rtl_425_rtl_676_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_676_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a7_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a7_a,
	datad => slaveregister_inst_acommand_2_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_676_a4);

inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0);

slaveregister_inst_aMux_319_rtl_425_rtl_676_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_676_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_319_rtl_425_rtl_676_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_319_rtl_425_rtl_676_a4,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_676_a9);

slaveregister_inst_aMux_319_rtl_425_rtl_673_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_673_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_319_rtl_425_rtl_676_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_319_rtl_425_rtl_674_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_319_rtl_425_rtl_674_a1,
	datad => slaveregister_inst_aMux_319_rtl_425_rtl_676_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_673_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a7_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0);

slaveregister_inst_aMux_319_rtl_425_rtl_675_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_675_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a7_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a39_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_675_a4);

slaveregister_inst_aMux_319_rtl_425_rtl_675_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_675_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_319_rtl_425_rtl_675_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	datad => slaveregister_inst_aMux_319_rtl_425_rtl_675_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_675_a9);

inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a39_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0);

rtl_a1134_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1134 = !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a39_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1134);

slaveregister_inst_aMux_319_rtl_425_rtl_673_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_319_rtl_425_rtl_673_a1 = slaveregister_inst_aMux_319_rtl_425_rtl_673_a0 & (rtl_a1134 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_319_rtl_425_rtl_673_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_319_rtl_425_rtl_675_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_319_rtl_425_rtl_673_a0,
	datac => slaveregister_inst_aMux_319_rtl_425_rtl_675_a9,
	datad => rtl_a1134,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_319_rtl_425_rtl_673_a1);

rtl_a401_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a401 = ahb_slave_inst_areg_address_a5_a_areg0 & !rtl_a7709 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_319_rtl_425_rtl_673_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1F10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7709,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_319_rtl_425_rtl_673_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a401);

atwd1_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a7_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9696",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a7_a);

atwd1_adata_sig_a7_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a7_a_a29 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a580 & atwd1_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datad => atwd1_ainst_gray2bin_abin_sig_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a7_a_a29);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a7_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

atwd0_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a7_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a7_a);

atwd0_adata_sig_a7_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a7_a_a29 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a577 & atwd0_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_gray2bin_abin_sig_a7_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a7_a_a29);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a7_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_aMux_587_rtl_474_rtl_767_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_587_rtl_474_rtl_767_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_587_rtl_474_rtl_767_a0);

slaveregister_inst_aMux_587_rtl_474_rtl_767_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_587_rtl_474_rtl_767_a1 = slaveregister_inst_aMux_587_rtl_474_rtl_767_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_587_rtl_474_rtl_767_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a401

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => rtl_a401,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datad => slaveregister_inst_aMux_587_rtl_474_rtl_767_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_587_rtl_474_rtl_767_a1);

rtl_a7585_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7585 = rtl_a7450 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a # slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_587_rtl_474_rtl_767_a1) # !rtl_a7450 & slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_587_rtl_474_rtl_767_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7450,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datac => slaveregister_inst_ai_a2965,
	datad => slaveregister_inst_aMux_587_rtl_474_rtl_767_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7585);

slaveregister_inst_areg_rdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a7_a_areg0 = DFFE(rtl_a7585 # !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	datad => rtl_a7585,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a7_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 8,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a);

FLASH_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(8),
	combout => FLASH_AD_D_a8_a_acombout);

inst_flash_ADC_adata_sig_a8_a_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a8_a_a31 = FLASH_AD_D_a8_a_acombout & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a574) # !FLASH_AD_D_a8_a_acombout & slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => FLASH_AD_D_a8_a_acombout,
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a8_a_a31);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a8_a_a31,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd1_adata_sig_a8_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a8_a_a32 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a580 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a8_a_a32);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a8_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd0_adata_sig_a8_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a8_a_a32 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a577 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DE12",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a8_a_a32);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a8_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_acommand_3_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a8_a);

rtl_a1689_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1689 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1689);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_acom_ctrl_local_a8_a # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a8_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1 = slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1);

rtl_a1688_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1688 = rtl_a1689 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1689,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_429_rtl_687_rtl_854_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1688);

COINC_DOWN_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_A,
	combout => COINC_DOWN_A_acombout);

rtl_a1345_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1345 = !ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & COINC_DOWN_A_acombout # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acommand_2_local_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_DOWN_A_acombout,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1345);

slaveregister_inst_acommand_1_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a8_a);

inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_428_rtl_684_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_684_a4 = slaveregister_inst_acommand_1_local_a8_a & (inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_acommand_1_local_a8_a & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a8_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_684_a4);

inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0);

slaveregister_inst_aMux_318_rtl_428_rtl_684_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_684_a9 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_318_rtl_428_rtl_684_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D850",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_318_rtl_428_rtl_684_a4,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a40_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_684_a9);

atwd1_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd1_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a8_a # !atwd1_ainst_atwd_trigger_aenable_disc_sig & !inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3031",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => slaveregister_inst_acommand_0_local_a8_a,
	datad => inst_atwd_ping_pong_aatwd1_enable_disc_sig_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_aMux_318_rtl_428_rtl_682_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_682_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a8_a & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a8_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_682_a0);

slaveregister_inst_aMux_318_rtl_428_rtl_682_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_682_a1 = slaveregister_inst_aMux_318_rtl_428_rtl_682_a0 & (timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_318_rtl_428_rtl_682_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & atwd1_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => atwd1_ainst_atwd_trigger_adone_areg0,
	datad => slaveregister_inst_aMux_318_rtl_428_rtl_682_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_682_a1);

inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a40_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a8_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a8_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0);

slaveregister_inst_aMux_318_rtl_428_rtl_683_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_683_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_aoneSPEcnt_a8_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_683_a0);

slaveregister_inst_aMux_318_rtl_428_rtl_683_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_683_a1 = slaveregister_inst_aMux_318_rtl_428_rtl_683_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_318_rtl_428_rtl_683_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_amultiSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_atwd_timestamp_aatwd1_timestamp_a40_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a8_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_428_rtl_683_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_683_a1);

slaveregister_inst_aMux_318_rtl_428_rtl_681_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_681_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_aMux_318_rtl_428_rtl_683_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_318_rtl_428_rtl_682_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_318_rtl_428_rtl_682_a1,
	datad => slaveregister_inst_aMux_318_rtl_428_rtl_683_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_681_a0);

slaveregister_inst_aMux_318_rtl_428_rtl_681_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_318_rtl_428_rtl_681_a1 = slaveregister_inst_aMux_318_rtl_428_rtl_681_a0 & (rtl_a1345 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_318_rtl_428_rtl_681_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_318_rtl_428_rtl_684_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1345,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_318_rtl_428_rtl_684_a9,
	datad => slaveregister_inst_aMux_318_rtl_428_rtl_681_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_318_rtl_428_rtl_681_a1);

rtl_a1352_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1352 = ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1688 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_318_rtl_428_rtl_681_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1688,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_318_rtl_428_rtl_681_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1352);

slaveregister_inst_aMux_586_rtl_477_rtl_770_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_586_rtl_477_rtl_770_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1352) # !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datad => rtl_a1352,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_586_rtl_477_rtl_770_a0);

slaveregister_inst_aMux_586_rtl_477_rtl_770_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_586_rtl_477_rtl_770_a1 = slaveregister_inst_aMux_586_rtl_477_rtl_770_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_586_rtl_477_rtl_770_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datad => slaveregister_inst_aMux_586_rtl_477_rtl_770_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_586_rtl_477_rtl_770_a1);

rtl_a7597_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7597 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_586_rtl_477_rtl_770_a1 # rtl_a7450 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a) # !slaveregister_inst_ai_a2965 & rtl_a7450 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => rtl_a7450,
	datac => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datad => slaveregister_inst_aMux_586_rtl_477_rtl_770_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7597);

slaveregister_inst_areg_rdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a8_a_areg0 = DFFE(rtl_a7597 # !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	datad => rtl_a7597,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 9,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a);

FLASH_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(9),
	combout => FLASH_AD_D_a9_a_acombout);

inst_flash_ADC_adata_sig_a9_a_a34_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a9_a_a34 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a574 & FLASH_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a574,
	datac => FLASH_AD_D_a9_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a9_a_a34);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a9_a_a34,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

atwd0_adata_sig_a9_a_a35_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a9_a_a35 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a577 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a577,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a9_a_a35);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a9_a_a35,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_aMux_585_rtl_480_rtl_773_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_585_rtl_480_rtl_773_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_585_rtl_480_rtl_773_a0);

atwd1_adata_sig_a9_a_a35_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a9_a_a35 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a & (atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 # slaveregister_inst_ai_a580) # !stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 & !slaveregister_inst_ai_a580

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => slaveregister_inst_ai_a580,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a9_a_a35);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a9_a_a35,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_acom_ctrl_local_a9_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F30A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a9_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0);

slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1 = slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0 & inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0,
	datab => slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1);

slaveregister_inst_acommand_3_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a9_a);

rtl_a1698_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1698 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a9_a & !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a9_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1698);

rtl_a1697_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1697 = rtl_a1698 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_317_rtl_432_rtl_695_rtl_857_a1,
	datad => rtl_a1698,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1697);

COINC_DOWN_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_ABAR,
	combout => COINC_DOWN_ABAR_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0);

rtl_a1364_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1364 = ahb_slave_inst_areg_address_a4_a_areg0 & COINC_DOWN_ABAR_acombout & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => COINC_DOWN_ABAR_acombout,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a41_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1364);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a9_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0);

slaveregister_inst_aMux_317_rtl_431_rtl_691_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_691_a4 = inst_hit_counter_amultiSPEcnt_a9_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !inst_hit_counter_amultiSPEcnt_a9_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a41_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_691_a4);

slaveregister_inst_aMux_317_rtl_431_rtl_691_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_691_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_317_rtl_431_rtl_691_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a41_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_317_rtl_431_rtl_691_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_691_a9);

slaveregister_inst_acommand_1_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a9_a);

slaveregister_inst_aMux_317_rtl_431_rtl_692_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_692_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a9_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a9_a,
	datad => slaveregister_inst_acommand_1_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_692_a4);

inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0);

slaveregister_inst_aMux_317_rtl_431_rtl_692_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_692_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_317_rtl_431_rtl_692_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_317_rtl_431_rtl_692_a4,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_692_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_aMux_317_rtl_431_rtl_690_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_690_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a9_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a9_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a9_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_690_a0);

inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0);

slaveregister_inst_aMux_317_rtl_431_rtl_690_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_690_a1 = slaveregister_inst_aMux_317_rtl_431_rtl_690_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_317_rtl_431_rtl_690_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_317_rtl_431_rtl_690_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a9_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_690_a1);

slaveregister_inst_aMux_317_rtl_431_rtl_689_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_689_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_317_rtl_431_rtl_692_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_317_rtl_431_rtl_690_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_317_rtl_431_rtl_692_a9,
	datad => slaveregister_inst_aMux_317_rtl_431_rtl_690_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_689_a0);

slaveregister_inst_aMux_317_rtl_431_rtl_689_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_317_rtl_431_rtl_689_a1 = slaveregister_inst_aMux_317_rtl_431_rtl_689_a0 & (rtl_a1364 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_317_rtl_431_rtl_689_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_317_rtl_431_rtl_691_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a1364,
	datac => slaveregister_inst_aMux_317_rtl_431_rtl_691_a9,
	datad => slaveregister_inst_aMux_317_rtl_431_rtl_689_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_317_rtl_431_rtl_689_a1);

rtl_a1371_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1371 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a1697 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_317_rtl_431_rtl_689_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => rtl_a1697,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_317_rtl_431_rtl_689_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1371);

slaveregister_inst_aMux_585_rtl_480_rtl_773_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_585_rtl_480_rtl_773_a1 = slaveregister_inst_aMux_585_rtl_480_rtl_773_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_585_rtl_480_rtl_773_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1371

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_585_rtl_480_rtl_773_a0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datad => rtl_a1371,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_585_rtl_480_rtl_773_a1);

rtl_a7609_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7609 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_585_rtl_480_rtl_773_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_585_rtl_480_rtl_773_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7609);

slaveregister_inst_areg_rdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a9_a_areg0 = DFFE(rtl_a7609 # !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7609,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a9_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 10,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a);

FLASH_NCO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_NCO,
	combout => FLASH_NCO_acombout);

inst_flash_ADC_adata_sig_a10_a_a37_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a10_a_a37 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a574 & FLASH_NCO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a574,
	datac => FLASH_NCO_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a10_a_a37);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a10_a_a37,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd1_adata_sig_a10_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a10_a_a0 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a580,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a10_a_a0);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a10_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd0_adata_sig_a10_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a10_a_a0 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a10_a_a0);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a10_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_acom_ctrl_local_a10_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B5B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a10_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0);

slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1 = slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0 & inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1);

slaveregister_inst_acommand_3_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a10_a);

rtl_a1707_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1707 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1707);

rtl_a1706_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1706 = rtl_a1707 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_316_rtl_435_rtl_703_rtl_860_a1,
	datad => rtl_a1707,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1706);

COINC_DOWN_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_B,
	combout => COINC_DOWN_B_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0);

rtl_a1383_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1383 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & COINC_DOWN_B_acombout & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => COINC_DOWN_B_acombout,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a42_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1383);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a10_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0);

slaveregister_inst_aMux_316_rtl_434_rtl_699_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_699_a4 = inst_hit_counter_amultiSPEcnt_a10_a_areg0 & (inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !inst_hit_counter_amultiSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a10_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a42_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_699_a4);

slaveregister_inst_aMux_316_rtl_434_rtl_699_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_699_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_316_rtl_434_rtl_699_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a42_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_316_rtl_434_rtl_699_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_699_a9);

inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_aMux_316_rtl_434_rtl_698_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_698_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a10_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a10_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_698_a0);

slaveregister_inst_aMux_316_rtl_434_rtl_698_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_698_a1 = slaveregister_inst_aMux_316_rtl_434_rtl_698_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_316_rtl_434_rtl_698_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => inst_atwd_timestamp_aatwd1_timestamp_a10_a_areg0,
	datac => slaveregister_inst_aMux_316_rtl_434_rtl_698_a0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_698_a1);

slaveregister_inst_acommand_1_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a10_a);

slaveregister_inst_aMux_316_rtl_434_rtl_700_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_700_a4 = slaveregister_inst_acommand_1_local_a10_a & (slaveregister_inst_acommand_2_local_a10_a # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_acommand_1_local_a10_a & slaveregister_inst_acommand_2_local_a10_a & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a10_a,
	datac => slaveregister_inst_acommand_2_local_a10_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_700_a4);

inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0);

slaveregister_inst_aMux_316_rtl_434_rtl_700_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_700_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_316_rtl_434_rtl_700_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_316_rtl_434_rtl_700_a4,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_700_a9);

slaveregister_inst_aMux_316_rtl_434_rtl_697_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_697_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_316_rtl_434_rtl_700_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_316_rtl_434_rtl_698_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_316_rtl_434_rtl_698_a1,
	datad => slaveregister_inst_aMux_316_rtl_434_rtl_700_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_697_a0);

slaveregister_inst_aMux_316_rtl_434_rtl_697_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_316_rtl_434_rtl_697_a1 = slaveregister_inst_aMux_316_rtl_434_rtl_697_a0 & (rtl_a1383 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_316_rtl_434_rtl_697_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_316_rtl_434_rtl_699_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a1383,
	datac => slaveregister_inst_aMux_316_rtl_434_rtl_699_a9,
	datad => slaveregister_inst_aMux_316_rtl_434_rtl_697_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_316_rtl_434_rtl_697_a1);

rtl_a1390_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1390 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a1706 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_316_rtl_434_rtl_697_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7520",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => rtl_a1706,
	datad => slaveregister_inst_aMux_316_rtl_434_rtl_697_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1390);

slaveregister_inst_aMux_584_rtl_483_rtl_776_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_584_rtl_483_rtl_776_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1390) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a1390,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_584_rtl_483_rtl_776_a0);

slaveregister_inst_aMux_584_rtl_483_rtl_776_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_584_rtl_483_rtl_776_a1 = slaveregister_inst_aMux_584_rtl_483_rtl_776_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_584_rtl_483_rtl_776_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datad => slaveregister_inst_aMux_584_rtl_483_rtl_776_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_584_rtl_483_rtl_776_a1);

rtl_a7621_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7621 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_584_rtl_483_rtl_776_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_584_rtl_483_rtl_776_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7621);

slaveregister_inst_areg_rdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a10_a_areg0 = DFFE(rtl_a7621 # !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	datad => rtl_a7621,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a10_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 11,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a);

inst_flash_ADC_adata_sig_a11_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a11_a_a0 = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a574

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_ai_a574,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a11_a_a0);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a11_a_a0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd1_adata_sig_a11_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a11_a_a1 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a580,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a11_a_a1);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a11_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd0_adata_sig_a11_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a11_a_a1 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a11_a_a1);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a11_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_aMux_583_rtl_486_rtl_779_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_583_rtl_486_rtl_779_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_583_rtl_486_rtl_779_a0);

slaveregister_inst_acommand_3_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a11_a);

rtl_a1716_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1716 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a11_a & !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a11_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1716);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_acom_ctrl_local_a11_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1 = slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1);

rtl_a1715_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1715 = rtl_a1716 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a1716,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_315_rtl_438_rtl_711_rtl_863_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1715);

COINC_DOWN_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_BBAR,
	combout => COINC_DOWN_BBAR_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0);

rtl_a1402_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1402 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & COINC_DOWN_BBAR_acombout & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => COINC_DOWN_BBAR_acombout,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a43_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1402);

slaveregister_inst_acommand_1_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a11_a);

slaveregister_inst_aMux_315_rtl_437_rtl_708_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_708_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a11_a # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_1_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a11_a,
	datad => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_708_a4);

inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0);

slaveregister_inst_aMux_315_rtl_437_rtl_708_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_708_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_315_rtl_437_rtl_708_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7250",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_315_rtl_437_rtl_708_a4,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_708_a9);

slaveregister_inst_acommand_0_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a11_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_aMux_315_rtl_437_rtl_706_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_706_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a11_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a11_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a11_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_706_a0);

inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0);

slaveregister_inst_aMux_315_rtl_437_rtl_706_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_706_a1 = slaveregister_inst_aMux_315_rtl_437_rtl_706_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_315_rtl_437_rtl_706_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_315_rtl_437_rtl_706_a0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a11_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_706_a1);

slaveregister_inst_aMux_315_rtl_437_rtl_705_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_705_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_315_rtl_437_rtl_708_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_315_rtl_437_rtl_706_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_315_rtl_437_rtl_708_a9,
	datad => slaveregister_inst_aMux_315_rtl_437_rtl_706_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_705_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a11_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0);

slaveregister_inst_aMux_315_rtl_437_rtl_707_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_707_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a11_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a43_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_707_a4);

slaveregister_inst_aMux_315_rtl_437_rtl_707_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_707_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_315_rtl_437_rtl_707_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a43_a,
	datad => slaveregister_inst_aMux_315_rtl_437_rtl_707_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_707_a9);

slaveregister_inst_aMux_315_rtl_437_rtl_705_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_315_rtl_437_rtl_705_a1 = slaveregister_inst_aMux_315_rtl_437_rtl_705_a0 & (rtl_a1402 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_315_rtl_437_rtl_705_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_315_rtl_437_rtl_707_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a1402,
	datac => slaveregister_inst_aMux_315_rtl_437_rtl_705_a0,
	datad => slaveregister_inst_aMux_315_rtl_437_rtl_707_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_315_rtl_437_rtl_705_a1);

rtl_a1409_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1409 = ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1715 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_315_rtl_437_rtl_705_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1715,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_315_rtl_437_rtl_705_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1409);

slaveregister_inst_aMux_583_rtl_486_rtl_779_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_583_rtl_486_rtl_779_a1 = slaveregister_inst_aMux_583_rtl_486_rtl_779_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_583_rtl_486_rtl_779_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1409

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => slaveregister_inst_aMux_583_rtl_486_rtl_779_a0,
	datad => rtl_a1409,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_583_rtl_486_rtl_779_a1);

rtl_a7633_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7633 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_583_rtl_486_rtl_779_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_583_rtl_486_rtl_779_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7633);

slaveregister_inst_areg_rdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a11_a_areg0 = DFFE(rtl_a7633 # !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a & !ahb_slave_inst_areg_address_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => rtl_a7633,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a11_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 12,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a);

inst_flash_ADC_adata_sig_a12_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a12_a_a1 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a12_a_a1);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a12_a_a1,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd1_adata_sig_a12_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a12_a_a2 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a580,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a12_a_a2);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a12_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd0_adata_sig_a12_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a12_a_a2 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a12_a_a2);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a12_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_acommand_3_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a12_a);

rtl_a1725_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1725 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acommand_3_local_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1725);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a17,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_acom_ctrl_local_a12_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC74",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a12_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0);

slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1 = slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0 & inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datab => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1);

rtl_a1724_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1724 = rtl_a1725 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => rtl_a1725,
	datad => slaveregister_inst_aMux_314_rtl_441_rtl_719_rtl_866_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1724);

COINC_UP_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_A,
	combout => COINC_UP_A_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0);

rtl_a1421_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1421 = ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & COINC_UP_A_acombout # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6420",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => COINC_UP_A_acombout,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a44_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1421);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a12_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0);

slaveregister_inst_aMux_314_rtl_440_rtl_715_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_715_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a12_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a44_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_715_a4);

slaveregister_inst_aMux_314_rtl_440_rtl_715_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_715_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_314_rtl_440_rtl_715_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a44_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_314_rtl_440_rtl_715_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_715_a9);

slaveregister_inst_acommand_1_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a12_a);

slaveregister_inst_aMux_314_rtl_440_rtl_716_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_716_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a12_a # !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a12_a,
	datad => slaveregister_inst_acommand_2_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_716_a4);

inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0);

slaveregister_inst_aMux_314_rtl_440_rtl_716_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_716_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_314_rtl_440_rtl_716_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_314_rtl_440_rtl_716_a4,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_716_a9);

slaveregister_inst_acommand_0_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a12_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a17,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_aMux_314_rtl_440_rtl_714_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_714_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a12_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a12_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a12_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_714_a0);

inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0);

slaveregister_inst_aMux_314_rtl_440_rtl_714_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_714_a1 = slaveregister_inst_aMux_314_rtl_440_rtl_714_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_314_rtl_440_rtl_714_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_314_rtl_440_rtl_714_a0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a12_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_714_a1);

slaveregister_inst_aMux_314_rtl_440_rtl_713_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_713_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_314_rtl_440_rtl_716_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_314_rtl_440_rtl_714_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_314_rtl_440_rtl_716_a9,
	datad => slaveregister_inst_aMux_314_rtl_440_rtl_714_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_713_a0);

slaveregister_inst_aMux_314_rtl_440_rtl_713_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_314_rtl_440_rtl_713_a1 = slaveregister_inst_aMux_314_rtl_440_rtl_713_a0 & (rtl_a1421 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_314_rtl_440_rtl_713_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_314_rtl_440_rtl_715_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a1421,
	datac => slaveregister_inst_aMux_314_rtl_440_rtl_715_a9,
	datad => slaveregister_inst_aMux_314_rtl_440_rtl_713_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_314_rtl_440_rtl_713_a1);

rtl_a1428_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1428 = ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1724 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_314_rtl_440_rtl_713_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1724,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_314_rtl_440_rtl_713_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1428);

slaveregister_inst_aMux_582_rtl_489_rtl_782_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_582_rtl_489_rtl_782_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1428) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a1428,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_582_rtl_489_rtl_782_a0);

slaveregister_inst_aMux_582_rtl_489_rtl_782_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_582_rtl_489_rtl_782_a1 = slaveregister_inst_aMux_582_rtl_489_rtl_782_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_582_rtl_489_rtl_782_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datad => slaveregister_inst_aMux_582_rtl_489_rtl_782_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_582_rtl_489_rtl_782_a1);

rtl_a7645_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7645 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_582_rtl_489_rtl_782_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_582_rtl_489_rtl_782_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7645);

slaveregister_inst_areg_rdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a12_a_areg0 = DFFE(rtl_a7645 # !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7645,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a12_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 13,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a);

inst_flash_ADC_adata_sig_a13_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a13_a_a2 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a13_a_a2);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a13_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd1_adata_sig_a13_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a13_a_a3 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a580,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a13_a_a3);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a13_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd0_adata_sig_a13_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a13_a_a3 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a13_a_a3);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a13_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_aMux_581_rtl_492_rtl_785_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_581_rtl_492_rtl_785_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_581_rtl_492_rtl_785_a0);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a0 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a17 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_acom_ctrl_local_a13_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a13_a,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0);

slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1 = slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0 & inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datad => slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1);

slaveregister_inst_acommand_3_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a13_a);

rtl_a1734_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1734 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1734);

rtl_a1733_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1733 = rtl_a1734 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_313_rtl_444_rtl_727_rtl_869_a1,
	datad => rtl_a1734,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1733);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a13_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0);

slaveregister_inst_aMux_313_rtl_443_rtl_723_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_723_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a13_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a45_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_723_a4);

slaveregister_inst_aMux_313_rtl_443_rtl_723_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_723_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_313_rtl_443_rtl_723_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	datad => slaveregister_inst_aMux_313_rtl_443_rtl_723_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_723_a9);

COINC_UP_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_ABAR,
	combout => COINC_UP_ABAR_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a45_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0);

rtl_a1440_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1440 = ahb_slave_inst_areg_address_a4_a_areg0 & COINC_UP_ABAR_acombout & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => COINC_UP_ABAR_acombout,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a45_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1440);

slaveregister_inst_acommand_1_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a13_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a13_a);

slaveregister_inst_aMux_313_rtl_443_rtl_724_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_724_a4 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_2_local_a13_a # !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a13_a,
	datad => slaveregister_inst_acommand_1_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_724_a4);

inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0);

slaveregister_inst_aMux_313_rtl_443_rtl_724_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_724_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_313_rtl_443_rtl_724_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_313_rtl_443_rtl_724_a4,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_724_a9);

slaveregister_inst_acommand_0_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a13_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a17 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_aMux_313_rtl_443_rtl_722_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_722_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a13_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a13_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a13_a,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_722_a0);

inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0);

slaveregister_inst_aMux_313_rtl_443_rtl_722_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_722_a1 = slaveregister_inst_aMux_313_rtl_443_rtl_722_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_313_rtl_443_rtl_722_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_313_rtl_443_rtl_722_a0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a13_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_722_a1);

slaveregister_inst_aMux_313_rtl_443_rtl_721_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_721_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_313_rtl_443_rtl_724_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_313_rtl_443_rtl_722_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_313_rtl_443_rtl_724_a9,
	datad => slaveregister_inst_aMux_313_rtl_443_rtl_722_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_721_a0);

slaveregister_inst_aMux_313_rtl_443_rtl_721_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_313_rtl_443_rtl_721_a1 = slaveregister_inst_aMux_313_rtl_443_rtl_721_a0 & (rtl_a1440 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_313_rtl_443_rtl_721_a0 & slaveregister_inst_aMux_313_rtl_443_rtl_723_a9 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_313_rtl_443_rtl_723_a9,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => rtl_a1440,
	datad => slaveregister_inst_aMux_313_rtl_443_rtl_721_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_313_rtl_443_rtl_721_a1);

rtl_a1447_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1447 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a1733 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_313_rtl_443_rtl_721_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7340",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a1733,
	datad => slaveregister_inst_aMux_313_rtl_443_rtl_721_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1447);

slaveregister_inst_aMux_581_rtl_492_rtl_785_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_581_rtl_492_rtl_785_a1 = slaveregister_inst_aMux_581_rtl_492_rtl_785_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_581_rtl_492_rtl_785_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1447

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datac => slaveregister_inst_aMux_581_rtl_492_rtl_785_a0,
	datad => rtl_a1447,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_581_rtl_492_rtl_785_a1);

rtl_a7657_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7657 = slaveregister_inst_ai_a2965 & (slaveregister_inst_aMux_581_rtl_492_rtl_785_a1 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & rtl_a7450) # !slaveregister_inst_ai_a2965 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & rtl_a7450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2965,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datac => rtl_a7450,
	datad => slaveregister_inst_aMux_581_rtl_492_rtl_785_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7657);

slaveregister_inst_areg_rdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a13_a_areg0 = DFFE(rtl_a7657 # !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	datad => rtl_a7657,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a13_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 14,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a);

inst_flash_ADC_adata_sig_a14_a_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a14_a_a3 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a14_a_a3);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a14_a_a3,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd1_adata_sig_a14_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a14_a_a4 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a580,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a14_a_a4);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a14_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd0_adata_sig_a14_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a14_a_a4 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a14_a_a4);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a14_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a0 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a0,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a17 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_acom_ctrl_local_a14_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0);

slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1 = slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0 & inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	datad => slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1);

slaveregister_inst_acommand_3_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a14_a);

rtl_a1743_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1743 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a14_a & !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a14_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1743);

rtl_a1742_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1742 = rtl_a1743 # slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_312_rtl_447_rtl_735_rtl_872_a1,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => rtl_a1743,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1742);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a0 & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a & !inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ai_a0,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a14_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0);

slaveregister_inst_aMux_312_rtl_446_rtl_731_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_731_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a14_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a46_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_731_a4);

slaveregister_inst_aMux_312_rtl_446_rtl_731_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_731_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_312_rtl_446_rtl_731_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	datad => slaveregister_inst_aMux_312_rtl_446_rtl_731_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_731_a9);

COINC_UP_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_B,
	combout => COINC_UP_B_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a46_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0);

rtl_a1459_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1459 = ahb_slave_inst_areg_address_a4_a_areg0 & COINC_UP_B_acombout & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => COINC_UP_B_acombout,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a46_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1459);

slaveregister_inst_acommand_1_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a14_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a14_a);

slaveregister_inst_aMux_312_rtl_446_rtl_732_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_732_a4 = slaveregister_inst_acommand_2_local_a14_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a14_a) # !slaveregister_inst_acommand_2_local_a14_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a14_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_732_a4);

inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_446_rtl_732_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_732_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_312_rtl_446_rtl_732_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_312_rtl_446_rtl_732_a4,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_732_a9);

slaveregister_inst_acommand_0_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a14_a);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a17 & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a & !inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_446_rtl_730_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_730_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a14_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a14_a,
	datad => inst_hit_counter_aoneSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_730_a0);

inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0);

slaveregister_inst_aMux_312_rtl_446_rtl_730_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_730_a1 = slaveregister_inst_aMux_312_rtl_446_rtl_730_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_312_rtl_446_rtl_730_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_312_rtl_446_rtl_730_a0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a14_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_730_a1);

slaveregister_inst_aMux_312_rtl_446_rtl_729_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_729_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_312_rtl_446_rtl_732_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_312_rtl_446_rtl_730_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_312_rtl_446_rtl_732_a9,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_312_rtl_446_rtl_730_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_729_a0);

slaveregister_inst_aMux_312_rtl_446_rtl_729_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_312_rtl_446_rtl_729_a1 = slaveregister_inst_aMux_312_rtl_446_rtl_729_a0 & (rtl_a1459 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_312_rtl_446_rtl_729_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_312_rtl_446_rtl_731_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_312_rtl_446_rtl_731_a9,
	datac => rtl_a1459,
	datad => slaveregister_inst_aMux_312_rtl_446_rtl_729_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_312_rtl_446_rtl_729_a1);

rtl_a1466_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1466 = ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1742 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_312_rtl_446_rtl_729_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1742,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_312_rtl_446_rtl_729_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1466);

slaveregister_inst_aMux_580_rtl_495_rtl_788_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_580_rtl_495_rtl_788_a0 = ahb_slave_inst_areg_address_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 # rtl_a1466) # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => rtl_a1466,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_580_rtl_495_rtl_788_a0);

slaveregister_inst_aMux_580_rtl_495_rtl_788_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_580_rtl_495_rtl_788_a1 = slaveregister_inst_aMux_580_rtl_495_rtl_788_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # !ahb_slave_inst_areg_address_a14_a_areg0) # !slaveregister_inst_aMux_580_rtl_495_rtl_788_a0 & ahb_slave_inst_areg_address_a14_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datad => slaveregister_inst_aMux_580_rtl_495_rtl_788_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_580_rtl_495_rtl_788_a1);

rtl_a7669_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7669 = rtl_a7450 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_580_rtl_495_rtl_788_a1) # !rtl_a7450 & slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_580_rtl_495_rtl_788_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7450,
	datab => slaveregister_inst_ai_a2965,
	datac => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datad => slaveregister_inst_aMux_580_rtl_495_rtl_788_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7669);

slaveregister_inst_areg_rdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a14_a_areg0 = DFFE(rtl_a7669 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a & !ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => rtl_a7669,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a14_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 15,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddr,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a);

inst_flash_ADC_adata_sig_a15_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a15_a_a4 = slaveregister_inst_ai_a574 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a574,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a15_a_a4);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a15_a_a4,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a12,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

atwd0_adata_sig_a15_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a15_a_a5 = slaveregister_inst_ai_a577 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a577,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a15_a_a5);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a15_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a13,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_aMux_579_rtl_498_rtl_791_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_579_rtl_498_rtl_791_a0 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a) # !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_579_rtl_498_rtl_791_a0);

atwd1_adata_sig_a15_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a15_a_a5 = slaveregister_inst_ai_a580 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_ai_a580,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a15_a_a5);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a15_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a14,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddr,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddr,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a0,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_353_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a17), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a17,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a1_a_a29)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_352_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a1_a_a29,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_acom_ctrl_local_a15_a) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a15_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0);

slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1 = slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0 & inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	datad => slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1);

slaveregister_inst_acommand_3_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a15_a);

rtl_a1752_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1752 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_3_local_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1752);

rtl_a1751_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1751 = rtl_a1752 # slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CECE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_311_rtl_450_rtl_743_rtl_875_a1,
	datab => rtl_a1752,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1751);

inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ai_a0 & inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a0,
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a);

inst_hit_counter_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_351_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a15_a_areg0);

inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0);

slaveregister_inst_aMux_311_rtl_449_rtl_739_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_739_a4 = ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & inst_hit_counter_amultiSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => inst_hit_counter_amultiSPEcnt_a15_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a47_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_739_a4);

slaveregister_inst_aMux_311_rtl_449_rtl_739_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_739_a9 = ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_311_rtl_449_rtl_739_a4 # !ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	datad => slaveregister_inst_aMux_311_rtl_449_rtl_739_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_739_a9);

COINC_UP_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_BBAR,
	combout => COINC_UP_BBAR_acombout);

inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a47_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0);

rtl_a1478_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1478 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & COINC_UP_BBAR_acombout & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => COINC_UP_BBAR_acombout,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a47_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1478);

slaveregister_inst_acommand_1_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a15_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a15_a);

slaveregister_inst_aMux_311_rtl_449_rtl_740_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_740_a4 = slaveregister_inst_acommand_2_local_a15_a & (ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_acommand_1_local_a15_a) # !slaveregister_inst_acommand_2_local_a15_a & !ahb_slave_inst_areg_address_a4_a_areg0 & !slaveregister_inst_acommand_1_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a15_a,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_740_a4);

inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_449_rtl_740_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_740_a9 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_311_rtl_449_rtl_740_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4E44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_311_rtl_449_rtl_740_a4,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_740_a9);

inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a $ (inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ai_a17), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ai_a17,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a);

inst_hit_counter_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_amultiSPEcnt_a10_a_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_350_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_amultiSPEcnt_a10_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_449_rtl_738_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_738_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # inst_hit_counter_aoneSPEcnt_a15_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_acommand_0_local_a15_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a15_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_738_a0);

inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0);

slaveregister_inst_aMux_311_rtl_449_rtl_738_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_738_a1 = slaveregister_inst_aMux_311_rtl_449_rtl_738_a0 & (inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_311_rtl_449_rtl_738_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_311_rtl_449_rtl_738_a0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a15_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_738_a1);

slaveregister_inst_aMux_311_rtl_449_rtl_737_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_737_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_aMux_311_rtl_449_rtl_740_a9) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_311_rtl_449_rtl_738_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_311_rtl_449_rtl_740_a9,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_311_rtl_449_rtl_738_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_737_a0);

slaveregister_inst_aMux_311_rtl_449_rtl_737_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_311_rtl_449_rtl_737_a1 = slaveregister_inst_aMux_311_rtl_449_rtl_737_a0 & (rtl_a1478 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_311_rtl_449_rtl_737_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_311_rtl_449_rtl_739_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_311_rtl_449_rtl_739_a9,
	datac => rtl_a1478,
	datad => slaveregister_inst_aMux_311_rtl_449_rtl_737_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_311_rtl_449_rtl_737_a1);

rtl_a1485_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1485 = ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a1751 & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_311_rtl_449_rtl_737_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1751,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_311_rtl_449_rtl_737_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1485);

slaveregister_inst_aMux_579_rtl_498_rtl_791_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_579_rtl_498_rtl_791_a1 = slaveregister_inst_aMux_579_rtl_498_rtl_791_a0 & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_579_rtl_498_rtl_791_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1485

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_579_rtl_498_rtl_791_a0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datad => rtl_a1485,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_579_rtl_498_rtl_791_a1);

rtl_a7681_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a7681 = rtl_a7450 & (inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_579_rtl_498_rtl_791_a1) # !rtl_a7450 & slaveregister_inst_ai_a2965 & slaveregister_inst_aMux_579_rtl_498_rtl_791_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7450,
	datab => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datac => slaveregister_inst_ai_a2965,
	datad => slaveregister_inst_aMux_579_rtl_498_rtl_791_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a7681);

slaveregister_inst_areg_rdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a15_a_areg0 = DFFE(rtl_a7681 # !ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_areg_address_a19_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	datad => rtl_a7681,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a15_a_areg0);

inst_flash_ADC_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adone_areg0 = DFFE(!inst_flash_ADC_ai_a0 & (inst_flash_ADC_ai_a2 & inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a # !inst_flash_ADC_ai_a2 & inst_flash_ADC_adone_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3202",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_adone_areg0,
	datab => inst_flash_ADC_ai_a0,
	datac => inst_flash_ADC_ai_a2,
	datad => inst_flash_ADC_aMEM_write_addr_rtl_354_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adone_areg0);

slaveregister_inst_ai_a2994_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2994 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_flash_ADC_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_flash_ADC_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2994);

slaveregister_inst_ai_a891_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a891 = slaveregister_inst_ai_a2994 # slaveregister_inst_acom_ctrl_local_a3_a_a124 & (slaveregister_inst_ai_a3007 # ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3007,
	datab => slaveregister_inst_acom_ctrl_local_a3_a_a124,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2994,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a891);

rtl_a95_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a95 = !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a16_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a16_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a95);

slaveregister_inst_acommand_3_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a16_a);

rtl_a94_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a94 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a94);

slaveregister_inst_aMux_310_rtl_356_rtl_505_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_310_rtl_356_rtl_505_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a16_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a16_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_310_rtl_356_rtl_505_a0);

inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0);

slaveregister_inst_aMux_310_rtl_356_rtl_505_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_310_rtl_356_rtl_505_a1 = slaveregister_inst_aMux_310_rtl_356_rtl_505_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_310_rtl_356_rtl_505_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_310_rtl_356_rtl_505_a0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_310_rtl_356_rtl_505_a1);

slaveregister_inst_acommand_2_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a16_a);

inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0);

rtl_a1497_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1497 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a16_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a16_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1497);

slaveregister_inst_aMux_310_rtl_356_rtl_504_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_310_rtl_356_rtl_504_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1497) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_310_rtl_356_rtl_505_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_310_rtl_356_rtl_505_a1,
	datad => rtl_a1497,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_310_rtl_356_rtl_504_a0);

slaveregister_inst_aMux_310_rtl_356_rtl_504_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_310_rtl_356_rtl_504_a1 = slaveregister_inst_aMux_310_rtl_356_rtl_504_a0 & (rtl_a95 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_310_rtl_356_rtl_504_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a94

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a95,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a94,
	datad => slaveregister_inst_aMux_310_rtl_356_rtl_504_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_310_rtl_356_rtl_504_a1);

slaveregister_inst_ai_a760_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a760 = ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a891 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_310_rtl_356_rtl_504_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a891,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_310_rtl_356_rtl_504_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a760);

slaveregister_inst_areg_rdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a16_a_areg0 = DFFE(!ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_ai_a2965 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a760, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a2965,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a760,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a16_a_areg0);

slaveregister_inst_ai_a769_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a769 = rtl_a7689 & (dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a # ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a7689,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_acount_usedw_awysi_counter_apre_out_a9_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a769);

slaveregister_inst_ai_a435_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a435 = !ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2965

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2965,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a435);

slaveregister_inst_acommand_3_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a17_a);

rtl_a97_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a97 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a97);

rtl_a98_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a98 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a98);

slaveregister_inst_acommand_2_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a17_a);

inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0);

rtl_a1504_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1504 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a17_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a17_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1504);

slaveregister_inst_aMux_309_rtl_359_rtl_513_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_359_rtl_513_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_acommand_1_local_a17_a # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a17_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => slaveregister_inst_acommand_0_local_a17_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_359_rtl_513_a0);

inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0);

slaveregister_inst_aMux_309_rtl_359_rtl_513_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_359_rtl_513_a1 = slaveregister_inst_aMux_309_rtl_359_rtl_513_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_309_rtl_359_rtl_513_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a17_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_309_rtl_359_rtl_513_a0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_359_rtl_513_a1);

slaveregister_inst_aMux_309_rtl_359_rtl_512_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_359_rtl_512_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1504 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_309_rtl_359_rtl_513_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1504,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_309_rtl_359_rtl_513_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_359_rtl_512_a0);

slaveregister_inst_aMux_309_rtl_359_rtl_512_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_309_rtl_359_rtl_512_a1 = slaveregister_inst_aMux_309_rtl_359_rtl_512_a0 & (rtl_a98 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_309_rtl_359_rtl_512_a0 & rtl_a97 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a97,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a98,
	datad => slaveregister_inst_aMux_309_rtl_359_rtl_512_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_309_rtl_359_rtl_512_a1);

slaveregister_inst_areg_rdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a17_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a769 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_309_rtl_359_rtl_512_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a769,
	datab => slaveregister_inst_ai_a435,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_309_rtl_359_rtl_512_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a17_a_areg0);

rtl_a101_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a101 = !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a101);

slaveregister_inst_acommand_3_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a18_a);

rtl_a100_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a100 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a100);

slaveregister_inst_acommand_2_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a18_a);

inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0);

rtl_a1511_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1511 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a18_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a18_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1511);

slaveregister_inst_acommand_0_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a18_a);

slaveregister_inst_aMux_308_rtl_362_rtl_521_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_362_rtl_521_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_acommand_1_local_a18_a # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a18_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_362_rtl_521_a0);

inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0);

slaveregister_inst_aMux_308_rtl_362_rtl_521_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_362_rtl_521_a1 = slaveregister_inst_aMux_308_rtl_362_rtl_521_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_308_rtl_362_rtl_521_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_308_rtl_362_rtl_521_a0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a18_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_362_rtl_521_a1);

slaveregister_inst_aMux_308_rtl_362_rtl_520_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_362_rtl_520_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1511 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_308_rtl_362_rtl_521_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1511,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_308_rtl_362_rtl_521_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_362_rtl_520_a0);

slaveregister_inst_aMux_308_rtl_362_rtl_520_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_308_rtl_362_rtl_520_a1 = slaveregister_inst_aMux_308_rtl_362_rtl_520_a0 & (rtl_a101 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_308_rtl_362_rtl_520_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a100

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => rtl_a101,
	datac => rtl_a100,
	datad => slaveregister_inst_aMux_308_rtl_362_rtl_520_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_308_rtl_362_rtl_520_a1);

rtl_a549_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a549 = ahb_slave_inst_areg_address_a3_a_areg0 & rtl_a7689

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => rtl_a7689,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a549);

slaveregister_inst_areg_rdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a18_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (rtl_a549 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_308_rtl_362_rtl_520_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a435,
	datac => slaveregister_inst_aMux_308_rtl_362_rtl_520_a1,
	datad => rtl_a549,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a18_a_areg0);

slaveregister_inst_acommand_3_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a19_a);

rtl_a102_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a102 = !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a19_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a19_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a102);

rtl_a103_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a103 = !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a103);

slaveregister_inst_acommand_0_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a19_a);

slaveregister_inst_aMux_307_rtl_365_rtl_526_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_365_rtl_526_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a19_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a19_a,
	datad => slaveregister_inst_acommand_1_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_365_rtl_526_a0);

inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0);

slaveregister_inst_aMux_307_rtl_365_rtl_526_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_365_rtl_526_a1 = slaveregister_inst_aMux_307_rtl_365_rtl_526_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_307_rtl_365_rtl_526_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_307_rtl_365_rtl_526_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_365_rtl_526_a1);

slaveregister_inst_acommand_2_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a19_a);

inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0);

rtl_a1518_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1518 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a19_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2C20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a19_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1518);

slaveregister_inst_aMux_307_rtl_365_rtl_525_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_365_rtl_525_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1518) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_307_rtl_365_rtl_526_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_307_rtl_365_rtl_526_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => rtl_a1518,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_365_rtl_525_a0);

slaveregister_inst_aMux_307_rtl_365_rtl_525_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_307_rtl_365_rtl_525_a1 = slaveregister_inst_aMux_307_rtl_365_rtl_525_a0 & (rtl_a103 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_307_rtl_365_rtl_525_a0 & rtl_a102 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a102,
	datab => rtl_a103,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_307_rtl_365_rtl_525_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_307_rtl_365_rtl_525_a1);

slaveregister_inst_areg_rdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a19_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (rtl_a549 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_307_rtl_365_rtl_525_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a435,
	datab => rtl_a549,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_307_rtl_365_rtl_525_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a19_a_areg0);

slaveregister_inst_ai_a776_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a776 = rtl_a7689 & (ahb_slave_inst_areg_address_a3_a_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => rtl_a7689,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_ascfifo_component_aauto_generated_adpfifo_afifo_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a776);

rtl_a105_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a105 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a105);

slaveregister_inst_acommand_3_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a20_a);

rtl_a104_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a104 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a104);

slaveregister_inst_acommand_0_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a20_a);

slaveregister_inst_acommand_1_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a20_a);

slaveregister_inst_aMux_306_rtl_368_rtl_531_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_368_rtl_531_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a20_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a20_a,
	datad => slaveregister_inst_acommand_1_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_368_rtl_531_a0);

inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0);

slaveregister_inst_aMux_306_rtl_368_rtl_531_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_368_rtl_531_a1 = slaveregister_inst_aMux_306_rtl_368_rtl_531_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_306_rtl_368_rtl_531_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_306_rtl_368_rtl_531_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_368_rtl_531_a1);

slaveregister_inst_acommand_2_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a20_a);

inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0);

rtl_a1525_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1525 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6240",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a20_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a20_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1525);

slaveregister_inst_aMux_306_rtl_368_rtl_530_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_368_rtl_530_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1525) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_306_rtl_368_rtl_531_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_306_rtl_368_rtl_531_a1,
	datad => rtl_a1525,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_368_rtl_530_a0);

slaveregister_inst_aMux_306_rtl_368_rtl_530_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_306_rtl_368_rtl_530_a1 = slaveregister_inst_aMux_306_rtl_368_rtl_530_a0 & (rtl_a105 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_306_rtl_368_rtl_530_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a104

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => rtl_a105,
	datac => rtl_a104,
	datad => slaveregister_inst_aMux_306_rtl_368_rtl_530_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_306_rtl_368_rtl_530_a1);

slaveregister_inst_areg_rdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a20_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a776 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_306_rtl_368_rtl_530_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a435,
	datab => slaveregister_inst_ai_a776,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_306_rtl_368_rtl_530_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a20_a_areg0);

rtl_a108_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a108 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a108);

slaveregister_inst_acommand_3_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a21_a);

rtl_a107_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a107 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a107);

slaveregister_inst_acommand_2_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a21_a);

inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0);

rtl_a1532_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1532 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a21_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a21_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a21_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1532);

slaveregister_inst_acommand_1_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a21_a);

inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0);

slaveregister_inst_acommand_0_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a21_a);

slaveregister_inst_aMux_305_rtl_371_rtl_539_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_371_rtl_539_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a21_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_371_rtl_539_a0);

slaveregister_inst_aMux_305_rtl_371_rtl_539_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_371_rtl_539_a1 = slaveregister_inst_aMux_305_rtl_371_rtl_539_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_305_rtl_371_rtl_539_a0 & slaveregister_inst_acommand_1_local_a21_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a21_a,
	datab => inst_atwd_timestamp_aatwd0_timestamp_a21_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_305_rtl_371_rtl_539_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_371_rtl_539_a1);

slaveregister_inst_aMux_305_rtl_371_rtl_538_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_371_rtl_538_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1532 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_305_rtl_371_rtl_539_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1532,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_305_rtl_371_rtl_539_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_371_rtl_538_a0);

slaveregister_inst_aMux_305_rtl_371_rtl_538_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_305_rtl_371_rtl_538_a1 = slaveregister_inst_aMux_305_rtl_371_rtl_538_a0 & (rtl_a108 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_305_rtl_371_rtl_538_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a107

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => rtl_a108,
	datac => rtl_a107,
	datad => slaveregister_inst_aMux_305_rtl_371_rtl_538_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_305_rtl_371_rtl_538_a1);

slaveregister_inst_areg_rdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a21_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (rtl_a549 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_305_rtl_371_rtl_538_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a549,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a435,
	datad => slaveregister_inst_aMux_305_rtl_371_rtl_538_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a21_a_areg0);

slaveregister_inst_acommand_3_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a22_a);

rtl_a109_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a109 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a22_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a22_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a109);

rtl_a110_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a110 = !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a22_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a22_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a110);

slaveregister_inst_acommand_0_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a22_a);

slaveregister_inst_acommand_1_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a22_a);

slaveregister_inst_aMux_304_rtl_374_rtl_544_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_374_rtl_544_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a22_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a22_a,
	datad => slaveregister_inst_acommand_1_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_374_rtl_544_a0);

inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0);

slaveregister_inst_aMux_304_rtl_374_rtl_544_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_374_rtl_544_a1 = slaveregister_inst_aMux_304_rtl_374_rtl_544_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_304_rtl_374_rtl_544_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_304_rtl_374_rtl_544_a0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_374_rtl_544_a1);

slaveregister_inst_acommand_2_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a22_a);

inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0);

rtl_a1539_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1539 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a22_a # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6420",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a22_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1539);

slaveregister_inst_aMux_304_rtl_374_rtl_543_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_374_rtl_543_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1539) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_304_rtl_374_rtl_544_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_304_rtl_374_rtl_544_a1,
	datad => rtl_a1539,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_374_rtl_543_a0);

slaveregister_inst_aMux_304_rtl_374_rtl_543_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_304_rtl_374_rtl_543_a1 = slaveregister_inst_aMux_304_rtl_374_rtl_543_a0 & (rtl_a110 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_304_rtl_374_rtl_543_a0 & rtl_a109 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a109,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a110,
	datad => slaveregister_inst_aMux_304_rtl_374_rtl_543_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_304_rtl_374_rtl_543_a1);

slaveregister_inst_areg_rdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a22_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (rtl_a549 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_304_rtl_374_rtl_543_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a549,
	datab => slaveregister_inst_ai_a435,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_304_rtl_374_rtl_543_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a22_a_areg0);

rtl_a112_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a112 = slaveregister_inst_acom_ctrl_local_a23_a & !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a23_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a112);

slaveregister_inst_acommand_3_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a23_a);

rtl_a111_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a111 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a111);

slaveregister_inst_acommand_2_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a23_a);

inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0);

rtl_a1546_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1546 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a23_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a23_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a23_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1546);

inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0);

slaveregister_inst_acommand_1_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a23_a);

slaveregister_inst_acommand_0_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a23_a);

slaveregister_inst_aMux_303_rtl_377_rtl_549_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_377_rtl_549_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a23_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a23_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_377_rtl_549_a0);

slaveregister_inst_aMux_303_rtl_377_rtl_549_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_377_rtl_549_a1 = slaveregister_inst_aMux_303_rtl_377_rtl_549_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_303_rtl_377_rtl_549_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_timestamp_aatwd0_timestamp_a23_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a23_a,
	datad => slaveregister_inst_aMux_303_rtl_377_rtl_549_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_377_rtl_549_a1);

slaveregister_inst_aMux_303_rtl_377_rtl_548_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_377_rtl_548_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1546 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_303_rtl_377_rtl_549_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1546,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_303_rtl_377_rtl_549_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_377_rtl_548_a0);

slaveregister_inst_aMux_303_rtl_377_rtl_548_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_303_rtl_377_rtl_548_a1 = slaveregister_inst_aMux_303_rtl_377_rtl_548_a0 & (rtl_a112 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_303_rtl_377_rtl_548_a0 & rtl_a111 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a112,
	datab => rtl_a111,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_303_rtl_377_rtl_548_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_303_rtl_377_rtl_548_a1);

slaveregister_inst_areg_rdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a23_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (rtl_a549 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_303_rtl_377_rtl_548_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a549,
	datab => slaveregister_inst_ai_a435,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_303_rtl_377_rtl_548_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a23_a_areg0);

FL_ATTN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_ATTN,
	combout => FL_ATTN_acombout);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a = DFFE(!ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT);

slaveregister_inst_ai_a786_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a786 = ahb_slave_inst_areg_address_a3_a_areg0 & (FL_ATTN_acombout # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FL_ATTN_acombout,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a786);

slaveregister_inst_ai_a792_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a792 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a786

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_ai_a786,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a792);

rtl_a114_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a114 = !ahb_slave_inst_areg_address_a3_a_areg0 & !slaveregister_inst_acom_ctrl_local_a24_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a24_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a114);

slaveregister_inst_acommand_3_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a24_a);

rtl_a113_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a113 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a113);

slaveregister_inst_acommand_1_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a24_a);

slaveregister_inst_aMux_302_rtl_380_rtl_554_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_302_rtl_380_rtl_554_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_acommand_1_local_a24_a # ahb_slave_inst_areg_address_a6_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a24_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a24_a,
	datac => slaveregister_inst_acommand_1_local_a24_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_302_rtl_380_rtl_554_a0);

inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0);

slaveregister_inst_aMux_302_rtl_380_rtl_554_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_302_rtl_380_rtl_554_a1 = slaveregister_inst_aMux_302_rtl_380_rtl_554_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_302_rtl_380_rtl_554_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	datac => slaveregister_inst_aMux_302_rtl_380_rtl_554_a0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_302_rtl_380_rtl_554_a1);

inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0);

rtl_a1553_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1553 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6240",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a24_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1553);

slaveregister_inst_aMux_302_rtl_380_rtl_553_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_302_rtl_380_rtl_553_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1553) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_302_rtl_380_rtl_554_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_302_rtl_380_rtl_554_a1,
	datad => rtl_a1553,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_302_rtl_380_rtl_553_a0);

slaveregister_inst_aMux_302_rtl_380_rtl_553_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_302_rtl_380_rtl_553_a1 = slaveregister_inst_aMux_302_rtl_380_rtl_553_a0 & (rtl_a114 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_302_rtl_380_rtl_553_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a113

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a114,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a113,
	datad => slaveregister_inst_aMux_302_rtl_380_rtl_553_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_302_rtl_380_rtl_553_a1);

slaveregister_inst_areg_rdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a24_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a792 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_302_rtl_380_rtl_553_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a435,
	datab => slaveregister_inst_ai_a792,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_302_rtl_380_rtl_553_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a24_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a $ ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT # !ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT);

slaveregister_inst_ai_a799_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a799 = rtl_a7689 & (ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a # ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a1_a,
	datac => rtl_a7689,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a799);

slaveregister_inst_acommand_3_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a25_a);

rtl_a116_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a116 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a25_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a25_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a116);

rtl_a117_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a117 = slaveregister_inst_acom_ctrl_local_a25_a & !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a25_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a117);

slaveregister_inst_acommand_2_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a25_a);

inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0);

rtl_a1560_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1560 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a25_a # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6420",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a25_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a25_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1560);

inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0);

slaveregister_inst_acommand_1_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a25_a);

slaveregister_inst_acommand_0_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a25_a);

slaveregister_inst_aMux_301_rtl_383_rtl_562_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_383_rtl_562_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a25_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_383_rtl_562_a0);

slaveregister_inst_aMux_301_rtl_383_rtl_562_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_383_rtl_562_a1 = slaveregister_inst_aMux_301_rtl_383_rtl_562_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_301_rtl_383_rtl_562_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => inst_atwd_timestamp_aatwd0_timestamp_a25_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a25_a,
	datad => slaveregister_inst_aMux_301_rtl_383_rtl_562_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_383_rtl_562_a1);

slaveregister_inst_aMux_301_rtl_383_rtl_561_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_383_rtl_561_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1560) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_301_rtl_383_rtl_562_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a1560,
	datad => slaveregister_inst_aMux_301_rtl_383_rtl_562_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_383_rtl_561_a0);

slaveregister_inst_aMux_301_rtl_383_rtl_561_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_301_rtl_383_rtl_561_a1 = slaveregister_inst_aMux_301_rtl_383_rtl_561_a0 & (rtl_a117 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_301_rtl_383_rtl_561_a0 & rtl_a116 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a116,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => rtl_a117,
	datad => slaveregister_inst_aMux_301_rtl_383_rtl_561_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_301_rtl_383_rtl_561_a1);

slaveregister_inst_areg_rdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a25_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a799 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_301_rtl_383_rtl_561_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a435,
	datab => slaveregister_inst_ai_a799,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_301_rtl_383_rtl_561_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a25_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a $ !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a & !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT);

slaveregister_inst_ai_a806_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a806 = rtl_a7689 & (ahb_slave_inst_areg_address_a3_a_areg0 # ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => rtl_a7689,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a806);

slaveregister_inst_acommand_3_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a26_a);

rtl_a119_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a119 = ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a119);

slaveregister_inst_acom_ctrl_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a26_a);

rtl_a120_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a120 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a120);

inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0);

rtl_a1567_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1567 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6240",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_2_local_a26_a,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1567);

slaveregister_inst_acommand_1_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a26_a);

slaveregister_inst_aMux_300_rtl_386_rtl_570_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_386_rtl_570_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a26_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a26_a,
	datac => slaveregister_inst_acommand_0_local_a26_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_386_rtl_570_a0);

inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0);

slaveregister_inst_aMux_300_rtl_386_rtl_570_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_386_rtl_570_a1 = slaveregister_inst_aMux_300_rtl_386_rtl_570_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_300_rtl_386_rtl_570_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a26_a,
	datab => slaveregister_inst_aMux_300_rtl_386_rtl_570_a0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_386_rtl_570_a1);

slaveregister_inst_aMux_300_rtl_386_rtl_569_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_386_rtl_569_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1567 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_300_rtl_386_rtl_570_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a1567,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_300_rtl_386_rtl_570_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_386_rtl_569_a0);

slaveregister_inst_aMux_300_rtl_386_rtl_569_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_300_rtl_386_rtl_569_a1 = slaveregister_inst_aMux_300_rtl_386_rtl_569_a0 & (rtl_a120 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_300_rtl_386_rtl_569_a0 & rtl_a119 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a119,
	datab => rtl_a120,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_300_rtl_386_rtl_569_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_300_rtl_386_rtl_569_a1);

slaveregister_inst_areg_rdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a26_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a806 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_300_rtl_386_rtl_569_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a435,
	datac => slaveregister_inst_ai_a806,
	datad => slaveregister_inst_aMux_300_rtl_386_rtl_569_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a26_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a $ ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT # !ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT);

slaveregister_inst_ai_a813_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a813 = rtl_a7689 & (ahb_slave_inst_areg_address_a3_a_areg0 # ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a3_a,
	datad => rtl_a7689,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a813);

slaveregister_inst_acommand_3_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a27_a);

rtl_a122_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a122 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a27_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a27_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a122);

slaveregister_inst_acom_ctrl_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a27_a);

rtl_a123_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a123 = !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a123);

slaveregister_inst_acommand_2_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a27_a);

inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0);

rtl_a1574_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1574 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a27_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a27_a,
	datac => inst_atwd_timestamp_aatwd1_timestamp_a27_a_areg0,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1574);

slaveregister_inst_acommand_1_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a27_a);

inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0);

slaveregister_inst_acommand_0_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a27_a);

slaveregister_inst_aMux_299_rtl_389_rtl_578_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_389_rtl_578_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a27_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_389_rtl_578_a0);

slaveregister_inst_aMux_299_rtl_389_rtl_578_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_389_rtl_578_a1 = slaveregister_inst_aMux_299_rtl_389_rtl_578_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_299_rtl_389_rtl_578_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_1_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a27_a,
	datac => inst_atwd_timestamp_aatwd0_timestamp_a27_a_areg0,
	datad => slaveregister_inst_aMux_299_rtl_389_rtl_578_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_389_rtl_578_a1);

slaveregister_inst_aMux_299_rtl_389_rtl_577_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_389_rtl_577_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1574) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_299_rtl_389_rtl_578_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => rtl_a1574,
	datad => slaveregister_inst_aMux_299_rtl_389_rtl_578_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_389_rtl_577_a0);

slaveregister_inst_aMux_299_rtl_389_rtl_577_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_299_rtl_389_rtl_577_a1 = slaveregister_inst_aMux_299_rtl_389_rtl_577_a0 & (rtl_a123 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_299_rtl_389_rtl_577_a0 & rtl_a122 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a122,
	datab => rtl_a123,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_299_rtl_389_rtl_577_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_299_rtl_389_rtl_577_a1);

slaveregister_inst_areg_rdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a27_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a813 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_299_rtl_389_rtl_577_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a813,
	datac => slaveregister_inst_ai_a435,
	datad => slaveregister_inst_aMux_299_rtl_389_rtl_577_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a27_a_areg0);

FL_TDO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_TDO,
	combout => FL_TDO_acombout);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a $ !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a & !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT);

slaveregister_inst_ai_a823_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a823 = ahb_slave_inst_areg_address_a3_a_areg0 & (FL_TDO_acombout # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FL_TDO_acombout,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a823);

slaveregister_inst_ai_a829_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a829 = slaveregister_inst_ai_a823 & !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a823,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a829);

slaveregister_inst_acommand_3_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a28_a);

rtl_a125_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a125 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a125);

slaveregister_inst_acom_ctrl_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a28_a);

rtl_a126_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a126 = slaveregister_inst_acom_ctrl_local_a28_a & !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a28_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a126);

inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0);

rtl_a1581_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1581 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a28_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a28_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1581);

inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0);

slaveregister_inst_acommand_1_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a28_a);

slaveregister_inst_aMux_298_rtl_392_rtl_586_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_298_rtl_392_rtl_586_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a28_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a28_a & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_298_rtl_392_rtl_586_a0);

slaveregister_inst_aMux_298_rtl_392_rtl_586_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_298_rtl_392_rtl_586_a1 = slaveregister_inst_aMux_298_rtl_392_rtl_586_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_298_rtl_392_rtl_586_a0 & ahb_slave_inst_areg_address_a6_a_areg0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_timestamp_aatwd0_timestamp_a28_a_areg0,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_298_rtl_392_rtl_586_a0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_298_rtl_392_rtl_586_a1);

slaveregister_inst_aMux_298_rtl_392_rtl_585_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_298_rtl_392_rtl_585_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (rtl_a1581 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_298_rtl_392_rtl_586_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => rtl_a1581,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_298_rtl_392_rtl_586_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_298_rtl_392_rtl_585_a0);

slaveregister_inst_aMux_298_rtl_392_rtl_585_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_298_rtl_392_rtl_585_a1 = slaveregister_inst_aMux_298_rtl_392_rtl_585_a0 & (rtl_a126 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_298_rtl_392_rtl_585_a0 & rtl_a125 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a125,
	datab => rtl_a126,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_298_rtl_392_rtl_585_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_298_rtl_392_rtl_585_a1);

slaveregister_inst_areg_rdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a28_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a829 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_298_rtl_392_rtl_585_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a829,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a435,
	datad => slaveregister_inst_aMux_298_rtl_392_rtl_585_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a28_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a $ ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT # !ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT);

slaveregister_inst_ai_a836_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a836 = rtl_a7689 & (ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a # ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a5_a,
	datac => rtl_a7689,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a836);

slaveregister_inst_acom_ctrl_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a29_a);

rtl_a129_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a129 = !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a29_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a29_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a129);

slaveregister_inst_acommand_3_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a29_a);

rtl_a128_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a128 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_3_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a128);

inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0);

rtl_a1588_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1588 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a29_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2C20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a29_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1588);

inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0);

slaveregister_inst_acommand_1_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a29_a);

slaveregister_inst_acommand_0_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a29_a);

slaveregister_inst_aMux_297_rtl_395_rtl_594_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_395_rtl_594_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a29_a,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_395_rtl_594_a0);

slaveregister_inst_aMux_297_rtl_395_rtl_594_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_395_rtl_594_a1 = slaveregister_inst_aMux_297_rtl_395_rtl_594_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_297_rtl_395_rtl_594_a0 & slaveregister_inst_acommand_1_local_a29_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_atwd_timestamp_aatwd0_timestamp_a29_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a29_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_297_rtl_395_rtl_594_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_395_rtl_594_a1);

slaveregister_inst_aMux_297_rtl_395_rtl_593_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_395_rtl_593_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1588) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_297_rtl_395_rtl_594_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => rtl_a1588,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_297_rtl_395_rtl_594_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_395_rtl_593_a0);

slaveregister_inst_aMux_297_rtl_395_rtl_593_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_297_rtl_395_rtl_593_a1 = slaveregister_inst_aMux_297_rtl_395_rtl_593_a0 & (rtl_a129 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_297_rtl_395_rtl_593_a0 & rtl_a128 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a129,
	datab => rtl_a128,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_297_rtl_395_rtl_593_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_297_rtl_395_rtl_593_a1);

slaveregister_inst_areg_rdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a29_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a836 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_297_rtl_395_rtl_593_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a836,
	datac => slaveregister_inst_ai_a435,
	datad => slaveregister_inst_aMux_297_rtl_395_rtl_593_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a29_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a $ !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a & !ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a,
	cout => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a_aCOUT);

slaveregister_inst_ai_a843_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a843 = rtl_a7689 & (ahb_slave_inst_areg_address_a3_a_areg0 # ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a6_a,
	datad => rtl_a7689,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a843);

slaveregister_inst_acommand_3_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a30_a);

rtl_a131_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a131 = !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a30_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a30_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a131);

slaveregister_inst_acom_ctrl_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a30_a);

rtl_a132_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a132 = !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a132);

inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0);

rtl_a1595_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1595 = ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_2_local_a30_a & !ahb_slave_inst_areg_address_a6_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a30_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1595);

slaveregister_inst_acommand_1_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a30_a);

slaveregister_inst_aMux_296_rtl_398_rtl_602_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_398_rtl_602_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # slaveregister_inst_acommand_1_local_a30_a) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_0_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => slaveregister_inst_acommand_1_local_a30_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_398_rtl_602_a0);

inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0);

slaveregister_inst_aMux_296_rtl_398_rtl_602_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_398_rtl_602_a1 = slaveregister_inst_aMux_296_rtl_398_rtl_602_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_296_rtl_398_rtl_602_a0 & timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a & ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a30_a,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_296_rtl_398_rtl_602_a0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_398_rtl_602_a1);

slaveregister_inst_aMux_296_rtl_398_rtl_601_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_398_rtl_601_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1595) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_296_rtl_398_rtl_602_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => rtl_a1595,
	datad => slaveregister_inst_aMux_296_rtl_398_rtl_602_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_398_rtl_601_a0);

slaveregister_inst_aMux_296_rtl_398_rtl_601_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_296_rtl_398_rtl_601_a1 = slaveregister_inst_aMux_296_rtl_398_rtl_601_a0 & (rtl_a132 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_296_rtl_398_rtl_601_a0 & rtl_a131 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a131,
	datab => rtl_a132,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_296_rtl_398_rtl_601_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_296_rtl_398_rtl_601_a1);

slaveregister_inst_areg_rdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a30_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a843 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_296_rtl_398_rtl_601_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a435,
	datab => slaveregister_inst_ai_a843,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_296_rtl_398_rtl_601_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a30_a_areg0);

ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a = DFFE(ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a_aCOUT $ ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a,
	cin => ctrl_err_cnt_rtl_348_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a);

slaveregister_inst_ai_a850_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a850 = rtl_a7689 & (ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a # ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ctrl_err_cnt_rtl_348_awysi_counter_asload_path_a7_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => rtl_a7689,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a850);

slaveregister_inst_acom_ctrl_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a31_a);

rtl_a135_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a135 = !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acom_ctrl_local_a31_a & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a31_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a135);

slaveregister_inst_acommand_3_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a31_a);

rtl_a134_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a134 = !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_3_local_a31_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a31_a,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a134);

slaveregister_inst_acommand_1_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a31_a);

slaveregister_inst_acommand_0_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a32)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a32,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a31_a);

slaveregister_inst_aMux_295_rtl_401_rtl_610_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_401_rtl_610_a0 = ahb_slave_inst_areg_address_a6_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a) # !ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acommand_0_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a31_a,
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_401_rtl_610_a0);

inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0);

slaveregister_inst_aMux_295_rtl_401_rtl_610_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_401_rtl_610_a1 = slaveregister_inst_aMux_295_rtl_401_rtl_610_a0 & (inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_295_rtl_401_rtl_610_a0 & slaveregister_inst_acommand_1_local_a31_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a31_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_295_rtl_401_rtl_610_a0,
	datad => inst_atwd_timestamp_aatwd0_timestamp_a31_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_401_rtl_610_a1);

inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0 = DFFE(timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_atwd_timestamp_ai_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => timer_inst_asystime_cnt_rtl_343_awysi_counter_asload_path_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_atwd_timestamp_ai_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0);

rtl_a1602_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1602 = ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_acommand_2_local_a31_a & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4A40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a31_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => inst_atwd_timestamp_aatwd1_timestamp_a31_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1602);

slaveregister_inst_aMux_295_rtl_401_rtl_609_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_401_rtl_609_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # rtl_a1602) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_295_rtl_401_rtl_610_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_295_rtl_401_rtl_610_a1,
	datad => rtl_a1602,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_401_rtl_609_a0);

slaveregister_inst_aMux_295_rtl_401_rtl_609_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_295_rtl_401_rtl_609_a1 = slaveregister_inst_aMux_295_rtl_401_rtl_609_a0 & (rtl_a135 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_295_rtl_401_rtl_609_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & rtl_a134

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => rtl_a135,
	datac => rtl_a134,
	datad => slaveregister_inst_aMux_295_rtl_401_rtl_609_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_295_rtl_401_rtl_609_a1);

slaveregister_inst_areg_rdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a31_a_areg0 = DFFE(slaveregister_inst_ai_a435 & (slaveregister_inst_ai_a850 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_295_rtl_401_rtl_609_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a850,
	datac => slaveregister_inst_ai_a435,
	datad => slaveregister_inst_aMux_295_rtl_401_rtl_609_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a31_a_areg0);

ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5 = ahb_slave_inst_amasterhresp_a0_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a) # !ahb_slave_inst_ai_a1044

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF2F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_amasterhresp_a0_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_ai_a1044,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5);

ahb_slave_inst_amasterhresp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhresp_a0_a_areg0 = DFFE(ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_areduce_nor_4 & !ahb_slave_inst_aslave_state_a8 & ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_4,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_aSelect_548_rtl_71_rtl_286_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhresp_a0_a_areg0);

stripe_inst_alpm_instance_alcell_hresp0_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp0 = !ahb_slave_inst_amasterhresp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp0);

stripe_inst_alpm_instance_alcell_hresp1_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp1 = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp1);

COM_DB_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a7_a_a739,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(13));

COM_DB_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(12));

COM_DB_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(7));

COM_DB_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(9));

COM_DB_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(8));

COM_DB_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(11));

COM_DB_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a6_a_a751,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(10));

COM_DB_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_adac_d_a0_a_a904,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(6));

HDV_TxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_den_a7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_TxENA);

HDV_IN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst8_ars4_in_a10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_IN);

OutputEnable_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_0);

CounterClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_0);

ShiftClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_0);

RampSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_0);

ChannelSelect_0_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(1));

ChannelSelect_0_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(0));

ReadWrite_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_0);

AnalogReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_0);

DigitalReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_0);

DigitalSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_0);

OutputEnable_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_1);

CounterClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_1);

ShiftClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_1);

RampSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_1);

ChannelSelect_1_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(1));

ChannelSelect_1_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(0));

ReadWrite_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_1);

AnalogReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_1);

DigitalReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_1);

DigitalSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_1);

MultiSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aMultiSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_MultiSPE_nl);

OneSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aOneSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OneSPE_nl);

FE_TEST_PULSE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_testpulse_aFE_TEST_PULSE_areg0,
	oe => NOT_inst_fe_testpulse_ai_a5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_TEST_PULSE);

FE_PULSER_P_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(3));

FE_PULSER_P_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(2));

FE_PULSER_P_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(0));

FE_PULSER_N_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(0));

FE_PULSER_N_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(1));

FE_PULSER_N_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(2));

FE_PULSER_N_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(3));

FE_PULSER_P_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a46,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(1));

R2BUS_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(6));

R2BUS_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(5));

R2BUS_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(4));

R2BUS_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(3));

R2BUS_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(2));

R2BUS_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(1));

R2BUS_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(0));

SingleLED_TRIGGER_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_single_led_aSingleLED_TRIGGER_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SingleLED_TRIGGER);

COINCIDENCE_OUT_DOWN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0,
	oe => inst_coinc_ai_a193,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_DOWN);

COINC_DOWN_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_ALATCH);

COINC_DOWN_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_BLATCH);

COINCIDENCE_OUT_UP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_UP_areg0,
	oe => inst_coinc_ai_a194,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_UP);

COINC_UP_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_ALATCH);

COINC_UP_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_BLATCH);

FL_Trigger_bar_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger_bar);

FL_Trigger_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger);

FL_PRE_TRIG_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_PRE_TRIG);

FL_TMS_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a28_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TMS);

FL_TCK_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a29_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TCK);

FL_TDI_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a30_a,
	oe => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FL_TDI);

PDL_FPGA_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_CTRL_asys_res_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(6));

PGM_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => n2860_rtl_341_awysi_counter_asload_path_a47_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(10));

PGM_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_342_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(9));

PGM_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_342_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(8));

PGM_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(7));

PGM_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(6));

PGM_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(5));

PGM_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_ctrl_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(3));

PGM_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(2));

PGM_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(1));

PGM_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(0));

CLKLK_OUT2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_pll2x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CLKLK_OUT2p);

stripe_inst_alpm_instance_acore_auartdtrn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTDTRN);

stripe_inst_alpm_instance_acore_auartrtsn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTRTSN);

stripe_inst_alpm_instance_acore_auarttxd_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTTXD);

stripe_inst_alpm_instance_acore_aebibe_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(0));

stripe_inst_alpm_instance_acore_aebibe_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(0));

stripe_inst_alpm_instance_acore_aebicsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(2));

stripe_inst_alpm_instance_acore_aebicsn_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(0));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(1));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(2));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(4));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(5));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(6));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(7));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(8));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(9));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(10));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(11));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(12));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(13));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(14));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(15));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(16));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(17));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(18));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(19));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(20));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(21));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(22));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(23));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(24));

stripe_inst_alpm_instance_acore_aebiclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICLK);

stripe_inst_alpm_instance_acore_aebioen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIOEN);

stripe_inst_alpm_instance_acore_aebiwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIWEN);

stripe_inst_alpm_instance_acore_asdramaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(0));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(1));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(2));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(3));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(4));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(5));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(6));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(7));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(8));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(9));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(10));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(11));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(12));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(13));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(14));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(0));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(0));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(2));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(3));

stripe_inst_alpm_instance_acore_asdramrasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMRASN);

stripe_inst_alpm_instance_acore_asdramcasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCASN);

stripe_inst_alpm_instance_acore_asdramwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMWEN);

stripe_inst_alpm_instance_acore_asdramclke_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKE);

stripe_inst_alpm_instance_acore_asdramclkn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKN);

stripe_inst_alpm_instance_acore_asdramclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLK);

CLK1p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK1p);

CLK2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK2p);

CLK3p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK3p);

COM_AD_OTR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_OTR);

HDV_Rx_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_HDV_Rx);

COM_TX_SLEEP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_TX_SLEEP);

HDV_RxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_RxENA);

FLASH_AD_STBY_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FLASH_AD_STBY);

ATWD0VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD0VDD_SUP);

ATWD1VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD1VDD_SUP);

PDL_FPGA_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(7));

PDL_FPGA_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(5));

PDL_FPGA_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(4));

PDL_FPGA_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(3));

PDL_FPGA_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(2));

PDL_FPGA_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(1));

PDL_FPGA_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(0));

PGM_a15_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(15));

PGM_a14_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(14));

PGM_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(13));

PGM_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(12));

PGM_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_PGM(11));

PGM_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(4));
END structure;


