{author: Julian Hammer, comment: 'On Skylake, L2 and L3 caches can not be measured
    and modeled correctly due to missing documentation.', commithash: 68d7df5178089d0828ce311f1198889a32be2e7a,
  review: red}
