# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do MyDE0_Nano_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14 {D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MySonar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:57 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14" D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MySonar.sv 
# -- Compiling module MySonar
# 
# Top level modules:
# 	MySonar
# End time: 14:10:57 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14 {D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:57 on Feb 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14" D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv 
# -- Compiling module MyDE0_Nano
# ** Error: D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv(115): (vlog-2730) Undefined variable: 'countLeftEnc'.
# ** Error: D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv(116): (vlog-2730) Undefined variable: 'countRightEnc'.
# ** Error: D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv(117): (vlog-2730) Undefined variable: 'countLeftOdo'.
# ** Error: D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv(118): (vlog-2730) Undefined variable: 'countRightOdo'.
# ** Error: D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv(119): (vlog-2730) Undefined variable: 'distance'.
# End time: 14:10:57 on Feb 25,2022, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./MyDE0_Nano_run_msim_rtl_verilog.do line 9
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14 {D:/UCL/Q7-Q8_LELME2002/Carbot14/Quartus_carbot14/MyDE0_Nano.sv}"
vsim work.MySonar
# vsim work.MySonar 
# Start time: 14:12:30 on Feb 25,2022
# Loading sv_std.std
# Loading work.MySonar
# End time: 14:13:49 on Feb 25,2022, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
