// Seed: 3196288087
module module_0 (
    output wire id_0,
    input tri1 id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri id_12
);
  assign id_0 = 1 || id_10;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd93,
    parameter id_7 = 32'd37
) (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input wire _id_3,
    input wire id_4,
    inout tri0 id_5,
    input tri0 id_6,
    input tri _id_7,
    input supply1 id_8,
    inout uwire id_9[id_7 : id_3],
    input tri0 id_10,
    input tri0 id_11,
    input wor id_12,
    input supply0 id_13,
    input tri1 id_14
);
  logic id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_4,
      id_9,
      id_5,
      id_13,
      id_2,
      id_14,
      id_10,
      id_9,
      id_2
  );
endmodule
