<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='162' type='llvm::SDValue llvm::SITargetLowering::performExtractVectorEltCombine(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4488' u='c' c='_ZNK4llvm16SITargetLowering23lowerEXTRACT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8616' ll='8734' type='llvm::SDValue llvm::SITargetLowering::performExtractVectorEltCombine(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9422' u='c' c='_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
