{"vcs1":{"timestamp_begin":1681506534.482592718, "rt":0.94, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681506535.462631217, "rt":1.23, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681506536.719469561, "rt":1.08, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681506534.191693678}
{"VCS_COMP_START_TIME": 1681506534.191693678}
{"VCS_COMP_END_TIME": 1681506538.746980385}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 222608}}
