module ex3(input clk, 
  input rst_b, 
  input a,b,c, 
  output m,n,p);
  
  localparam s0=0, s1=1, s2=2, s3=3, s4=4, s5=5;
  reg [5:0] st;
  wire [5:0] st_next;
  
  assign st_next[s0]=(st[s0]&~a);
  assign st_next[s1]=st[s0]&(a|c);
  assign st_next[s2]=(st[s0]&(a|b))|(st[s1]&~b);
  