// Seed: 2300537712
module module_0 (
    output wand id_0,
    input  wor  id_1
);
  parameter id_3 = -1;
  wire id_4, id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_7 = 32'd11
) (
    output tri0 _id_0,
    output uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    input wor id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 _id_7
    , id_10,
    output logic id_8
    , id_11
);
  parameter id_12 = 1 != 1;
  module_0 modCall_1 (
      id_1,
      id_4
  );
  assign modCall_1.id_0 = 0;
  logic id_13;
  for (id_14 = (-1); id_6; id_8 = 1) begin : LABEL_0
    logic [id_7 : (  id_0  )] id_15 = ~id_11;
  end
endmodule
