vendor_name = ModelSim
source_file = 1, C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/flipflop.vhd
source_file = 1, C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/Waveform.vwf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/user/OneDrive/Documents/educacao/Insper/insper_6_semester_2018/descomp/semana2/aula_3/db/flipflop.cbx.xml
design_name = flipflop
instance = comp, \q~output , q~output, flipflop, 1
instance = comp, \clk~input , clk~input, flipflop, 1
instance = comp, \d~input , d~input, flipflop, 1
instance = comp, \q~reg0feeder , q~reg0feeder, flipflop, 1
instance = comp, \q~reg0 , q~reg0, flipflop, 1
