;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -40
	MOV 306, 390
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	JMZ -7, @-20
	SUB @127, 106
	SUB @121, 103
	SUB 300, 90
	SUB #0, -40
	SUB 306, 390
	SUB 306, 390
	SUB @127, 113
	DJN -1, @-20
	SUB @127, 113
	SUB -207, <-126
	SLT 121, 0
	SUB @121, 103
	SUB @127, 113
	SUB @127, 113
	DJN @-7, @-20
	SUB 300, 90
	DJN @-7, @-20
	SPL 0, <-22
	SPL 0, <-22
	DJN -1, @-20
	SUB 300, 90
	SUB #21, 6
	SUB @0, @2
	SUB @127, 106
	SUB @121, 103
	DJN -1, @-20
	SLT -1, <-20
	ADD 270, 60
	ADD 270, 60
	MOV @-127, 100
	ADD @130, 9
	SLT -1, <-20
	SUB @121, 133
	SUB @121, 133
	SLT -1, <-20
	CMP -207, <-126
	SUB @127, 106
	SUB @21, 6
	CMP -207, <-126
	CMP -207, <-126
	MOV -1, <-20
