<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../compute_row_operations.cpp:15:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 30 has been inferred" BundleName="gmem0" VarName="L" LoopLoc="../compute_row_operations.cpp:15:22" LoopName="VITIS_LOOP_15_1" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="30" Direction="read" AccessID="L1seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="../compute_row_operations.cpp:18:29" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../compute_row_operations.cpp:23:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 30 has been inferred" BundleName="gmem1" VarName="non_zero" LoopLoc="../compute_row_operations.cpp:23:22" LoopName="VITIS_LOOP_23_3" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="30" Direction="read" AccessID="non_zero2seq" OrigID="for.inc32.load.6" OrigAccess-DebugLoc="../compute_row_operations.cpp:27:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../compute_row_operations.cpp:31:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem2" VarName="syndrome" LoopLoc="../compute_row_operations.cpp:31:22" LoopName="VITIS_LOOP_31_5" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="3" Direction="read" AccessID="syndrome3seq" OrigID="for.inc47.load.6" OrigAccess-DebugLoc="../compute_row_operations.cpp:32:27" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../compute_row_operations.cpp:87:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 30 has been inferred" BundleName="gmem0" VarName="L" LoopLoc="../compute_row_operations.cpp:87:22" LoopName="VITIS_LOOP_87_9" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="30" Direction="write" AccessID="L1seq4" OrigID="for.inc156.store.7" OrigAccess-DebugLoc="../compute_row_operations.cpp:90:21" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../compute_row_operations.cpp:48:26" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../compute_row_operations.cpp:48:26" LoopName="VITIS_LOOP_48_7" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../compute_row_operations.cpp:69:26" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../compute_row_operations.cpp:69:26" LoopName="VITIS_LOOP_69_8" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="../compute_row_operations.cpp:37:22" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="../compute_row_operations.cpp:37:22" LoopName="VITIS_LOOP_37_6" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="../compute_row_operations.cpp:89:27" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 30 x 32bit words has been widened by 2: 15 x 64bit words" BundleName="gmem0" VarName="L" LoopLoc="../compute_row_operations.cpp:89:27" LoopName="VITIS_LOOP_89_10" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="15" Direction="write" AccessID="wseq" OrigID="L1seq4" OrigAccess-DebugLoc="../compute_row_operations.cpp:87:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="../compute_row_operations.cpp:31:22" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="gmem2" VarName="syndrome" LoopLoc="../compute_row_operations.cpp:31:22" LoopName="VITIS_LOOP_31_5" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" OrigID="syndrome3seq" OrigAccess-DebugLoc="../compute_row_operations.cpp:31:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="../compute_row_operations.cpp:25:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 30 x 8bit words has been widened by 2: 15 x 16bit words" BundleName="gmem1" VarName="non_zero" LoopLoc="../compute_row_operations.cpp:25:26" LoopName="VITIS_LOOP_25_4" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="15" Direction="read" AccessID="wseq5" OrigID="non_zero2seq" OrigAccess-DebugLoc="../compute_row_operations.cpp:23:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="../compute_row_operations.cpp:17:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 30 x 32bit words has been widened by 2: 15 x 64bit words" BundleName="gmem0" VarName="L" LoopLoc="../compute_row_operations.cpp:17:26" LoopName="VITIS_LOOP_17_2" ParentFunc="compute_row_operations(float (*) [10], ap_uint&lt;1&gt; const (*) [10], ap_uint&lt;1&gt;*, int, int)" Length="15" Direction="read" AccessID="wseq7" OrigID="L1seq" OrigAccess-DebugLoc="../compute_row_operations.cpp:15:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../compute_row_operations.cpp:15:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="15" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../compute_row_operations.cpp:23:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 15 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" Length="15" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../compute_row_operations.cpp:31:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 8 in loop 'VITIS_LOOP_31_5' has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem2" LoopLoc="../compute_row_operations.cpp:31:22" LoopName="VITIS_LOOP_31_5" Length="3" Width="8" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../compute_row_operations.cpp:87:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 15 and bit width 64 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="15" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

