#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Mar 10 09:07:21 2025
# Process ID: 26160
# Current directory: C:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.runs/design_1_SOC_7SEG_AXI_Core1_0_0_synth_1
# Command line: vivado.exe -log design_1_SOC_7SEG_AXI_Core1_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SOC_7SEG_AXI_Core1_0_0.tcl
# Log file: C:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.runs/design_1_SOC_7SEG_AXI_Core1_0_0_synth_1/design_1_SOC_7SEG_AXI_Core1_0_0.vds
# Journal file: C:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.runs/design_1_SOC_7SEG_AXI_Core1_0_0_synth_1\vivado.jou
# Running On        :5CD322B22T
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics     
# CPU Frequency     :1996 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16442 MB
# Swap memory       :8589 MB
# Total Virtual     :25032 MB
# Available Virtual :5978 MB
#-----------------------------------------------------------
source design_1_SOC_7SEG_AXI_Core1_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 485.949 ; gain = 200.730
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DevWorks/ip_repo/SOC_7SEG_AXI_Core1_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_SOC_7SEG_AXI_Core1_0_0
Command: synth_design -top design_1_SOC_7SEG_AXI_Core1_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1377.496 ; gain = 447.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SOC_7SEG_AXI_Core1_0_0' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ip/design_1_SOC_7SEG_AXI_Core1_0_0/synth/design_1_SOC_7SEG_AXI_Core1_0_0.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SOC_7SEG_AXI_Core1' declared at 'c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1.vhd:5' bound to instance 'U0' of component 'SOC_7SEG_AXI_Core1' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ip/design_1_SOC_7SEG_AXI_Core1_0_0/synth/design_1_SOC_7SEG_AXI_Core1_0_0.vhd:150]
INFO: [Synth 8-638] synthesizing module 'SOC_7SEG_AXI_Core1' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1.vhd:50]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI' declared at 'c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI_inst' of component 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1.vhd:87]
INFO: [Synth 8-638] synthesizing module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-226] default block is never used [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-3491] module 'SevenSegment' declared at 'c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/src/SevenSegment.vhd:34' bound to instance 'Core1' of component 'SevenSegment' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd:322]
INFO: [Synth 8-638] synthesizing module 'SevenSegment' [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/src/SevenSegment.vhd:41]
INFO: [Synth 8-226] default block is never used [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/src/SevenSegment.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SevenSegment' (0#1) [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/src/SevenSegment.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI' (0#1) [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'SOC_7SEG_AXI_Core1' (0#1) [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ipshared/6e77/hdl/SOC_7SEG_AXI_Core1.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_SOC_7SEG_AXI_Core1_0_0' (0#1) [c:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.gen/sources_1/bd/design_1/ip/design_1_SOC_7SEG_AXI_Core1_0_0/synth/design_1_SOC_7SEG_AXI_Core1_0_0.vhd:83]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.109 ; gain = 563.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.109 ; gain = 563.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1494.109 ; gain = 563.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1494.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1588.566 ; gain = 1.059
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'SOC_7SEG_AXI_Core1_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_SOC_7SEG_AXI_Core1_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     1|
|4     |LUT4 |     7|
|5     |LUT5 |    26|
|6     |LUT6 |    32|
|7     |FDRE |   116|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1588.566 ; gain = 563.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1588.566 ; gain = 658.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1588.566 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4111deb3
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1588.566 ; gain = 1086.793
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1588.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.runs/design_1_SOC_7SEG_AXI_Core1_0_0_synth_1/design_1_SOC_7SEG_AXI_Core1_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_SOC_7SEG_AXI_Core1_0_0, cache-ID = f7dc296911cdb748
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1588.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/DevWorks/SOC_7SEG_AXI/SOC_7SEG_AXI.runs/design_1_SOC_7SEG_AXI_Core1_0_0_synth_1/design_1_SOC_7SEG_AXI_Core1_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_SOC_7SEG_AXI_Core1_0_0_utilization_synth.rpt -pb design_1_SOC_7SEG_AXI_Core1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 09:07:57 2025...
