INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Domain CJ 26/CLASSES/Activities/Y2/i2C protocol/Vivado_Code/Vivado_Code.srcs/sources_1/new/source_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
