INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Tiago' on host 'desktop-7huf9hb' (Windows NT_amd64 version 6.2) on Sun Mar 01 18:38:54 +0000 2020
INFO: [HLS 200-10] In directory 'C:/Users/Tiago/Dev/HLS-Projects'
Sourcing Tcl script 'C:/Users/Tiago/Dev/HLS-Projects/vivado_hls_examples/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/Tiago/Dev/HLS-Projects/vivado_hls_examples'.
INFO: [HLS 200-10] Adding design file 'vivado_hls_examples/euclidean_dist.c' to the project
INFO: [HLS 200-10] Adding design file 'vivado_hls_examples/reports.csv' to the project
INFO: [HLS 200-10] Adding design file 'vivado_hls_examples/rsqrt.h' to the project
INFO: [HLS 200-10] Adding design file 'vivado_hls_examples/trig.c' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/Tiago/Dev/HLS-Projects/vivado_hls_examples/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'reports.csv'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/trig.c' ... 
INFO: [HLS 200-10] Analyzing design file 'vivado_hls_examples/euclidean_dist.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.383 ; gain = 111.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 178.383 ; gain = 111.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 306.355 ; gain = 239.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 352.227 ; gain = 285.676
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 475.082 ; gain = 408.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 503.141 ; gain = 436.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'euclidean_dist' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.785 seconds; current allocated memory: 424.126 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 424.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'euclidean_dist' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'euclidean_dist/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'euclidean_dist' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'euclidean_dist_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fmul_32ns_32ns_32_4_max_dsp_1' to 'euclidean_dist_fmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'euclidean_dist_fsqrt_32ns_32ns_32_12_1' to 'euclidean_dist_fsdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'euclidean_dist_fsdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'euclidean_dist'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 424.861 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 513.301 ; gain = 446.750
INFO: [VHDL 208-304] Generating VHDL RTL for euclidean_dist.
INFO: [VLOG 209-307] Generating Verilog RTL for euclidean_dist.
INFO: [HLS 200-112] Total elapsed time: 34.204 seconds; peak allocated memory: 424.861 MB.
