

================================================================
== Vitis HLS Report for 'xFMaxSuppressionRad1_5_0_1080_1920_5_0_1_12_1_1920_s'
================================================================
* Date:           Thu Mar 25 14:57:16 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        cornerTracker
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.133 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2089092|  2089092| 13.928 ms | 13.928 ms |  2089092|  2089092|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Clear_first_Row  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        |- Row_Loop         |  2083320|  2083320|      1929|          -|          -|  1080|    no    |
        |- Clear_Row_Loop   |     1920|     1920|         1|          1|          1|  1920|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 9 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_harris_mat_420, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %thresh_48, void @empty_14, i32, i32, void @empty_18, i32, i32, void @empty_18, void @empty_18, void @empty_18, i32, i32, i32, i32, void @empty_18, void @empty_18"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_width"   --->   Operation 15 'read' 'img_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %img_height"   --->   Operation 16 'read' 'img_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf_0_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 17 'alloca' 'buf_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf_1_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 18 'alloca' 'buf_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf_2_V = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 19 'alloca' 'buf_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln160 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i64, i64, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160]   --->   Operation 20 'specmemcore' 'specmemcore_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i_i325 = zext i11 %img_width_read"   --->   Operation 21 'zext' 'conv3_i_i325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%br_ln167 = br void %bb402" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 22 'br' 'br_ln167' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%read_index = phi i11, void %arrayctor.loop, i11 %add_ln695, void %bb402.split"   --->   Operation 23 'phi' 'read_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.94ns)   --->   "%icmp_ln167 = icmp_eq  i11 %read_index, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 24 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%add_ln695 = add i11 %read_index, i11"   --->   Operation 25 'add' 'add_ln695' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %bb402.split, void %._crit_edge307.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:167]   --->   Operation 26 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i11 %read_index"   --->   Operation 27 'zext' 'zext_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_0_V_addr = getelementptr i32 %buf_0_V, i64, i64 %zext_ln538"   --->   Operation 28 'getelementptr' 'buf_0_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_0_V_addr"   --->   Operation 29 'store' 'store_ln324' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln538 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18"   --->   Operation 30 'specpipeline' 'specpipeline_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln538 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17"   --->   Operation 32 'specloopname' 'specloopname_ln538' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.83ns)   --->   "%tmp_V = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %thresh_48" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'tmp_V' <Predicate = (!icmp_ln167)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_1_V_addr = getelementptr i32 %buf_1_V, i64, i64 %zext_ln538"   --->   Operation 34 'getelementptr' 'buf_1_V_addr' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln324 = store i32 %tmp_V, i11 %buf_1_V_addr"   --->   Operation 35 'store' 'store_ln324' <Predicate = (!icmp_ln167)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb402"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln167)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.67>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shift_0 = alloca i32"   --->   Operation 37 'alloca' 'shift_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%write_index_2 = alloca i32"   --->   Operation 38 'alloca' 'write_index_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%Array_V_0_1 = alloca i32"   --->   Operation 39 'alloca' 'Array_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i11 %img_height_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 40 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln178 = store i32, i32 %write_index_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 41 'store' 'store_ln178' <Predicate = true> <Delay = 0.67>
ST_4 : Operation 42 [1/1] (0.65ns)   --->   "%store_ln178 = store i16, i16 %shift_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 42 'store' 'store_ln178' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 43 [1/1] (0.65ns)   --->   "%br_ln178 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 43 'br' 'br_ln178' <Predicate = true> <Delay = 0.65>

State 5 <SV = 3> <Delay = 2.78>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%l20_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l20_buf_V_2, void %bb401._crit_edge"   --->   Operation 44 'phi' 'l20_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%l10_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l10_buf_V_2, void %bb401._crit_edge"   --->   Operation 45 'phi' 'l10_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%l00_buf_V_2_0 = phi i32, void %._crit_edge307.loopexit, i32 %l00_buf_V_2, void %bb401._crit_edge"   --->   Operation 46 'phi' 'l00_buf_V_2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%P0_V_0 = phi i8, void %._crit_edge307.loopexit, i8 %P0_V_1, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 47 'phi' 'P0_V_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%read_index_0 = phi i32 %conv3_i_i325, void %._crit_edge307.loopexit, i32 %read_index_1, void %bb401._crit_edge"   --->   Operation 48 'phi' 'read_index_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%empty = phi i13, void %._crit_edge307.loopexit, i13 %add_ln695_6, void %bb401._crit_edge"   --->   Operation 49 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%row_ind_V = phi i13, void %._crit_edge307.loopexit, i13 %select_ln229, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229]   --->   Operation 50 'phi' 'row_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tp_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_5, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 51 'phi' 'tp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%mid_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_3, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 52 'phi' 'mid_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bottom_V = phi i2, void %._crit_edge307.loopexit, i2 %select_ln183_1, void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 53 'phi' 'bottom_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln882 = trunc i13 %row_ind_V"   --->   Operation 54 'trunc' 'trunc_ln882' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.00ns)   --->   "%icmp_ln882 = icmp_ult  i13 %empty, i13 %zext_ln178"   --->   Operation 55 'icmp' 'icmp_ln882' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln882, void %._crit_edge221.loopexit_ifconv, void %.split_ifconv" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178]   --->   Operation 56 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shift_0_load_1 = load i16 %shift_0, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 57 'load' 'shift_0_load_1' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%write_index_2_load = load i32 %write_index_2, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 58 'load' 'write_index_2_load' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%Array_V_0_1_load = load i8 %Array_V_0_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 59 'load' 'Array_V_0_1_load' <Predicate = (icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.00ns)   --->   "%icmp_ln874 = icmp_eq  i13 %row_ind_V, i13"   --->   Operation 60 'icmp' 'icmp_ln874' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_1)   --->   "%select_ln191 = select i1 %icmp_ln874, i2, i2 %bottom_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 61 'select' 'select_ln191' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln191_1 = select i1 %icmp_ln874, i2, i2 %mid_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 62 'select' 'select_ln191_1' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_5)   --->   "%select_ln191_2 = select i1 %icmp_ln874, i2, i2 %tp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:191]   --->   Operation 63 'select' 'select_ln191_2' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.00ns)   --->   "%icmp_ln183 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 64 'icmp' 'icmp_ln183' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.00ns)   --->   "%icmp_ln183_1 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 65 'icmp' 'icmp_ln183_1' <Predicate = (icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_1)   --->   "%select_ln183 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 66 'select' 'select_ln183' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.28ns)   --->   "%or_ln183 = or i1 %icmp_ln183_1, i1 %icmp_ln183" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 67 'or' 'or_ln183' <Predicate = (icmp_ln882)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_1 = select i1 %or_ln183, i2 %select_ln183, i2 %select_ln191" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 68 'select' 'select_ln183_1' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_3)   --->   "%select_ln183_2 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 69 'select' 'select_ln183_2' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_3 = select i1 %or_ln183, i2 %select_ln183_2, i2 %select_ln191_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 70 'select' 'select_ln183_3' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln183_5)   --->   "%select_ln183_4 = select i1 %icmp_ln183_1, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 71 'select' 'select_ln183_4' <Predicate = (icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln183_5 = select i1 %or_ln183, i2 %select_ln183_4, i2 %select_ln191_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183]   --->   Operation 72 'select' 'select_ln183_5' <Predicate = (icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (1.31ns)   --->   "%call_ret = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load, i8, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load_1, i2 %select_ln183_5, i2 %select_ln183_3, i2 %select_ln183_1, i1, i32 %read_index_0, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 73 'call' 'call_ret' <Predicate = (icmp_ln882)> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [1/1] (1.00ns)   --->   "%icmp_ln237 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 74 'icmp' 'icmp_ln237' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.00ns)   --->   "%icmp_ln237_1 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 75 'icmp' 'icmp_ln237_1' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (1.00ns)   --->   "%icmp_ln237_2 = icmp_eq  i13 %row_ind_V, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 76 'icmp' 'icmp_ln237_2' <Predicate = (!icmp_ln882)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_1)   --->   "%zext_ln237 = zext i1 %icmp_ln237_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 77 'zext' 'zext_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.28ns)   --->   "%or_ln237 = or i1 %icmp_ln237_2, i1 %icmp_ln237_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 78 'or' 'or_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_1)   --->   "%select_ln237 = select i1 %icmp_ln237, i2, i2 %mid_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 79 'select' 'select_ln237' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_1 = select i1 %or_ln237, i2 %zext_ln237, i2 %select_ln237" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 80 'select' 'select_ln237_1' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_4)   --->   "%select_ln237_2 = select i1 %icmp_ln237_2, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 81 'select' 'select_ln237_2' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_4)   --->   "%select_ln237_3 = select i1 %icmp_ln237, i2, i2 %tp_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 82 'select' 'select_ln237_3' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_4 = select i1 %or_ln237, i2 %select_ln237_2, i2 %select_ln237_3" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 83 'select' 'select_ln237_4' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_7)   --->   "%select_ln237_5 = select i1 %icmp_ln237, i2, i2 %bottom_V" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 84 'select' 'select_ln237_5' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln237_7)   --->   "%select_ln237_6 = select i1 %icmp_ln237_2, i2, i2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 85 'select' 'select_ln237_6' <Predicate = (!icmp_ln882)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.17ns) (out node of the LUT)   --->   "%select_ln237_7 = select i1 %or_ln237, i2 %select_ln237_6, i2 %select_ln237_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:237]   --->   Operation 86 'select' 'select_ln237_7' <Predicate = (!icmp_ln882)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.65ns)   --->   "%br_ln256 = br void %bb399" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 87 'br' 'br_ln256' <Predicate = (!icmp_ln882)> <Delay = 0.65>

State 6 <SV = 4> <Delay = 3.27>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1620 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln1620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln1620 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1"   --->   Operation 89 'specloopname' 'specloopname_ln1620' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/2] (0.00ns)   --->   "%call_ret = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load, i8, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load_1, i2 %select_ln183_5, i2 %select_ln183_3, i2 %select_ln183_1, i1, i32 %read_index_0, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%P0_V = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 91 'extractvalue' 'P0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%shift_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 92 'extractvalue' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%read_index_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 93 'extractvalue' 'read_index_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%write_index = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 94 'extractvalue' 'write_index' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%l00_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 95 'extractvalue' 'l00_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%l10_buf_V_0 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 96 'extractvalue' 'l10_buf_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%l10_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 97 'extractvalue' 'l10_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%l20_buf_V_1 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 98 'extractvalue' 'l20_buf_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%l00_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 99 'extractvalue' 'l00_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%l10_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 100 'extractvalue' 'l10_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%l20_buf_V_2 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 101 'extractvalue' 'l20_buf_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%Array_V_0 = extractvalue i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201]   --->   Operation 102 'extractvalue' 'Array_V_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.00ns)   --->   "%icmp_ln205 = icmp_eq  i13 %empty, i13" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 103 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit315314, void %.split_ifconv.bb401._crit_edge_crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 104 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.93ns)   --->   "%Max_2 = call i1 @xFFindMaxRad1<ap_int<32> >, i32 %l00_buf_V_1, i32 %l10_buf_V_0, i32 %l10_buf_V_1, i32, i32 %l20_buf_V_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:214]   --->   Operation 105 'call' 'Max_2' <Predicate = (!icmp_ln205)> <Delay = 1.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [1/1] (0.17ns)   --->   "%select_ln304 = select i1 %Max_2, i8, i8"   --->   Operation 106 'select' 'select_ln304' <Predicate = (!icmp_ln205)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %shift_1, i3"   --->   Operation 107 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%select_ln550 = select i1 %Max_2, i32, i32"   --->   Operation 108 'select' 'select_ln550' <Predicate = (!icmp_ln205)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i19 %shl_ln"   --->   Operation 109 'zext' 'zext_ln550' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %select_ln550, i32 %zext_ln550"   --->   Operation 110 'shl' 'shl_ln785' <Predicate = (!icmp_ln205)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%trunc_ln785 = trunc i32 %shl_ln785"   --->   Operation 111 'trunc' 'trunc_ln785' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353 = or i8 %trunc_ln785, i8 %P0_V"   --->   Operation 112 'or' 'or_ln1353' <Predicate = (!icmp_ln205)> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.01ns)   --->   "%write_index_3 = add i32, i32 %write_index" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:224]   --->   Operation 113 'add' 'write_index_3' <Predicate = (!icmp_ln205)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.65ns)   --->   "%store_ln227 = store i8 %select_ln304, i8 %Array_V_0_1, i8 %Array_V_0_1_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 114 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 115 [1/1] (0.67ns)   --->   "%store_ln227 = store i32 %write_index_3, i32 %write_index_2, void %store_ln178, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 115 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.67>
ST_6 : Operation 116 [1/1] (0.65ns)   --->   "%store_ln205 = store i8 %Array_V_0, i8 %Array_V_0_1, i8 %Array_V_0_1_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 116 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 117 [1/1] (0.67ns)   --->   "%store_ln205 = store i32 %write_index, i32 %write_index_2, void %store_ln178, i32 %write_index_2_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 117 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.67>
ST_6 : Operation 118 [1/1] (0.65ns)   --->   "%store_ln205 = store i16 %shift_1, i16 %shift_0, void %store_ln178, i16 %shift_0_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 118 'store' 'store_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>
ST_6 : Operation 119 [1/1] (0.65ns)   --->   "%br_ln205 = br void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:205]   --->   Operation 119 'br' 'br_ln205' <Predicate = (icmp_ln205)> <Delay = 0.65>

State 7 <SV = 5> <Delay = 2.13>
ST_7 : Operation 120 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353, i320 %call_ret" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 120 'write' 'write_ln167' <Predicate = (!icmp_ln205)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_7 : Operation 121 [1/1] (0.65ns)   --->   "%store_ln227 = store i16, i16 %shift_0, void %store_ln178, i16 %shift_0_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 121 'store' 'store_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_7 : Operation 122 [1/1] (0.65ns)   --->   "%br_ln227 = br void %bb401._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:227]   --->   Operation 122 'br' 'br_ln227' <Predicate = (!icmp_ln205)> <Delay = 0.65>
ST_7 : Operation 123 [1/1] (0.82ns)   --->   "%add_ln695_5 = add i13 %row_ind_V, i13"   --->   Operation 123 'add' 'add_ln695_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (1.00ns)   --->   "%icmp_ln874_3 = icmp_eq  i13 %add_ln695_5, i13"   --->   Operation 124 'icmp' 'icmp_ln874_3' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.30ns)   --->   "%select_ln229 = select i1 %icmp_ln874_3, i13, i13 %add_ln695_5" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229]   --->   Operation 125 'select' 'select_ln229' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.82ns)   --->   "%add_ln695_6 = add i13 %empty, i13"   --->   Operation 126 'add' 'add_ln695_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%P0_V_1 = phi i8 %P0_V, void %.split_ifconv.bb401._crit_edge_crit_edge, i8, void %_ZN2xf2cv12xfPackPixelsILi1ELi1ELi0EEEvPN9PixelTypeIXT1_EE4nameERN10StreamTypeIXT0_EE4nameEtsRt.exit315314"   --->   Operation 127 'phi' 'P0_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.51>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_63 = phi i11, void %._crit_edge221.loopexit_ifconv, i11 %add_ln695_7, void %bb399.split86"   --->   Operation 129 'phi' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.94ns)   --->   "%icmp_ln256 = icmp_eq  i11 %empty_63, i11 %img_width_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 130 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.79ns)   --->   "%add_ln695_7 = add i11 %empty_63, i11"   --->   Operation 131 'add' 'add_ln695_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %bb399.split, void %._crit_edge.loopexit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:256]   --->   Operation 132 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln538 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_18"   --->   Operation 133 'specpipeline' 'specpipeline_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%speclooptripcount_ln538 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 134 'speclooptripcount' 'speclooptripcount_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln538 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20"   --->   Operation 135 'specloopname' 'specloopname_ln538' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln538_2 = zext i11 %empty_63"   --->   Operation 136 'zext' 'zext_ln538_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%buf_0_V_addr_2 = getelementptr i32 %buf_0_V, i64, i64 %zext_ln538_2"   --->   Operation 137 'getelementptr' 'buf_0_V_addr_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%buf_1_V_addr_2 = getelementptr i32 %buf_1_V, i64, i64 %zext_ln538_2"   --->   Operation 138 'getelementptr' 'buf_1_V_addr_2' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%buf_2_V_addr = getelementptr i32 %buf_2_V, i64, i64 %zext_ln538_2"   --->   Operation 139 'getelementptr' 'buf_2_V_addr' <Predicate = (!icmp_ln256)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.58ns)   --->   "%switch_ln324 = switch i2 %select_ln237_7, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 140 'switch' 'switch_ln324' <Predicate = (!icmp_ln256)> <Delay = 0.58>
ST_9 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_1_V_addr_2"   --->   Operation 141 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 142 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 1)> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_0_V_addr_2"   --->   Operation 143 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 144 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 == 0)> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln324 = store i32, i11 %buf_2_V_addr"   --->   Operation 145 'store' 'store_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 != 0 & select_ln237_7 != 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 37 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln324 = br void %bb399.split86"   --->   Operation 146 'br' 'br_ln324' <Predicate = (!icmp_ln256 & select_ln237_7 != 0 & select_ln237_7 != 1)> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb399"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln256)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.31>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%shift_0_load = load i16 %shift_0, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 148 'load' 'shift_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%write_index_2_load_1 = load i32 %write_index_2, void %store_ln178" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 149 'load' 'write_index_2_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%Array_V_0_1_load_1 = load i8 %Array_V_0_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 150 'load' 'Array_V_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [2/2] (1.31ns)   --->   "%call_ret1 = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load_1, i8 %P0_V_0, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load, i2 %select_ln237_4, i2 %select_ln237_1, i2 %select_ln237_7, i1, i32 %read_index_0, i32 %write_index_2_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 151 'call' 'call_ret1' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 3.14>
ST_11 : Operation 152 [1/2] (0.00ns)   --->   "%call_ret1 = call i320 @ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>, i32 %thresh_48, i8 %out_harris_mat_420, i32 %buf_0_V, i32 %buf_1_V, i32 %buf_2_V, i32 %l00_buf_V_2_0, i32 %l10_buf_V_2_0, i32 %l20_buf_V_2_0, i8 %Array_V_0_1_load_1, i8 %P0_V_0, i11 %img_width_read, i2 %trunc_ln882, i16 %shift_0_load, i2 %select_ln237_4, i2 %select_ln237_1, i2 %select_ln237_7, i1, i32 %read_index_0, i32 %write_index_2_load_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 152 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%P0_V_2 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 153 'extractvalue' 'P0_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shift = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 154 'extractvalue' 'shift' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%l00_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 155 'extractvalue' 'l00_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%l10_buf_V_0_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 156 'extractvalue' 'l10_buf_V_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%l10_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 157 'extractvalue' 'l10_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%l20_buf_V_1_1 = extractvalue i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263]   --->   Operation 158 'extractvalue' 'l20_buf_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.93ns)   --->   "%Max = call i1 @xFFindMaxRad1<ap_int<32> >, i32 %l00_buf_V_1_1, i32 %l10_buf_V_0_1, i32 %l10_buf_V_1_1, i32, i32 %l20_buf_V_1_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:276]   --->   Operation 159 'call' 'Max' <Predicate = true> <Delay = 1.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shl_ln1349_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %shift, i3"   --->   Operation 160 'bitconcatenate' 'shl_ln1349_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%select_ln550_1 = select i1 %Max, i32, i32"   --->   Operation 161 'select' 'select_ln550_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%zext_ln550_1 = zext i19 %shl_ln1349_1"   --->   Operation 162 'zext' 'zext_ln550_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%shl_ln785_1 = shl i32 %select_ln550_1, i32 %zext_ln550_1"   --->   Operation 163 'shl' 'shl_ln785_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353_1)   --->   "%trunc_ln785_1 = trunc i32 %shl_ln785_1"   --->   Operation 164 'trunc' 'trunc_ln785_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (1.20ns) (out node of the LUT)   --->   "%or_ln1353_1 = or i8 %trunc_ln785_1, i8 %P0_V_2"   --->   Operation 165 'or' 'or_ln1353_1' <Predicate = true> <Delay = 1.20> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 1.83>
ST_12 : Operation 166 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %out_harris_mat_420, i8 %or_ln1353_1, i320 %call_ret1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 166 'write' 'write_ln167' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln285 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:285]   --->   Operation 167 'ret' 'ret_ln285' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('read_index') with incoming values : ('add_ln695') [16]  (0.656 ns)

 <State 2>: 2.52ns
The critical path consists of the following:
	'phi' operation ('read_index') with incoming values : ('add_ln695') [16]  (0 ns)
	'getelementptr' operation ('buf_0_V_addr') [25]  (0 ns)
	'store' operation ('store_ln324') of constant 0 on array 'buf[0].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160 [26]  (1.24 ns)
	blocking operation 1.28 ns on control path)

 <State 3>: 3.08ns
The critical path consists of the following:
	fifo read on port 'thresh_48' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [27]  (1.84 ns)
	'store' operation ('store_ln324') of variable 'tmp.V', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145 on array 'buf[1].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160 [29]  (1.24 ns)

 <State 4>: 0.675ns
The critical path consists of the following:
	'alloca' operation ('write_index') [33]  (0 ns)
	'store' operation ('store_ln178', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:178) of constant 0 on local variable 'write_index' [36]  (0.675 ns)

 <State 5>: 2.79ns
The critical path consists of the following:
	'phi' operation ('row_ind.V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229) with incoming values : ('select_ln229', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229) [46]  (0 ns)
	'icmp' operation ('icmp_ln183', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183) [63]  (1.01 ns)
	'or' operation ('or_ln183', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183) [66]  (0.287 ns)
	'select' operation ('select_ln183_1', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:183) [67]  (0.179 ns)
	'call' operation ('call_ret', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201) to 'ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>' [72]  (1.31 ns)

 <State 6>: 3.28ns
The critical path consists of the following:
	'call' operation ('call_ret', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:201) to 'ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>' [72]  (0 ns)
	'call' operation ('Max', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:214) to 'xFFindMaxRad1<ap_int<32> >' [88]  (1.93 ns)
	'select' operation ('select_ln550') [91]  (0 ns)
	'shl' operation ('shl_ln785') [93]  (0 ns)
	'or' operation ('or_ln1353') [95]  (1.21 ns)
	blocking operation 0.134 ns on control path)

 <State 7>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln695_5') [109]  (0.82 ns)
	'icmp' operation ('icmp_ln874_3') [110]  (1.01 ns)
	'select' operation ('select_ln229', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:229) [111]  (0.303 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.52ns
The critical path consists of the following:
	'phi' operation ('empty_63') with incoming values : ('add_ln695_7') [130]  (0 ns)
	'getelementptr' operation ('buf_1_V_addr_2') [140]  (0 ns)
	'store' operation ('store_ln324') of constant 0 on array 'buf[1].V', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:160 [144]  (1.24 ns)
	blocking operation 1.28 ns on control path)

 <State 10>: 1.31ns
The critical path consists of the following:
	'load' operation ('shift_0_load', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263) on local variable 'i_op' [155]  (0 ns)
	'call' operation ('call_ret1', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263) to 'ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>' [158]  (1.31 ns)

 <State 11>: 3.14ns
The critical path consists of the following:
	'call' operation ('call_ret1', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:263) to 'ProcessMax1<5, 0, 1080, 1920, 5, 0, 1, 12, 1, 1920>' [158]  (0 ns)
	'call' operation ('Max', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/features/xf_max_suppression.hpp:276) to 'xFFindMaxRad1<ap_int<32> >' [165]  (1.93 ns)
	'select' operation ('select_ln550_1') [167]  (0 ns)
	'shl' operation ('shl_ln785_1') [169]  (0 ns)
	'or' operation ('or_ln1353_1') [171]  (1.21 ns)

 <State 12>: 1.84ns
The critical path consists of the following:
	fifo write on port 'out_harris_mat_420' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [172]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
