0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3/1-3.sim/sim_1/behav/xsim/glbl.v,1695825112,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3/Lab1_111062109_Crossbar_4x4_4bit.v,1695825112,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3/Lab1_111062109_Crossbar_4x4_4bit_t.v,,Crossbar_2x2_4bit;Crossbar_4x4_4bit;Dmux_1x2_4bit;Mux_2x1_4bit,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3/Lab1_111062109_Crossbar_4x4_4bit_t.v,1695899961,verilog,,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3/Lab1_111062109_Crossbar_4x4_4bit.v,Crossbar_4x4_4bit_t,,,,,,,,
