// Seed: 1028861099
module module_0 ();
  logic [1 : 1 'h0] id_1;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output wor id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    output supply1 id_10
);
  wand id_12 = id_7 ? 1 : id_7;
  wor  id_13  =  1  ==  -1  >  -1  ,  id_14  =  -1 'b0 &&  id_3  ,  id_15  =  id_14  ,  id_16  =  1 'b0 ,  id_17  =  -1  ,  id_18  =  id_13  ~^  1  ;
  assign id_17 = -1'b0 & -1 ? -1 : id_1;
  module_0 modCall_1 ();
endmodule
