// Seed: 1597409445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  assign module_1.id_6 = 0;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    inout logic id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6,
    output wor id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri id_13
    , id_16,
    output tri id_14
);
  parameter id_17 = 1;
  wire id_18;
  always @(1 - 1 or posedge id_4 + id_1) if (-1 * id_17) id_0 <= 1;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17,
      id_18,
      id_18
  );
endmodule
