/**
 * boards/s2lbub/bsp/bsp.h
 *
 * Author: Cao Rongrong <rrcao@ambarella.com>
 *
 * Copyright (C) 2012-2016, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 */

#ifndef __BSP_H__
#define __BSP_H__

#define AMBOOT_BOARD_ID		AMBARELLA_BOARD_VERSION(S2L, AMBARELLA_BOARD_TYPE_IPCAM, 'A')

#if defined(CONFIG_BOOT_MEDIA_SPINOR)
#define AMBOOT_BST_SIZE		AMBOOT_BST_FIXED_SIZE
#define AMBOOT_PTB_SIZE		(AMBOOT_MIN_PART_SIZE * 10)
#define AMBOOT_BLD_SIZE 	(AMBOOT_MIN_PART_SIZE * 10)
#define AMBOOT_SPL_SIZE 	(4 * 1024 * 1024)
#define AMBOOT_PBA_SIZE 	0
#define AMBOOT_PRI_SIZE 	(20 * 1024 * 1024)
#define AMBOOT_SEC_SIZE		0
#define AMBOOT_BAK_SIZE		0
#define AMBOOT_RMD_SIZE		0
#define AMBOOT_ROM_SIZE		0
#define AMBOOT_DSP_SIZE		(4 * 1024 * 1024)
#define AMBOOT_LNX_SIZE		(20 * 1024 * 1024)
#define AMBOOT_SWP_SIZE		0
#define AMBOOT_ADD_SIZE		0
#define AMBOOT_ADC_SIZE		0
#elif defined(CONFIG_S2LMKIWI_FAST_BOOT)
#define AMBOOT_BST_SIZE		AMBOOT_BST_FIXED_SIZE
#define AMBOOT_PTB_SIZE		(AMBOOT_MIN_PART_SIZE * 7)
#define AMBOOT_BLD_SIZE 	(AMBOOT_MIN_PART_SIZE * 8)
#define AMBOOT_SPL_SIZE 	(4 * 1024 * 1024)
#define AMBOOT_PBA_SIZE 	0
#define AMBOOT_PRI_SIZE 	(16 * 1024 * 1024)
#define AMBOOT_SEC_SIZE		0
#define AMBOOT_BAK_SIZE		0
#define AMBOOT_RMD_SIZE		0
#define AMBOOT_ROM_SIZE		0
#define AMBOOT_DSP_SIZE		(4 * 1024 * 1024)
#define AMBOOT_LNX_SIZE		(16 * 1024 * 1024)
#define AMBOOT_SWP_SIZE		0
#define AMBOOT_ADD_SIZE		0
#if defined(BUILD_AMBARELLA_APP_FASTBOOT_SMART3A)
#define AMBOOT_ADC_SIZE		(224 * 1024)
#else
#define AMBOOT_ADC_SIZE		0
#endif
#define AMBOOT_ADC_START		(IDSP_RAM_START+DSP_BSB_SIZE/2)
#else
#define AMBOOT_BST_SIZE		AMBOOT_BST_FIXED_SIZE
#define AMBOOT_PTB_SIZE		(AMBOOT_MIN_PART_SIZE * 10)
#define AMBOOT_BLD_SIZE		(AMBOOT_MIN_PART_SIZE * 10)
#define AMBOOT_SPL_SIZE 	(4 * 1024 * 1024)
#define AMBOOT_PBA_SIZE 	0
#define AMBOOT_PRI_SIZE 	(16 * 1024 * 1024)
#define AMBOOT_SEC_SIZE		(16 * 1024 * 1024)
#define AMBOOT_BAK_SIZE		0
#define AMBOOT_RMD_SIZE		(64 * 1024 * 1024)
#define AMBOOT_ROM_SIZE		0
#define AMBOOT_DSP_SIZE		0
#if defined(AMBOOT_THAW_HIBERNATION)
#define AMBOOT_LNX_SIZE		(64 * 1024 * 1024)
#define AMBOOT_SWP_SIZE		(64 * 1024 * 1024)
#else
#define AMBOOT_LNX_SIZE		(128 * 1024 * 1024)
#define AMBOOT_SWP_SIZE		0
#endif //AMBOOT_THAW_HIBERNATION
#define AMBOOT_ADD_SIZE		0
#define AMBOOT_ADC_SIZE		0
#endif

#define DRAM_SIZE		0x10000000

#define	DEFAULT_GPIO0_AFSEL	0x00000000
#define	DEFAULT_GPIO0_DIR	0x00000000
#define	DEFAULT_GPIO0_MASK	0xFFFFFFFF
#define	DEFAULT_GPIO0_DATA	0x00000000
#define	DEFAULT_GPIO1_AFSEL	0x00003E00
#define	DEFAULT_GPIO1_DIR	0x00000000
#define	DEFAULT_GPIO1_MASK	0xFFFFFFFF
#define	DEFAULT_GPIO1_DATA	0x00000000
#define	DEFAULT_GPIO2_AFSEL	0x00000000
#define	DEFAULT_GPIO2_DIR	0x00000000
#define	DEFAULT_GPIO2_MASK	0xFFFFFFFF
#define	DEFAULT_GPIO2_DATA	0x00000000
#define	DEFAULT_GPIO3_AFSEL	0x00000000
#define	DEFAULT_GPIO3_DIR	0x00000000
#define	DEFAULT_GPIO3_MASK	0xFFFFFFFF
#define	DEFAULT_GPIO3_DATA	0x00000000

#define	DEFAULT_GPIO0_CTRL_ENA	0x60FFFFEB
#define	DEFAULT_GPIO0_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO1_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO1_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO2_CTRL_ENA	0x07FFE000
#define	DEFAULT_GPIO2_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO3_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO3_CTRL_DIR	0x00000000

#define	DEFAULT_IOMUX_REG0_0	0x98000014
#define	DEFAULT_IOMUX_REG0_1	0x00000000
#define	DEFAULT_IOMUX_REG0_2	0x06000000
#if defined(CONFIG_BOOT_MEDIA_SPINOR)
#define	DEFAULT_IOMUX_REG1_0	0x00BFFFFF
#define	DEFAULT_IOMUX_REG1_1	0xFFC00000
#define	DEFAULT_IOMUX_REG1_2	0x00000000
#define	DEFAULT_IOMUX_REG2_0	0xFE0000F3
#define	DEFAULT_IOMUX_REG2_1	0x01FFFFFF
#define	DEFAULT_IOMUX_REG2_2	0x00000000
#else
#define	DEFAULT_IOMUX_REG1_0	0x003FFF9D
#define	DEFAULT_IOMUX_REG1_1	0xFFC00000
#define	DEFAULT_IOMUX_REG1_2	0x00000000
#define	DEFAULT_IOMUX_REG2_0	0xF8000000
#define	DEFAULT_IOMUX_REG2_1	0x00001FFF
#define	DEFAULT_IOMUX_REG2_2	0x00000000
#endif
#define	DEFAULT_IOMUX_REG3_0	0x0003FFFF
#define	DEFAULT_IOMUX_REG3_1	0x00000000
#define	DEFAULT_IOMUX_REG3_2	0x00000000

#define	DEFAULT_GPIO_DS0_REG_0	0xFFFFFFFF
#define	DEFAULT_GPIO_DS1_REG_0	0xFFFFFFFF
#define	DEFAULT_GPIO_DS0_REG_1	0xFFFFFFFF
#define	DEFAULT_GPIO_DS1_REG_1	0xFFFFFFFF
#define	DEFAULT_GPIO_DS0_REG_2	0xFFFFFFFF
#define	DEFAULT_GPIO_DS1_REG_2	0xFFFFFFFF
#define	DEFAULT_GPIO_DS0_REG_3	0xFFFFFFFF
#define	DEFAULT_GPIO_DS1_REG_3	0xFFFFFFFF

#endif /* __BSP_H__ */

