** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=7e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=4e-6 W=55e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=70e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=513e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=168e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=4e-6 W=146e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=13e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=190e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=13e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=5e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=4e-6 W=8e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=214e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=3e-6 W=12e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=473e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=3e-6 W=12e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 93 dB
** Power consumption: 4.88401 mW
** Area: 4654 (mu_m)^2
** Transit frequency: 3.25501 MHz
** Transit frequency with error factor: 3.25284 MHz
** Slew rate: 3.06724 V/mu_s
** Phase margin: 67.0361Â°
** CMRR: 100 dB
** negPSRR: 106 dB
** posPSRR: 98 dB
** VoutMax: 4.54001 V
** VoutMin: 0.260001 V
** VcmMax: 4.96001 V
** VcmMin: 1.42001 V


** Expected Currents: 
** NormalTransistorNmos: 267.055 muA
** NormalTransistorNmos: 236.912 muA
** NormalTransistorPmos: -249.655 muA
** NormalTransistorPmos: -3.53899 muA
** NormalTransistorPmos: -3.53999 muA
** NormalTransistorPmos: -3.53899 muA
** NormalTransistorPmos: -3.53999 muA
** NormalTransistorNmos: 7.07501 muA
** NormalTransistorNmos: 7.07401 muA
** NormalTransistorNmos: 3.53801 muA
** NormalTransistorNmos: 3.53801 muA
** NormalTransistorNmos: 206.123 muA
** NormalTransistorPmos: -206.122 muA
** DiodeTransistorNmos: 249.656 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -267.054 muA
** DiodeTransistorPmos: -236.911 muA


** Expected Voltages: 
** ibias: 0.664001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.97401  V
** outVoltageBiasXXnXX1: 0.868001  V
** outVoltageBiasXXpXX0: 4.26501  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.98901  V
** innerStageBias: 0.259001  V
** innerTransistorStack1Load1: 4.47201  V
** innerTransistorStack2Load1: 4.47201  V
** sourceTransconductance: 1.94501  V


.END