circuit RF : @[:@2.0]
  module RF : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_ctrl_rEnable : UInt<1> @[:@6.4]
    input io_ctrl_wEnable : UInt<1> @[:@6.4]
    input io_ctrl_rAddr : UInt<3> @[:@6.4]
    input io_ctrl_wAddr : UInt<3> @[:@6.4]
    input io_dataIn : UInt<8> @[:@6.4]
    output io_dataOut : UInt<8> @[:@6.4]
  
    reg regs_0 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_0) @[RF.scala 9:21:@17.4]
    reg regs_1 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_1) @[RF.scala 9:21:@17.4]
    reg regs_2 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_2) @[RF.scala 9:21:@17.4]
    reg regs_3 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_3) @[RF.scala 9:21:@17.4]
    reg regs_4 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_4) @[RF.scala 9:21:@17.4]
    reg regs_5 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_5) @[RF.scala 9:21:@17.4]
    reg regs_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_6) @[RF.scala 9:21:@17.4]
    reg regs_7 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), regs_7) @[RF.scala 9:21:@17.4]
    node _regs_io_ctrl_wAddr = io_dataIn @[RF.scala 12:25:@19.6 RF.scala 12:25:@19.6]
    node _GEN_0 = mux(eq(UInt<1>("h0"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_0) @[RF.scala 12:25:@19.6]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_1) @[RF.scala 12:25:@19.6]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_2) @[RF.scala 12:25:@19.6]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_3) @[RF.scala 12:25:@19.6]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_4) @[RF.scala 12:25:@19.6]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_5) @[RF.scala 12:25:@19.6]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_6) @[RF.scala 12:25:@19.6]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_ctrl_wAddr), _regs_io_ctrl_wAddr, regs_7) @[RF.scala 12:25:@19.6]
    node _GEN_8 = mux(io_ctrl_wEnable, _GEN_0, regs_0) @[RF.scala 11:26:@18.4]
    node _GEN_9 = mux(io_ctrl_wEnable, _GEN_1, regs_1) @[RF.scala 11:26:@18.4]
    node _GEN_10 = mux(io_ctrl_wEnable, _GEN_2, regs_2) @[RF.scala 11:26:@18.4]
    node _GEN_11 = mux(io_ctrl_wEnable, _GEN_3, regs_3) @[RF.scala 11:26:@18.4]
    node _GEN_12 = mux(io_ctrl_wEnable, _GEN_4, regs_4) @[RF.scala 11:26:@18.4]
    node _GEN_13 = mux(io_ctrl_wEnable, _GEN_5, regs_5) @[RF.scala 11:26:@18.4]
    node _GEN_14 = mux(io_ctrl_wEnable, _GEN_6, regs_6) @[RF.scala 11:26:@18.4]
    node _GEN_15 = mux(io_ctrl_wEnable, _GEN_7, regs_7) @[RF.scala 11:26:@18.4]
    node _GEN_16 = validif(eq(UInt<1>("h0"), io_ctrl_rAddr), regs_0) @[RF.scala 16:16:@22.6]
    node _GEN_17 = mux(eq(UInt<1>("h1"), io_ctrl_rAddr), regs_1, _GEN_16) @[RF.scala 16:16:@22.6]
    node _GEN_18 = mux(eq(UInt<2>("h2"), io_ctrl_rAddr), regs_2, _GEN_17) @[RF.scala 16:16:@22.6]
    node _GEN_19 = mux(eq(UInt<2>("h3"), io_ctrl_rAddr), regs_3, _GEN_18) @[RF.scala 16:16:@22.6]
    node _GEN_20 = mux(eq(UInt<3>("h4"), io_ctrl_rAddr), regs_4, _GEN_19) @[RF.scala 16:16:@22.6]
    node _GEN_21 = mux(eq(UInt<3>("h5"), io_ctrl_rAddr), regs_5, _GEN_20) @[RF.scala 16:16:@22.6]
    node _GEN_22 = mux(eq(UInt<3>("h6"), io_ctrl_rAddr), regs_6, _GEN_21) @[RF.scala 16:16:@22.6]
    node _GEN_23 = mux(eq(UInt<3>("h7"), io_ctrl_rAddr), regs_7, _GEN_22) @[RF.scala 16:16:@22.6]
    node _regs_io_ctrl_rAddr = _GEN_23 @[RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6 RF.scala 16:16:@22.6]
    node _GEN_24 = mux(io_ctrl_rEnable, _regs_io_ctrl_rAddr, UInt<1>("h0")) @[RF.scala 15:26:@21.4]
    node _T_21_0 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@9.4]
    node _T_21_1 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@10.4]
    node _T_21_2 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@11.4]
    node _T_21_3 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@12.4]
    node _T_21_4 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@13.4]
    node _T_21_5 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@14.4]
    node _T_21_6 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@15.4]
    node _T_21_7 = UInt<8>("h0") @[RF.scala 9:25:@8.4 RF.scala 9:25:@16.4]
    io_dataOut <= _GEN_24 @[RF.scala 16:16:@22.6 RF.scala 18:16:@25.6]
    regs_0 <= mux(reset, _T_21_0, _GEN_8) @[RF.scala 12:25:@19.6]
    regs_1 <= mux(reset, _T_21_1, _GEN_9) @[RF.scala 12:25:@19.6]
    regs_2 <= mux(reset, _T_21_2, _GEN_10) @[RF.scala 12:25:@19.6]
    regs_3 <= mux(reset, _T_21_3, _GEN_11) @[RF.scala 12:25:@19.6]
    regs_4 <= mux(reset, _T_21_4, _GEN_12) @[RF.scala 12:25:@19.6]
    regs_5 <= mux(reset, _T_21_5, _GEN_13) @[RF.scala 12:25:@19.6]
    regs_6 <= mux(reset, _T_21_6, _GEN_14) @[RF.scala 12:25:@19.6]
    regs_7 <= mux(reset, _T_21_7, _GEN_15) @[RF.scala 12:25:@19.6]
