{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572819291960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572819291964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  3 16:14:51 2019 " "Processing started: Sun Nov  3 16:14:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572819291964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819291964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eight_bit_wallace_tree -c eight_bit_wallace_tree " "Command: quartus_map --read_settings_files=on --write_settings_files=off eight_bit_wallace_tree -c eight_bit_wallace_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819291964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572819292156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572819292156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_2 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_2" {  } { { "eight_bit_wallace_tree_reduc_layer_2.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572819303272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree_reduc_layer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree_reduc_layer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree_reduc_layer_1 " "Found entity 1: eight_bit_wallace_tree_reduc_layer_1" {  } { { "eight_bit_wallace_tree_reduc_layer_1.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572819303277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_full_adder " "Found entity 1: one_bit_full_adder" {  } { { "one_bit_full_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/one_bit_full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572819303283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_half_adder " "Found entity 1: one_bit_half_adder" {  } { { "one_bit_half_adder.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/one_bit_half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572819303288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_wallace_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_wallace_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_wallace_tree " "Found entity 1: eight_bit_wallace_tree" {  } { { "eight_bit_wallace_tree.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572819303294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w4_c eight_bit_wallace_tree_reduc_layer_2.v(19) " "Verilog HDL Implicit Net warning at eight_bit_wallace_tree_reduc_layer_2.v(19): created implicit net for \"w4_c\"" {  } { { "eight_bit_wallace_tree_reduc_layer_2.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572819303295 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w16385_p eight_bit_wallace_tree_reduc_layer_1.v(150) " "Verilog HDL Implicit Net warning at eight_bit_wallace_tree_reduc_layer_1.v(150): created implicit net for \"w16385_p\"" {  } { { "eight_bit_wallace_tree_reduc_layer_1.v" "" { Text "/home/tck290/engr-ece/CME433_lit_review/eight_bit_wallace_tree/eight_bit_wallace_tree_reduc_layer_1.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572819303295 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eight_bit_wallace_tree " "Elaborating entity \"eight_bit_wallace_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572819303332 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "eight_bit_wallace_tree " "Entity \"eight_bit_wallace_tree\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1572819303334 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1572819303382 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572819303479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov  3 16:15:03 2019 " "Processing ended: Sun Nov  3 16:15:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572819303479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572819303479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572819303479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819303479 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572819304117 ""}
