

================================================================
== Vitis HLS Report for 'gap_Pipeline_VITIS_LOOP_115_1'
================================================================
* Date:           Thu Dec 11 00:00:05 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.339 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      356|      356|  3.560 us|  3.560 us|  354|  354|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1  |      354|      354|         3|          1|          1|   353|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [../ecg_cnn.cpp:114]   --->   Operation 6 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../ecg_cnn.cpp:115]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_1 = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty"   --->   Operation 12 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %lshr_ln"   --->   Operation 13 'read' 'lshr_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln115 = store i9 0, i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 14 'store' 'store_ln115' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln114 = store i12 0, i12 %sum" [../ecg_cnn.cpp:114]   --->   Operation 15 'store' 'store_ln114' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.11ns)   --->   "%icmp_ln115 = icmp_eq  i9 %i_1, i9 353" [../ecg_cnn.cpp:115]   --->   Operation 18 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.11ns)   --->   "%add_ln115 = add i9 %i_1, i9 1" [../ecg_cnn.cpp:115]   --->   Operation 19 'add' 'add_ln115' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %for.body4.split, void %for.end.exitStub" [../ecg_cnn.cpp:115]   --->   Operation 20 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %i_1, i2 %lshr_ln_read" [../ecg_cnn.cpp:117]   --->   Operation 21 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i11 %tmp_4" [../ecg_cnn.cpp:117]   --->   Operation 22 'zext' 'zext_ln117_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i11 %input_0, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 23 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln115 & tmp_1 == 0)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i11 %input_1, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 24 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln115 & tmp_1 == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i11 %input_2, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 25 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln115 & tmp_1 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i11 %input_3, i64 0, i64 %zext_ln117_1" [../ecg_cnn.cpp:117]   --->   Operation 26 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln115 & tmp_1 == 3)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (3.25ns)   --->   "%input_0_load = load i11 %input_0_addr" [../ecg_cnn.cpp:117]   --->   Operation 27 'load' 'input_0_load' <Predicate = (!icmp_ln115 & tmp_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%input_1_load = load i11 %input_1_addr" [../ecg_cnn.cpp:117]   --->   Operation 28 'load' 'input_1_load' <Predicate = (!icmp_ln115 & tmp_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%input_2_load = load i11 %input_2_addr" [../ecg_cnn.cpp:117]   --->   Operation 29 'load' 'input_2_load' <Predicate = (!icmp_ln115 & tmp_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%input_3_load = load i11 %input_3_addr" [../ecg_cnn.cpp:117]   --->   Operation 30 'load' 'input_3_load' <Predicate = (!icmp_ln115 & tmp_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln115 = store i9 %add_ln115, i9 %i" [../ecg_cnn.cpp:115]   --->   Operation 31 'store' 'store_ln115' <Predicate = (!icmp_ln115)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 32 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_0_load = load i11 %input_0_addr" [../ecg_cnn.cpp:117]   --->   Operation 32 'load' 'input_0_load' <Predicate = (tmp_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_1_load = load i11 %input_1_addr" [../ecg_cnn.cpp:117]   --->   Operation 33 'load' 'input_1_load' <Predicate = (tmp_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_2_load = load i11 %input_2_addr" [../ecg_cnn.cpp:117]   --->   Operation 34 'load' 'input_2_load' <Predicate = (tmp_1 == 2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%input_3_load = load i11 %input_3_addr" [../ecg_cnn.cpp:117]   --->   Operation 35 'load' 'input_3_load' <Predicate = (tmp_1 == 3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 1412> <RAM>
ST_2 : Operation 36 [1/1] (1.67ns)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.4i11.i11.i2, i2 0, i11 %input_0_load, i2 1, i11 %input_1_load, i2 2, i11 %input_2_load, i2 3, i11 %input_3_load, i11 0, i2 %tmp_1" [../ecg_cnn.cpp:117]   --->   Operation 36 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sum_load_1 = load i12 %sum"   --->   Operation 45 'load' 'sum_load_1' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %sum_out, i12 %sum_load_1"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln115)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln115)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sum_load = load i12 %sum" [../ecg_cnn.cpp:117]   --->   Operation 37 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [../ecg_cnn.cpp:116]   --->   Operation 38 'specpipeline' 'specpipeline_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 353, i64 353, i64 353" [../ecg_cnn.cpp:114]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../ecg_cnn.cpp:115]   --->   Operation 40 'specloopname' 'specloopname_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i11 %tmp" [../ecg_cnn.cpp:117]   --->   Operation 41 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.13ns)   --->   "%sum_1 = add i12 %zext_ln117, i12 %sum_load" [../ecg_cnn.cpp:117]   --->   Operation 42 'add' 'sum_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln114 = store i12 %sum_1, i12 %sum" [../ecg_cnn.cpp:114]   --->   Operation 43 'store' 'store_ln114' <Predicate = true> <Delay = 1.61>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.body4" [../ecg_cnn.cpp:115]   --->   Operation 44 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 5.339ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln115', ../ecg_cnn.cpp:115) of constant 0 on local variable 'i', ../ecg_cnn.cpp:115 [16]  (1.610 ns)
	'load' operation 9 bit ('i', ../ecg_cnn.cpp:115) on local variable 'i', ../ecg_cnn.cpp:115 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln115', ../ecg_cnn.cpp:115) [21]  (2.119 ns)
	'store' operation 0 bit ('store_ln115', ../ecg_cnn.cpp:115) of variable 'add_ln115', ../ecg_cnn.cpp:115 on local variable 'i', ../ecg_cnn.cpp:115 [42]  (1.610 ns)

 <State 2>: 4.932ns
The critical path consists of the following:
	'load' operation 11 bit ('input_0_load', ../ecg_cnn.cpp:117) on array 'input_0' [35]  (3.257 ns)
	'sparsemux' operation 11 bit ('tmp', ../ecg_cnn.cpp:117) [39]  (1.675 ns)

 <State 3>: 3.740ns
The critical path consists of the following:
	'load' operation 12 bit ('sum_load', ../ecg_cnn.cpp:117) on local variable 'sum', ../ecg_cnn.cpp:114 [25]  (0.000 ns)
	'add' operation 12 bit ('sum', ../ecg_cnn.cpp:117) [41]  (2.131 ns)
	'store' operation 0 bit ('store_ln114', ../ecg_cnn.cpp:114) of variable 'sum', ../ecg_cnn.cpp:117 on local variable 'sum', ../ecg_cnn.cpp:114 [43]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
