// generated by newgenasym  Thu Feb 12 14:57:30 2009


module ad9516_4pcbz (bypass, clk, \clk# , cp, cprset, \cs# , gnd_1, gnd_2, gnd_3,
        gnd_pad, ld, lf, nc_1, nc_2, nc_3, nc_4, out0, \out0# , out1,
        \out1# , out2, \out2# , out3, \out3# , out4, \out4# , out5, \out5# ,
        out6, \out6# , out7, \out7# , out8, \out8# , out9, \out9# , \pd# ,
        ref_sel, refin, \refin# , refmon, \reset# , rset, sclk, sdio, sdo,
        status, \sync# , vcp, vs_1, vs_10, vs_11, vs_12, vs_13, vs_2,
        vs_3, vs_4, vs_5, vs_6, vs_7, vs_8, vs_9, vs_lvpecl_1,
        vs_lvpecl_2, vs_lvpecl_3);
    inout bypass;
    input clk;
    input \clk# ;
    inout cp;
    inout cprset;
    input \cs# ;
    input gnd_1;
    input gnd_2;
    input gnd_3;
    input gnd_pad;
    output ld;
    inout lf;
    inout nc_1;
    inout nc_2;
    inout nc_3;
    inout nc_4;
    output out0;
    output \out0# ;
    output out1;
    output \out1# ;
    output out2;
    output \out2# ;
    output out3;
    output \out3# ;
    output out4;
    output \out4# ;
    output out5;
    output \out5# ;
    output out6;
    output \out6# ;
    output out7;
    output \out7# ;
    output out8;
    output \out8# ;
    output out9;
    output \out9# ;
    input \pd# ;
    input ref_sel;
    input refin;
    input \refin# ;
    output refmon;
    input \reset# ;
    inout rset;
    input sclk;
    inout sdio;
    output sdo;
    inout status;
    inout \sync# ;
    inout vcp;
    input vs_1;
    input vs_10;
    input vs_11;
    input vs_12;
    input vs_13;
    input vs_2;
    input vs_3;
    input vs_4;
    input vs_5;
    input vs_6;
    input vs_7;
    input vs_8;
    input vs_9;
    input vs_lvpecl_1;
    input vs_lvpecl_2;
    input vs_lvpecl_3;


    initial
        begin
        end

endmodule
