module ghrd_10as066n2_avlmm_pr_freeze_bridge_1 (
		input  wire        clock,                               
		input  wire        freeze_conduit_freeze,               
		output wire        freeze_conduit_illegal_request,      
		input  wire        mst_bridge_to_pr_read,               
		output wire        mst_bridge_to_pr_waitrequest,        
		input  wire        mst_bridge_to_pr_write,              
		input  wire [31:0] mst_bridge_to_pr_address,            
		input  wire [3:0]  mst_bridge_to_pr_byteenable,         
		input  wire [31:0] mst_bridge_to_pr_writedata,          
		output wire [31:0] mst_bridge_to_pr_readdata,           
		input  wire [2:0]  mst_bridge_to_pr_burstcount,         
		output wire        mst_bridge_to_pr_readdatavalid,      
		input  wire        mst_bridge_to_pr_beginbursttransfer, 
		input  wire        mst_bridge_to_pr_debugaccess,        
		output wire [1:0]  mst_bridge_to_pr_response,           
		input  wire        mst_bridge_to_pr_lock,               
		output wire        mst_bridge_to_pr_writeresponsevalid, 
		output wire        mst_bridge_to_sr_read,               
		input  wire        mst_bridge_to_sr_waitrequest,        
		output wire        mst_bridge_to_sr_write,              
		output wire [31:0] mst_bridge_to_sr_address,            
		output wire [3:0]  mst_bridge_to_sr_byteenable,         
		output wire [31:0] mst_bridge_to_sr_writedata,          
		input  wire [31:0] mst_bridge_to_sr_readdata,           
		output wire [2:0]  mst_bridge_to_sr_burstcount,         
		input  wire        mst_bridge_to_sr_readdatavalid,      
		output wire        mst_bridge_to_sr_beginbursttransfer, 
		output wire        mst_bridge_to_sr_debugaccess,        
		input  wire [1:0]  mst_bridge_to_sr_response,           
		output wire        mst_bridge_to_sr_lock,               
		input  wire        mst_bridge_to_sr_writeresponsevalid, 
		input  wire        reset_n                              
	);
endmodule