// Seed: 3564192758
module module_0 ();
  integer id_1;
  assign module_3.id_1 = 0;
  assign module_1.id_1 = 0;
  parameter id_4 = 1 << id_3;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input  wor   id_2,
    input  uwire id_3
);
  assign id_0 = -1;
  module_0 modCall_1 ();
  always $display(id_2, id_3);
  assign id_1 = id_2;
  initial @(-1) id_0 <= -1;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 ();
endmodule
module module_3;
  always
    if (id_1) id_2 = id_2;
    else $display(id_2);
  module_0 modCall_1 ();
endmodule
