<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Slow Model Setup: &apos;u_PLL|APLL_inst|altpll_component|pll|clk[1]&apos;</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Slack</TH>
<TH>From Node</TH>
<TH>To Node</TH>
<TH>Launch Clock</TH>
<TH>Latch Clock</TH>
<TH>Relationship</TH>
<TH>Clock Skew</TH>
<TH>Data Delay</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >4.651</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.658</TD>
<TD >2.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.651</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.658</TD>
<TD >2.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >4.651</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.658</TD>
<TD >2.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >4.651</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.658</TD>
<TD >2.731</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.036</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.655</TD>
<TD >2.349</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >5.132</TD>
<TD >DS_O_</TD>
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >10.000</TD>
<TD >-2.654</TD>
<TD >2.254</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >17.101</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.015</TD>
<TD >7.924</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >17.379</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.015</TD>
<TD >7.646</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >17.759</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.020</TD>
<TD >7.301</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >17.834</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.005</TD>
<TD >7.211</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >17.980</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >7.074</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.069</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.020</TD>
<TD >6.991</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.098</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.012</TD>
<TD >6.930</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.518</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.012</TD>
<TD >6.510</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.532</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >6.525</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.536</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >6.518</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.565</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >6.491</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.601</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.646</TD>
<TD >8.793</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >18.640</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >6.403</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >18.716</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >6.338</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.013</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >6.021</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.078</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >5.979</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.121</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >5.935</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.196</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.003</TD>
<TD >5.847</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.252</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >5.782</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.320</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.016</TD>
<TD >5.736</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.410</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >5.629</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.433</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >5.601</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.448</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >5.589</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.540</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >5.514</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.672</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >5.362</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.675</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >5.382</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.688</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >5.351</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.759</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.004</TD>
<TD >5.277</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.868</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.003</TD>
<TD >5.169</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >19.928</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >5.095</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >19.997</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >5.060</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.055</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >7.348</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.122</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >4.912</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.131</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.631</TD>
<TD >7.278</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.167</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >7.236</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.179</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.004</TD>
<TD >4.857</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.206</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.646</TD>
<TD >7.188</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.231</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >4.826</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.259</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >4.775</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.304</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >4.736</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.311</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.012</TD>
<TD >4.717</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.315</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >4.725</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.350</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >4.673</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.441</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.631</TD>
<TD >6.968</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.480</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >4.560</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.480</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.008</TD>
<TD >4.568</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.491</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.000</TD>
<TD >4.549</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.542</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >4.492</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.606</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >4.428</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.646</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >4.377</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.700</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >4.323</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.731</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.012</TD>
<TD >4.297</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.752</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.635</TD>
<TD >6.653</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.755</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.015</TD>
<TD >4.270</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.766</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.015</TD>
<TD >4.259</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.774</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.008</TD>
<TD >4.274</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.827</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.648</TD>
<TD >6.565</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.862</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.635</TD>
<TD >6.543</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.900</TD>
<TD >registers:u_registers|A1</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.014</TD>
<TD >4.154</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.904</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.634</TD>
<TD >6.502</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.908</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.632</TD>
<TD >6.500</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >20.910</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.632</TD>
<TD >6.498</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >20.948</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.007</TD>
<TD >4.099</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.015</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >6.388</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.026</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.007</TD>
<TD >4.021</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.066</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >3.957</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.082</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.008</TD>
<TD >3.966</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.088</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >6.315</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.120</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.017</TD>
<TD >3.903</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.456</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.634</TD>
<TD >5.950</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.535</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >3.522</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.546</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.004</TD>
<TD >3.498</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.590</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >3.449</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.605</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >3.429</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.627</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >5.776</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.841</TD>
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >3.216</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.846</TD>
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >0.017</TD>
<TD >3.211</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.847</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.656</TD>
<TD >5.537</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.862</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.634</TD>
<TD >5.544</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.919</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.644</TD>
<TD >5.477</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.920</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.644</TD>
<TD >5.476</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >21.930</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.006</TD>
<TD >3.104</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >21.937</TD>
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >25.000</TD>
<TD >-0.001</TD>
<TD >3.102</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >22.621</TD>
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >sclk</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
<TD >30.000</TD>
<TD >-2.637</TD>
<TD >4.782</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
