#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 19 22:04:23 2024
# Process ID: 29376
# Current directory: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1
# Command line: vivado -log vid_oe1_dlmb_v10_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vid_oe1_dlmb_v10_0.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/vid_oe1_dlmb_v10_0.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 3705.308 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source vid_oe1_dlmb_v10_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sean/Downloads/git/ECE385_FP/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/alottadata/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: vid_oe1_dlmb_v10_0
Command: synth_design -top vid_oe1_dlmb_v10_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29451
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2160.629 ; gain = 370.770 ; free physical = 8390 ; free virtual = 13524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 141.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3787.449; parent = 2166.570; children = 1620.879
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vid_oe1_dlmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/synth/vid_oe1_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/synth/vid_oe1_dlmb_v10_0.vhd:165]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-3491] module 'FDS' declared at '/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831' bound to instance 'POR_FF_I' of component 'FDS' [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:171]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/alottadata/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:38831]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ipshared/cd1d/hdl/lmb_v10_v3_0_vh_rfs.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'vid_oe1_dlmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/synth/vid_oe1_dlmb_v10_0.vhd:89]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2232.535 ; gain = 442.676 ; free physical = 8324 ; free virtual = 13460
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 141.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3853.418; parent = 2232.539; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.348 ; gain = 460.488 ; free physical = 8318 ; free virtual = 13462
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 141.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3871.230; parent = 2250.352; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2250.348 ; gain = 460.488 ; free physical = 8304 ; free virtual = 13460
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 141.110
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3871.230; parent = 2250.352; children = 1620.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2256.285 ; gain = 0.000 ; free physical = 8313 ; free virtual = 13469
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.gen/sources_1/bd/vid_oe1/ip/vid_oe1_dlmb_v10_0/vid_oe1_dlmb_v10_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.285 ; gain = 0.000 ; free physical = 8265 ; free virtual = 13424
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2323.285 ; gain = 0.000 ; free physical = 8263 ; free virtual = 13422
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/alottadata/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7900 ; free virtual = 13089
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 142.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7889 ; free virtual = 13079
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 142.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7858 ; free virtual = 13048
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 142.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7720 ; free virtual = 12865
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 142.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 8057 ; free virtual = 13211
Synthesis current peak Physical Memory [PSS] (MB): peak = 1189.447; parent = 1048.337; children = 142.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7839 ; free virtual = 13143
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.790; parent = 1101.722; children = 144.068
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7833 ; free virtual = 13137
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.795; parent = 1101.727; children = 144.068
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7819 ; free virtual = 13123
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.961; parent = 1101.893; children = 144.068
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7999 ; free virtual = 13319
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.415; parent = 1102.138; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7995 ; free virtual = 13316
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.431; parent = 1102.153; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7992 ; free virtual = 13313
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.446; parent = 1102.169; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7988 ; free virtual = 13310
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.478; parent = 1102.200; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7984 ; free virtual = 13306
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.478; parent = 1102.200; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7986 ; free virtual = 13308
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.493; parent = 1102.216; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDS  |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7982 ; free virtual = 13304
Synthesis current peak Physical Memory [PSS] (MB): peak = 1246.524; parent = 1102.247; children = 144.277
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3912.152; parent = 2291.273; children = 1620.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2323.285 ; gain = 460.488 ; free physical = 7982 ; free virtual = 13306
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2323.285 ; gain = 533.426 ; free physical = 7968 ; free virtual = 13293
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.285 ; gain = 0.000 ; free physical = 7962 ; free virtual = 13288
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2323.285 ; gain = 0.000 ; free physical = 8104 ; free virtual = 13397
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDS => FDSE: 1 instance 

Synth Design complete, checksum: 244a41c2
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2323.285 ; gain = 839.488 ; free physical = 8303 ; free virtual = 13597
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/vid_oe1_dlmb_v10_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vid_oe1_dlmb_v10_0, cache-ID = be00d4523d286c94
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/VID_OE1/VID_OE1.runs/vid_oe1_dlmb_v10_0_synth_1/vid_oe1_dlmb_v10_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vid_oe1_dlmb_v10_0_utilization_synth.rpt -pb vid_oe1_dlmb_v10_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 22:04:49 2024...
