library ieee;
use ieee.std_logic_1164.all;

entity fullAdd is 
port(x,y: in std_logic;
	s,c: out std_logic);
end fullAdd;

architecture fullAdd of fullAdd is
begin
	s <= x xor y xor c;
	c <= (x and y) or (c and (x xor y));
end architecture fullAdd;