design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
PmodOLEDrgb_axi_quad_spi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_quad_spi_0_0/sim/PmodOLEDrgb_axi_quad_spi_0_0.vhd,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
PmodOLEDrgb_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_axi_gpio_0_1/sim/PmodOLEDrgb_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
pmod_concat.v,verilog,xil_defaultlib,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/src/pmod_concat.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
PmodOLEDrgb_pmod_bridge_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLEDrgb_0_1/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
PmodOLEDrgb_v1_0.v,verilog,xil_defaultlib,../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/35e8/hdl/PmodOLEDrgb_v1_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_PmodOLEDrgb_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PmodOLEDrgb_0_1/sim/design_1_PmodOLEDrgb_0_1.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_quadrature_encoder_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_quadrature_encoder_0_0/sim/design_1_quadrature_encoder_0_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ipshared/3007/hdl"incdir="../../../../quadrature_encoder.gen/sources_1/bd/design_1/ip/design_1_PmodOLEDrgb_0_1/drivers/PmodOLEDrgb_v1_0/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
