// Seed: 3290408618
`timescale 1ps / 1 ps
module module_0 (
    input logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5
);
  type_10 id_6 (
      .id_0(id_3),
      .id_1(1),
      .id_2((id_5)),
      .id_3(1)
  );
  logic id_7;
endmodule
