
---------- Begin Simulation Statistics ----------
final_tick                                18600721000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 956160                       # Number of bytes of host memory used
host_op_rate                                   178697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   107.96                       # Real time elapsed on the host
host_tick_rate                              172295495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      19291845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018601                       # Number of seconds simulated
sim_ticks                                 18600721000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4676739                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             126816                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            652261                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5329068                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1277985                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4676739                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          3398754                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5329068                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  492942                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       459690                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12934896                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8483691                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            653617                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2279172                       # Number of branches committed
system.cpu.commit.bw_lim_events                844002                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        15669967                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               19291845                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     14861253                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.298130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.241359                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9381686     63.13%     63.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1495754     10.06%     73.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       653001      4.39%     77.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1232723      8.29%     85.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       684128      4.60%     90.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       265707      1.79%     92.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       154907      1.04%     93.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       149345      1.00%     94.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       844002      5.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14861253                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      26028                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               199524                       # Number of function calls committed.
system.cpu.commit.int_insts                  19203499                       # Number of committed integer instructions.
system.cpu.commit.loads                       2668046                       # Number of loads committed
system.cpu.commit.membars                         320                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        73387      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15080066     78.17%     78.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           70703      0.37%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           146573      0.76%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            751      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1360      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1660      0.01%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     79.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1398      0.01%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3494      0.02%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            24      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            5      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          182      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           64      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2663045     13.80%     93.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1233031      6.39%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5001      0.03%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        11050      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19291845                       # Class of committed instruction
system.cpu.commit.refs                        3912127                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      19291845                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.860072                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.860072                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      3627273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3627273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58383.924187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58383.924187                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59611.773590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59611.773590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      3545809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3545809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4756188000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4756188000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022459                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        81464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         81464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        49681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49681                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1894641000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1894641000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31783                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31783                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1244612                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74406.055278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74406.055278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72399.983200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72399.983200                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1231008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1231008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1012219976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1012219976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        13604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          271                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    965308976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    965308976                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13333                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13333                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.803951                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    38.956522                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        17637                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          896                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      4871885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4871885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60676.652249                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60676.652249                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63391.035907                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63391.035907                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      4776817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4776817                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5768407976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5768407976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019514                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        95068                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95068                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        49952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        49952                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2859949976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2859949976                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        45116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45116                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      4871885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4871885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60676.652249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60676.652249                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63391.035907                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63391.035907                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      4776817                       # number of overall hits
system.cpu.dcache.overall_hits::total         4776817                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5768407976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5768407976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019514                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        95068                       # number of overall misses
system.cpu.dcache.overall_misses::total         95068                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        49952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        49952                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2859949976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2859949976                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45116                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  43693                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          673                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            107.834984                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          9788487                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.348935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             44717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           9788487                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.348935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4822057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        21285                       # number of writebacks
system.cpu.dcache.writebacks::total             21285                       # number of writebacks
system.cpu.decode.BlockedCycles               2824302                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               41575241                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  7771987                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5577623                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 654116                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                516474                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     3926334                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         76943                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1642083                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          8670                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5329068                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3072612                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8066779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                320447                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          153                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       22748305                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 1605                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          125                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         12087                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1308232                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         14                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.286498                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            8609623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1770927                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.222980                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           17344502                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.571838                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.478366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10446693     60.23%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   388961      2.24%     62.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   308671      1.78%     64.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   387845      2.24%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   417010      2.40%     68.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   445294      2.57%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   356727      2.06%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   343865      1.98%     75.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  4249436     24.50%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17344502                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     37237                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    16746                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      3072609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3072609                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26391.259056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26391.259056                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25748.934790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25748.934790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2629910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2629910                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  11683383993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11683383993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.144079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.144079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       442699                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        442699                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        49108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        49108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10134548993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10134548993                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128097                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       393591                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       393591                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     7.016556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               302                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         2119                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3072609                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3072609                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26391.259056                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26391.259056                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25748.934790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25748.934790                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2629910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2629910                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst  11683383993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11683383993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.144079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.144079                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       442699                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         442699                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        49108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        49108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10134548993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10134548993                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128097                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       393591                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       393591                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3072609                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3072609                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26391.259056                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26391.259056                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25748.934790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25748.934790                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2629910                       # number of overall hits
system.cpu.icache.overall_hits::total         2629910                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst  11683383993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11683383993                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.144079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.144079                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       442699                       # number of overall misses
system.cpu.icache.overall_misses::total        442699                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        49108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        49108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10134548993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10134548993                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128097                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       393591                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       393591                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 393175                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              7.681835                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6538809                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.709388                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998865                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            393591                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6538809                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.709388                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3023501                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       393175                       # number of writebacks
system.cpu.icache.writebacks::total            393175                       # number of writebacks
system.cpu.idleCycles                         1256220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               830786                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2926826                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.505774                       # Inst execution rate
system.cpu.iew.exec_refs                      5566158                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1641177                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2084146                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               5181172                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              12625                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             41310                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2159807                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            34960935                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3924981                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1319142                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28008487                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4334                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 48057                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 654116                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 54642                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           226821                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         5222                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          855                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          619                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2513097                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       915723                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            855                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       635446                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         195340                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  31953673                       # num instructions consuming a value
system.cpu.iew.wb_count                      27360335                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616484                       # average fanout of values written-back
system.cpu.iew.wb_producers                  19698923                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.470929                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27668696                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 40956285                       # number of integer regfile reads
system.cpu.int_regfile_writes                23168534                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.537614                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.537614                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            257832      0.88%      0.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              22804215     77.76%     78.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                76941      0.26%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                167428      0.57%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 826      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                2858      0.01%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   28      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 2553      0.01%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   24      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1939      0.01%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5146      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 29      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              12      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1316      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            488      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              2      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4209384     14.35%     93.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1778553      6.06%     99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6757      0.02%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          11301      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               29327634                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   35126                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               69559                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        32626                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              55056                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      499813                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017042                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  464752     92.99%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    185      0.04%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      9      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21632      4.33%     97.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12574      2.52%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               448      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              211      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               29534489                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           76590558                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27327709                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          50575519                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   34924951                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  29327634                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               35984                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        15668947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            160539                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          34659                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     23401628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      17344502                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.690889                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.336880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9602329     55.36%     55.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1313530      7.57%     62.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1260085      7.27%     70.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1189470      6.86%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1139857      6.57%     83.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              960773      5.54%     89.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              876137      5.05%     94.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              713159      4.11%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              289162      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17344502                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.576693                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     3074889                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         35828                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             61906                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            88082                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              5181172                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2159807                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                12084182                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    765                       # number of misc regfile writes
system.cpu.numCycles                         18600722                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     18600721000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 2288536                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22778958                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               35                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 276725                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  8104618                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25728                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 18931                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              99136963                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               39436192                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            44576275                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5694966                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 220700                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 654116                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                587966                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 21797130                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             55638                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         61508063                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14300                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1065                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1031089                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1023                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     48979063                       # The number of ROB reads
system.cpu.rob.rob_writes                    72456347                       # The number of ROB writes
system.cpu.timesIdled                          153061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    80                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks         1099                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1099                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87131.322185                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87131.322185                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1607485763                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1607485763                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18449                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18449                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst       392958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         392958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116662.913563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116662.913563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97110.683686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97110.683686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         387185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             387185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    673495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    673495000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014691                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         5773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            54                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    555376000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    555376000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5719                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5719                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         12961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 137616.314745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 137616.314745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 117616.314745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117616.314745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              7420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7420                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    762532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     762532000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.427513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.427513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            5541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5541                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    651712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    651712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.427513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.427513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         5541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5541                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        31756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122938.773472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122938.773472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105484.417993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105484.417993                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20764                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   1351342998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1351342998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.346139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.346139                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        10992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10992                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1106847998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1106847998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.330426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.330426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10493                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10493                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  3769.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3769.230769                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30461.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30461.538462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data              374                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  374                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        98000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.065000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.065000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data             26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 26                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       792000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       792000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.065000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.065000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            26                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks       388111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       388111                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       388111                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           388111                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        21285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        21285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21285                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           392958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44717                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               437675                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116662.913563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127857.920402                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124960.548642                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97110.683686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 109676.936385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106373.189813                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               387185                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28184                       # number of demand (read+write) hits
system.l2.demand_hits::total                   415369                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    673495000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2113874998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2787369998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.014691                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.369725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050965                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               5773                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              16533                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22306                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              54                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 553                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    555376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1758559998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2313935998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.358566                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.049701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          5719                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         16034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             21753                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          392958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44717                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              437675                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 116662.913563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127857.920402                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124960.548642                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97110.683686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 109676.936385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87131.322185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97542.952117                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              387185                       # number of overall hits
system.l2.overall_hits::.cpu.data               28184                       # number of overall hits
system.l2.overall_hits::total                  415369                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    673495000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2113874998                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2787369998                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.014691                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.369725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050965                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              5773                       # number of overall misses
system.l2.overall_misses::.cpu.data             16533                       # number of overall misses
system.l2.overall_misses::total                 22306                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             54                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                553                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    555376000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1758559998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1607485763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3921421761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.358566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.091854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         5719                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        16034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40202                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            22708                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                   98                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               22884                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   534                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          38675                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::1           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          556                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          894                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.l2.tags.avg_refs                     20.724393                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  7000363                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     181.173083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       586.778866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1496.023107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1792.095113                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.365240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.437523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990252                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1530                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.373535                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.626465                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     42771                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   7000363                       # Number of tag accesses
system.l2.tags.tagsinuse                  4056.070169                       # Cycle average of tags in use
system.l2.tags.total_refs                      886403                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                      3011                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               12694                       # number of writebacks
system.l2.writebacks::total                     12694                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     351950.58                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                55815.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     12694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     37065.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       137.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    138.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        43.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     19677517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19677517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          19677517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          55172055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     63240559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             138090131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       43676587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         19677517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         55172055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     63240559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            181766718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       43676587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43676587                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.187056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.031280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.464005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4416     33.39%     33.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4277     32.34%     65.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1456     11.01%     76.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1065      8.05%     84.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          620      4.69%     89.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          404      3.05%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          255      1.93%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          171      1.29%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          562      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13226                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2563840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2568576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  811264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys               812416                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       366016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        366016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         366016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1026240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1176320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2568576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       812416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          812416                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         5719                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        16035                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        18380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45687.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     58306.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56569.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       366016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1022656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1175168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 19677516.801633656025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 54979374.186624266207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 63178626.247875012457                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    261284530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    934938176                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1039746272                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        12694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  34032407.89                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks       811264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 43614653.431982554495                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 432007385791                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds          717                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               93283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12131                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds          717                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            5719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           16035                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        18380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40134                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        12694                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12694                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    74.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1003                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000896320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples          717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.866109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.678641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    136.289881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           678     94.56%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      4.60%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.70%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   18174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   10509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     40134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40134                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       40134                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.76                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    30749                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     74                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  200300000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   18592845000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              2235968978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1484843978                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples          717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.679219                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.624249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.413335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              234     32.64%     32.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.12%     33.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              322     44.91%     78.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               94     13.11%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      6.00%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.84%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                5      0.70%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.42%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    12694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12694                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      12694                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                69.02                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                    8761                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            812134290                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 43803900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      3249082650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            463.449112                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    122748500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     457080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4796785250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4729178762                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1369738221                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   7125190267                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             64168800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 23282325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1816038240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               134496180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1080537120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1368039180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             8620487625                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          16644015029                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               28292400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            859081770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 50629740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3306981540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            470.551943                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    129755249                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     464620000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4562133500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4726555486                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1465402681                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7252254084                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             67241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 26910345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1815023040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               151532220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1098361680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1338630840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             8752605405                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          16538380070                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               37876320                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       116251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       116251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3380992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           127648244                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          209798206                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40160                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40160    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40160                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        35990                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         76117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              34593                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12694                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23263                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5541                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5541                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34593                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1179724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       133927                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1313651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     50312512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4224128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               54536640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18600721000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1704520988                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1180873899                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134684866                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                    852928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           504652                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.019396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.138413                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 494899     98.07%     98.07% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9718      1.93%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     35      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             504652                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         5717                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       437138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3981                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       875589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4016                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           66573                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            425347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        33979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       393175                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           48389                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            27265                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             400                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12961                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12961                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        393591                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31756                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
