Fitter report for fft
Tue Oct 06 18:04:00 2020
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 06 18:04:00 2020       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; fft                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 3,413 / 10,320 ( 33 % )                     ;
;     Total combinational functions  ; 2,556 / 10,320 ( 25 % )                     ;
;     Dedicated logic registers      ; 3,061 / 10,320 ( 30 % )                     ;
; Total registers                    ; 3061                                        ;
; Total pins                         ; 39 / 180 ( 22 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 43,200 / 423,936 ( 10 % )                   ;
; Embedded Multiplier 9-bit elements ; 28 / 46 ( 61 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  25.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; amp[0]   ; Missing drive strength and slew rate ;
; amp[1]   ; Missing drive strength and slew rate ;
; amp[2]   ; Missing drive strength and slew rate ;
; amp[3]   ; Missing drive strength and slew rate ;
; amp[4]   ; Missing drive strength and slew rate ;
; amp[5]   ; Missing drive strength and slew rate ;
; amp[6]   ; Missing drive strength and slew rate ;
; amp[7]   ; Missing drive strength and slew rate ;
; amp[8]   ; Missing drive strength and slew rate ;
; amp[9]   ; Missing drive strength and slew rate ;
; amp[10]  ; Missing drive strength and slew rate ;
; amp[11]  ; Missing drive strength and slew rate ;
; amp[12]  ; Missing drive strength and slew rate ;
; amp[13]  ; Missing drive strength and slew rate ;
; amp[14]  ; Missing drive strength and slew rate ;
; amp[15]  ; Missing drive strength and slew rate ;
; amp[16]  ; Missing drive strength and slew rate ;
; amp[17]  ; Missing drive strength and slew rate ;
; amp[18]  ; Missing drive strength and slew rate ;
; amp[19]  ; Missing drive strength and slew rate ;
; amp[20]  ; Missing drive strength and slew rate ;
; amp[21]  ; Missing drive strength and slew rate ;
; amp[22]  ; Missing drive strength and slew rate ;
; amp[23]  ; Missing drive strength and slew rate ;
; amp[24]  ; Missing drive strength and slew rate ;
; ad_clk   ; Missing drive strength and slew rate ;
; ad_oe    ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                             ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]~_Duplicate_1  ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[6]~_Duplicate_2  ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]~_Duplicate_1  ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]~_Duplicate_1  ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]~_Duplicate_1  ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[18]~_Duplicate_2 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[19]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[20]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[21]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[22]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[23]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[24]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[25]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[26]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[27]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[28]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAA            ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]              ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]~_Duplicate_1 ; Q                ;                       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_data[29]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                 ; DATAB            ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5949 ) ; 0.00 % ( 0 / 5949 )        ; 0.00 % ( 0 / 5949 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5949 ) ; 0.00 % ( 0 / 5949 )        ; 0.00 % ( 0 / 5949 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5937 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/Code/FPGA_project/fft/par/output_files/fft.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 3,413 / 10,320 ( 33 % )   ;
;     -- Combinational with no register       ; 352                       ;
;     -- Register only                        ; 857                       ;
;     -- Combinational with a register        ; 2204                      ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 426                       ;
;     -- 3 input functions                    ; 1107                      ;
;     -- <=2 input functions                  ; 1023                      ;
;     -- Register only                        ; 857                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1728                      ;
;     -- arithmetic mode                      ; 828                       ;
;                                             ;                           ;
; Total registers*                            ; 3,061 / 11,172 ( 27 % )   ;
;     -- Dedicated logic registers            ; 3,061 / 10,320 ( 30 % )   ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 264 / 645 ( 41 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 39 / 180 ( 22 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 3                         ;
; M9Ks                                        ; 7 / 46 ( 15 % )           ;
; Total block memory bits                     ; 43,200 / 423,936 ( 10 % ) ;
; Total block memory implementation bits      ; 64,512 / 423,936 ( 15 % ) ;
; Embedded Multiplier 9-bit elements          ; 28 / 46 ( 61 % )          ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global clocks                               ; 3 / 10 ( 30 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 9% / 8% / 10%             ;
; Peak interconnect usage (total/H/V)         ; 26% / 24% / 29%           ;
; Maximum fan-out                             ; 3095                      ;
; Highest non-global fan-out                  ; 2912                      ;
; Total fan-out                               ; 18672                     ;
; Average fan-out                             ; 2.92                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 3413 / 10320 ( 33 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 352                   ; 0                              ;
;     -- Register only                        ; 857                   ; 0                              ;
;     -- Combinational with a register        ; 2204                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 426                   ; 0                              ;
;     -- 3 input functions                    ; 1107                  ; 0                              ;
;     -- <=2 input functions                  ; 1023                  ; 0                              ;
;     -- Register only                        ; 857                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1728                  ; 0                              ;
;     -- arithmetic mode                      ; 828                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3061                  ; 0                              ;
;     -- Dedicated logic registers            ; 3061 / 10320 ( 30 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 264 / 645 ( 41 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 39                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 28 / 46 ( 61 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 43200                 ; 0                              ;
; Total RAM block bits                        ; 64512                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 7 / 46 ( 15 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 1                     ; 1                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 1                     ; 1                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 19193                 ; 9                              ;
;     -- Registered Connections               ; 6918                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 2                              ;
;     -- hard_block:auto_generated_inst       ; 2                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 12                    ; 1                              ;
;     -- Output Ports                         ; 27                    ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; data_in[0] ; P9    ; 4        ; 25           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[1] ; N9    ; 4        ; 21           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[2] ; M9    ; 4        ; 21           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[3] ; L10   ; 4        ; 25           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[4] ; L9    ; 4        ; 18           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[5] ; K9    ; 4        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[6] ; P8    ; 3        ; 16           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[7] ; N8    ; 3        ; 16           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[8] ; M8    ; 3        ; 13           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data_in[9] ; P6    ; 3        ; 7            ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_clk    ; E1    ; 1        ; 0            ; 11           ; 7            ; 3096                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; sys_rst_n  ; M1    ; 2        ; 0            ; 11           ; 21           ; 994                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ad_clk  ; T14   ; 4        ; 30           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ad_oe   ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[0]  ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[10] ; K6    ; 2        ; 0            ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[11] ; L3    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[12] ; L7    ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[13] ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[14] ; L4    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[15] ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[16] ; L1    ; 2        ; 0            ; 8            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[17] ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[18] ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[19] ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[1]  ; E5    ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[20] ; P1    ; 2        ; 0            ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[21] ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[22] ; R1    ; 2        ; 0            ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[23] ; M6    ; 3        ; 7            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[24] ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[2]  ; F6    ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[3]  ; F5    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[4]  ; G5    ; 1        ; 0            ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[5]  ; F7    ; 8        ; 11           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[6]  ; K8    ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[7]  ; J6    ; 2        ; 0            ; 10           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[8]  ; L8    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; amp[9]  ; K5    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )  ; 2.5V          ; --           ;
; 2        ; 14 / 19 ( 74 % ) ; 2.5V          ; --           ;
; 3        ; 10 / 26 ( 38 % ) ; 2.5V          ; --           ;
; 4        ; 8 / 27 ( 30 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 3 / 26 ( 12 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; amp[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; amp[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; amp[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; amp[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; amp[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; amp[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; amp[7]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; amp[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; amp[10]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; amp[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; data_in[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; amp[16]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; amp[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; amp[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; amp[14]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; amp[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; amp[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; amp[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; data_in[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L10      ; 88         ; 4        ; data_in[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; amp[23]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; data_in[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; data_in[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; amp[18]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; amp[17]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; amp[24]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; data_in[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; data_in[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; amp[20]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; amp[19]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; data_in[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; data_in[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P9       ; 89         ; 4        ; data_in[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; amp[22]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; ad_oe                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; amp[21]                                                   ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; ad_clk                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; sys_clk                                                          ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 3.75 (208 ps)    ; 50/50      ; C0      ; 12            ; 6/6 Even   ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                    ; Library Name ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                     ; 3413 (26)   ; 3061 (0)                  ; 0 (0)         ; 43200       ; 7    ; 28           ; 0       ; 14        ; 39   ; 0            ; 352 (25)     ; 857 (0)           ; 2204 (11)        ; |top                                                                                                                                                                                                                                                                                                   ; work         ;
;    |cnt:u_cnt|                                                                                           ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |top|cnt:u_cnt                                                                                                                                                                                                                                                                                         ; work         ;
;    |fftcore:u_fftcore|                                                                                   ; 3369 (0)    ; 3047 (0)                  ; 0 (0)         ; 43200       ; 7    ; 24           ; 0       ; 12        ; 0    ; 0            ; 322 (0)      ; 857 (0)           ; 2190 (0)         ; |top|fftcore:u_fftcore                                                                                                                                                                                                                                                                                 ; work         ;
;       |asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|                                       ; 3369 (384)  ; 3047 (363)                ; 0 (0)         ; 43200       ; 7    ; 24           ; 0       ; 12        ; 0    ; 0            ; 322 (21)     ; 857 (10)          ; 2190 (354)       ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst                                                                                                                                                                                                                      ; work         ;
;          |asj_fft_3dp_rom_fft_131:twrom|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 18432       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom                                                                                                                                                                                        ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_1n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_qi91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_qi91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_2n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_ri91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ri91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:cos_3n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_si91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_si91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_1n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_vi91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_vi91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_2n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_0j91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0j91:auto_generated                                                                              ; work         ;
;             |twid_rom_fft_131:\gen_M4K:sin_3n|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n                                                                                                                                                       ; work         ;
;                |altsyncram:\gen_auto:altsyncram_component|                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component                                                                                                             ; work         ;
;                   |altsyncram_1j91:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3072        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1j91:auto_generated                                                                              ; work         ;
;          |asj_fft_4dp_ram_fft_131:dat_A|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A                                                                                                                                                                                        ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;             |asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A                                                                                                                                             ; work         ;
;                |altsyncram:\gen_M4K:altsyncram_component|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component                                                                                                    ; work         ;
;                   |altsyncram_2ou3:auto_generated|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated                                                                     ; work         ;
;          |asj_fft_bfp_ctrl_fft_131:bfpc|                                                                 ; 15 (5)      ; 13 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (4)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc                                                                                                                                                                                        ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass| ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass                                                                                             ; work         ;
;          |asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|                                ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 3 (3)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp                                                                                                                                                       ; work         ;
;          |asj_fft_cxb_addr_fft_131:ram_cxb_rd|                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 18 (18)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd                                                                                                                                                                                  ; work         ;
;          |asj_fft_cxb_addr_fft_131:ram_cxb_wr|                                                           ; 340 (340)   ; 340 (340)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 322 (322)         ; 18 (18)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr                                                                                                                                                                                  ; work         ;
;          |asj_fft_cxb_data_fft_131:ram_cxb_wr_data|                                                      ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 96 (96)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_fft_131:ram_cxb_wr_data                                                                                                                                                                             ; work         ;
;          |asj_fft_cxb_data_r_fft_131:\gen_radix_4_last_pass:ram_cxb_lpp_data|                            ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 96 (96)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:\gen_radix_4_last_pass:ram_cxb_lpp_data                                                                                                                                                   ; work         ;
;          |asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|                                                   ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 96 (96)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data                                                                                                                                                                          ; work         ;
;          |asj_fft_dataadgen_fft_131:rd_adgen|                                                            ; 35 (35)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 20 (20)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen                                                                                                                                                                                   ; work         ;
;          |asj_fft_dft_bfp_fft_131:bfpdft|                                                                ; 1245 (386)  ; 1104 (384)                ; 0 (0)         ; 0           ; 0    ; 24           ; 0       ; 12        ; 0    ; 0            ; 140 (2)      ; 198 (0)           ; 907 (384)        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft                                                                                                                                                                                       ; work         ;
;             |asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|                                                  ; 194 (194)   ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 96 (96)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale                                                                                                                                             ; work         ;
;             |asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|                                                 ; 53 (52)     ; 24 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 37 (36)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect                                                                                                                                            ; work         ;
;                |asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_blk|                         ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_blk                                                                            ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|                                             ; 168 (22)    ; 168 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (22)           ; 102 (0)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 4 (4)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|                                             ; 168 (22)    ; 168 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (22)           ; 102 (0)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 4 (4)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|                                             ; 168 (22)    ; 168 (48)                  ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 0 (0)        ; 66 (22)           ; 102 (0)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3                                                                                                                                        ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_qhq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|                                         ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms                                                                                        ; work         ;
;                   |altmult_add:ALTMULT_ADD_component|                                                    ; 24 (0)      ; 24 (0)                    ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                      |mult_add_riq2:auto_generated|                                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated                         ; work         ;
;                         |ded_mult_f691:ded_mult1|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1 ; work         ;
;                         |ded_mult_f691:ded_mult2|                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2 ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|                                           ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1                                                                                          ; work         ;
;                   |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                      ; 25 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                          ; work         ;
;                      |add_sub_lnj:auto_generated|                                                        ; 25 (25)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 25 (25)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_pround_fft_131:\gen_ma:gen_ma_full:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated               ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay                                                                                     ; work         ;
;                |asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|                                      ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 4 (4)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay                                                                                     ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:1:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:2:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|                                 ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1                                                                                                                            ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                            ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:3:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                                 ; work         ;
;          |asj_fft_in_write_sgl_fft_131:writer|                                                           ; 64 (63)     ; 61 (60)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 8 (8)             ; 53 (53)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer                                                                                                                                                                                  ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd|                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|asj_fft_tdl_bit_rst_fft_131:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd                                                                                                      ; work         ;
;          |asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|                                         ; 311 (276)   ; 247 (218)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (58)      ; 42 (38)           ; 205 (180)        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp                                                                                                                                                                ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u0|                                                    ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0                                                                                                                        ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                        ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                             ; work         ;
;             |asj_fft_pround_fft_131:\gen_full_rnd:u1|                                                    ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1                                                                                                                        ; work         ;
;                |lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|                                         ; 15 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 12 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component                                                                        ; work         ;
;                   |add_sub_knj:auto_generated|                                                           ; 15 (15)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_pround_fft_131:\gen_full_rnd:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated                                             ; work         ;
;             |asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val|                                           ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val                                                                                                               ; work         ;
;          |asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|                                ; 36 (21)     ; 33 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (6)             ; 27 (12)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr                                                                                                                                                       ; work         ;
;             |asj_fft_tdl_bit_rst_fft_131:delay_en|                                                       ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en                                                                                                                  ; work         ;
;             |asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|                                                 ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd                                                                                                            ; work         ;
;          |asj_fft_m_k_counter_fft_131:ctrl|                                                              ; 44 (44)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 1 (1)             ; 33 (33)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl                                                                                                                                                                                     ; work         ;
;          |asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block|                                    ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block                                                                                                                                                           ; work         ;
;          |asj_fft_tdl_bit_fft_131:delay_blk_done|                                                        ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 1 (1)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:delay_blk_done                                                                                                                                                                               ; work         ;
;          |asj_fft_tdl_bit_rst_fft_131:delay_np|                                                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_np                                                                                                                                                                                 ; work         ;
;          |asj_fft_tdl_bit_rst_fft_131:delay_sop|                                                         ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_rst_fft_131:delay_sop                                                                                                                                                                                ; work         ;
;          |asj_fft_twadgen_fft_131:twid_factors|                                                          ; 71 (71)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 56 (56)           ; 9 (9)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors                                                                                                                                                                                 ; work         ;
;          |asj_fft_unbburst_ctrl_fft_131:ccc|                                                             ; 236 (236)   ; 236 (236)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (96)           ; 140 (140)        ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc                                                                                                                                                                                    ; work         ;
;          |asj_fft_wrengen_fft_131:sel_we|                                                                ; 13 (13)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 1 (1)             ; 9 (9)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we                                                                                                                                                                                       ; work         ;
;          |asj_fft_wrswgen_fft_131:get_wr_swtiches|                                                       ; 62 (62)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 54 (54)           ; 3 (3)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches                                                                                                                                                                              ; work         ;
;          |auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|                  ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1                                                                                                                                         ; work         ;
;          |auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|                               ; 103 (81)    ; 62 (46)                   ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (35)      ; 0 (0)             ; 62 (46)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1                                                                                                                                                      ; work         ;
;             |scfifo:\normal_fifo:fifo_eab_on:in_fifo|                                                    ; 22 (0)      ; 16 (0)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 16 (0)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo                                                                                                              ; work         ;
;                |scfifo_vdh1:auto_generated|                                                              ; 22 (2)      ; 16 (1)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 0 (0)             ; 16 (1)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated                                                                                   ; work         ;
;                   |a_dpfifo_oo81:dpfifo|                                                                 ; 20 (12)     ; 15 (7)                    ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 15 (7)           ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo                                                              ; work         ;
;                      |altsyncram_usf1:FIFOram|                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 192         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram                                      ; work         ;
;                      |cntr_ao7:usedw_counter|                                                            ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter                                       ; work         ;
;                      |cntr_tnb:rd_ptr_msb|                                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_tnb:rd_ptr_msb                                          ; work         ;
;                      |cntr_unb:wr_ptr|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr                                              ; work         ;
;          |auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|                           ; 55 (55)     ; 44 (44)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 29 (29)           ; 16 (16)          ; |top|fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1                                                                                                                                                  ; work         ;
;    |lpm_mult:Mult0|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|lpm_mult:Mult0                                                                                                                                                                                                                                                                                    ; work         ;
;       |mult_t5t:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|lpm_mult:Mult0|mult_t5t:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |lpm_mult:Mult1|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|lpm_mult:Mult1                                                                                                                                                                                                                                                                                    ; work         ;
;       |mult_t5t:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|lpm_mult:Mult1|mult_t5t:auto_generated                                                                                                                                                                                                                                                            ; work         ;
;    |pll:u_pll|                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll:u_pll                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll:u_pll|altpll:altpll_component                                                                                                                                                                                                                                                                 ; work         ;
;          |pll_altpll:auto_generated|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                       ; work         ;
+----------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; amp[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[2]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[3]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[4]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[5]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[6]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[7]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[8]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[9]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[10]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[11]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[12]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[13]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[14]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[15]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[16]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[17]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[18]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[19]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[20]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[21]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[22]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[23]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; amp[24]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ad_oe      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_clk    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_rst_n  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_in[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[9] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[8] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[7] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data_in[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[4] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[3] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in[2] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sys_clk             ;                   ;         ;
; sys_rst_n           ;                   ;         ;
; data_in[0]          ;                   ;         ;
;      - data[2]~0    ; 0                 ; 6       ;
;      - data[1]~1    ; 0                 ; 6       ;
; data_in[1]          ;                   ;         ;
;      - data[2]~0    ; 0                 ; 6       ;
;      - data[3]~9    ; 0                 ; 6       ;
; data_in[9]          ;                   ;         ;
;      - data[2]~0    ; 0                 ; 6       ;
;      - data[1]~1    ; 0                 ; 6       ;
;      - data[10]~2   ; 0                 ; 6       ;
;      - data[9]~3    ; 0                 ; 6       ;
;      - data[8]~4    ; 0                 ; 6       ;
;      - data[7]~5    ; 0                 ; 6       ;
;      - data[6]~6    ; 0                 ; 6       ;
;      - data[5]~7    ; 0                 ; 6       ;
;      - data[4]~8    ; 0                 ; 6       ;
;      - data[3]~9    ; 0                 ; 6       ;
; data_in[8]          ;                   ;         ;
;      - data[10]~2   ; 0                 ; 6       ;
;      - data[9]~3    ; 0                 ; 6       ;
; data_in[7]          ;                   ;         ;
;      - data[9]~3    ; 1                 ; 6       ;
;      - data[8]~4    ; 1                 ; 6       ;
; data_in[6]          ;                   ;         ;
;      - data[8]~4    ; 0                 ; 6       ;
;      - data[7]~5    ; 0                 ; 6       ;
; data_in[5]          ;                   ;         ;
;      - data[7]~5    ; 0                 ; 6       ;
;      - data[6]~6    ; 0                 ; 6       ;
; data_in[4]          ;                   ;         ;
;      - data[6]~6    ; 0                 ; 6       ;
;      - data[5]~7    ; 0                 ; 6       ;
; data_in[3]          ;                   ;         ;
;      - data[5]~7    ; 0                 ; 6       ;
;      - data[4]~8    ; 0                 ; 6       ;
; data_in[2]          ;                   ;         ;
;      - data[4]~8    ; 1                 ; 6       ;
;      - data[3]~9    ; 1                 ; 6       ;
+---------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                     ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[2]                                                                                                                   ; FF_X12_Y7_N5       ; 74      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[2]~1                                                                                                                 ; LCCOMB_X12_Y7_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|delay_next_pass4~2                                                                ; LCCOMB_X14_Y7_N4   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[3]~0                                                                        ; LCCOMB_X14_Y7_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[0]~16                                                                                                             ; LCCOMB_X18_Y21_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|counter_i~0                                                                                                             ; LCCOMB_X23_Y21_N24 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|offset_counter[9]~28                                                                                  ; LCCOMB_X7_Y20_N4   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|tdl_arr[4][1]                                     ; FF_X9_Y10_N11      ; 96      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                                                    ; LCCOMB_X8_Y10_N30  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|cnt_k~1                                                                                                                    ; LCCOMB_X26_Y11_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[0]~13                                                                                                                    ; LCCOMB_X26_Y11_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state.HOLD                                                                                                               ; FF_X26_Y14_N21     ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[0]~4                                                                                                                     ; LCCOMB_X26_Y12_N18 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[0]~0                                                                                                              ; LCCOMB_X11_Y8_N22  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[16][1]                                                                                                      ; FF_X26_Y18_N25     ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swd_tdl[16][1]                                                                                                      ; FF_X24_Y12_N17     ; 96      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                 ; LCCOMB_X16_Y23_N30 ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector7~0                                                                                 ; LCCOMB_X14_Y23_N10 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[7]~16                                                                                 ; LCCOMB_X11_Y22_N4  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[7]~33                                                                                 ; LCCOMB_X11_Y22_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|data_take                                                                                   ; LCCOMB_X14_Y20_N6  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                ; LCCOMB_X13_Y23_N12 ; 9       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|_~6 ; LCCOMB_X14_Y23_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|_~8 ; LCCOMB_X13_Y23_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                            ; LCCOMB_X14_Y23_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Mux1~0                                                                                  ; LCCOMB_X16_Y22_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|stall_controller_comb~1                                                                 ; LCCOMB_X17_Y22_N26 ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled~0                                                                           ; LCCOMB_X17_Y22_N10 ; 2912    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[1]~31                                                                                                                                        ; LCCOMB_X16_Y21_N8  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[9]~32                                                                                                                                        ; LCCOMB_X16_Y21_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT~4                                                                                                                                 ; LCCOMB_X23_Y21_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.START_LPP~2                                                                                                                                      ; LCCOMB_X14_Y21_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sw_r_tdl[4][1]                                                                                                                                              ; FF_X11_Y18_N9      ; 96      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a[0]                                                                                                                                                   ; FF_X23_Y20_N19     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a[1]                                                                                                                                                   ; FF_X23_Y20_N5      ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a[2]                                                                                                                                                   ; FF_X23_Y20_N31     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a[3]                                                                                                                                                   ; FF_X23_Y20_N17     ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                  ; PIN_E1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sys_clk                                                                                                                                                                                                                                  ; PIN_E1             ; 3094    ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                ; PIN_M1             ; 856     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                                                                                                                                                                                ; PIN_M1             ; 139     ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                    ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 1       ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; sys_clk                                                                      ; PIN_E1   ; 3094    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_rst_n                                                                    ; PIN_M1   ; 139     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled~0                                                                                                                 ; 2912    ;
; sys_rst_n~input                                                                                                                                                                                                                                                                ; 855     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[0]                                                                                                                                                         ; 105     ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[1]                                                                                                                                                         ; 98      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_c_en_vec[1]                                                                                                                                                                                   ; 97      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sw_r_tdl[4][1]                                                                                                                                                                                    ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sw_r_tdl[4][0]                                                                                                                                                                                    ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swd_tdl[16][1]                                                                                                                                            ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swd_tdl[16][0]                                                                                                                                            ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sel_ram_in                                                                                                                                                                                        ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_c_en_vec[6]                                                                                                                                                                                   ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|tdl_arr[4][1]                                                                           ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_131:\gen_M4K:delay_swd|tdl_arr[4][0]                                                                           ; 96      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[2]                                                                                                                                                         ; 74      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|sign_vec[3]                                                                                                                                 ; 52      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|sign_sel[0]                                                                                                                                 ; 50      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[0]                                                                                                                                                             ; 36      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|stall_controller_comb~1                                                                                                       ; 35      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[1]                                                                                                                                                             ; 33      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[2]                                                                                                                                                             ; 31      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][11]~1                                                                                                     ; 28      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][11]~0                                                                                                     ; 28      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|lpp_c_i                                                                                                                                                            ; 27      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|oe                                                                                                                                                                                                ; 26      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_rdy_vec[0]                                                                                                                                                                                   ; 25      ;
; ~GND                                                                                                                                                                                                                                                                           ; 22      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_rdy_vec[2]                                                                                                                                                                                   ; 21      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wc_vec[3]                                                                                                                                                                                         ; 21      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector7~0                                                                                                                       ; 19      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[16][0]                                                                                                                                            ; 18      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[0]~0                                                                                                                                                    ; 16      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|sgn_2r                                                                                                                                      ; 14      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|sgn_2i                                                                                                                                      ; 14      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[1]                                                                                                                                                          ; 13      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[0]                                                                                                                                                          ; 13      ;
; cnt:u_cnt|valid                                                                                                                                                                                                                                                                ; 13      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swa_tdl[16][1]                                                                                                                                            ; 12      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.ENABLE                                                                                                            ; 12      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|data_take                                                                                                                         ; 11      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|counter_i~0                                                                                                                                                   ; 11      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|LessThan0~2                                                                                                                       ; 11      ;
; data_in[9]~input                                                                                                                                                                                                                                                               ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[7]~33                                                                                                                       ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.GBLK                                                                                                              ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[2]                                                                                                                                                       ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|offset_counter[9]~28                                                                                                                        ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[0]~16                                                                                                                                                   ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|count[7]~16                                                                                                                       ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[9]~32                                                                                                                                                                              ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[1]~31                                                                                                                                                                              ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|at_sink_ready_s                                                                                                                   ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|fifo_wrreq~0                                                                                                                      ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state.HOLD                                                                                                                                                     ; 10      ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[4]                                                                                                                                                       ; 9       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[0]                                                                                                                                                       ; 9       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|max_reached                                                                                                                       ; 9       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.run1                                                                                                                   ; 9       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[0]~13                                                                                                                                                          ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|cnt_k~1                                                                                                                                                          ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|counter~0                                                                                                                          ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[5]                                                                                                                                                       ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[3]                                                                                                                                                       ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.end1                                                                                                                   ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall                                                                                                                        ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|rdy_for_next_block                                                                                                                                            ; 8       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[7]                                                                                                                                                       ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[6]                                                                                                                                                       ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT~4                                                                                                                                                                       ; 7       ;
; cnt:u_cnt|sop                                                                                                                                                                                                                                                                  ; 7       ;
; cnt:u_cnt|eop                                                                                                                                                                                                                                                                  ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                         ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_int~1                                                                                                         ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_state.WAIT_LAT                                                                                                                                                  ; 7       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_count[1]                                                                                                                                                       ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][11]                                                                                                                                           ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][11]                                                                                                                                           ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.IDLE                                                                                                                                                                                   ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                                            ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                     ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.START_LPP                                                                                                                                                                              ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_ready_ctrl~1                                                                                                    ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_s                                                                                                                        ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|at_source_valid_s                                                                                                             ; 6       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|delay_next_pass4~2                                                                                                      ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.SLBI                                                                                                              ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_rdy_vec[4]                                                                                                                                                                                   ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[0]                                                                                                                                                      ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][7]                                                                                                                                              ; 5       ;
; cnt:u_cnt|count[0]                                                                                                                                                                                                                                                             ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_tdl_bit_fft_131:\no_del_input_blk:delay_next_block|tdl_arr[0]                                                                                                                             ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                                             ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                                           ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_131:delay_en|tdl_arr[4]                                                                                    ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.IDLE                                                                                                              ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                             ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_out_state.empty_and_ready                                                                                                    ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[4]                                                                                                           ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[0]                                                                                                                                                      ; 5       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[6]                                                               ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[3]~0                                                                                                              ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|asj_fft_tdl_bit_rst_fft_131:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass|tdl_arr[9]                                                               ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[3][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[0][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[0][11]                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[1]                                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux9~0                                                                                                                                                         ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux10~1                                                                                                                                                        ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux10~0                                                                                                                                                        ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[5]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[5]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[3]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[3]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[1]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_b[1]                                                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|sw[1]                                                                                                                                                         ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|sw[0]                                                                                                                                                         ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[3]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[3]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[4]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[4]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[5]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[5]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[6]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[6]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[7]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[7]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[8]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[8]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[9]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[9]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[10]                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[10]                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[11]                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[11]                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[0]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[0]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[1]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[1]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_i[2]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][5]                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][3]                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][1]                                                                                                                   ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[5]                                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[3]                                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[1]                                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_in_r[2]                                                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT~8                                                                                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|wren_a~2                                                                                                                                                                                          ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[15]                                                                                                                                             ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[14]                                                                                                                                             ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector3~5                                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector4~2                                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector2~1                                                                                                                       ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                  ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                         ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[0] ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Mux1~0                                                                                                                        ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|valid_ctrl_int                                                                                                                ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.DISABLE                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][5]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][6]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][7]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][1]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][0]                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[1][0][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[0][0][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[1][1][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[0][1][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[3][1][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[2][0][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[3][0][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|butterfly_st1[2][1][12]                                                                                                                                            ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[6]                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[4]                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[2]                                                                                                                           ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[9]                                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[1]                                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[8]                                                                                                                                                      ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[2]                                                                                                                                                      ; 4       ;
; cnt:u_cnt|count[9]                                                                                                                                                                                                                                                             ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[0]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[1]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[2]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[3]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[4]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[5]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[6]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[7]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[8]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[9]                                                                                                                                                                                 ; 4       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|_~8                                       ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_bfp_ctrl_fft_131:bfpc|slb_last[2]~1                                                                                                                                                       ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[3]                                                                                                                ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[2]                                                                                                                ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[1]                                                                                                                ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|slb_i[0]                                                                                                                ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][7]                                                                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][6]                                                                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|rd_ptr_lsb                                ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|next_pass_id                                                                                                                                                     ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state.IDLE                                                                                                                                                     ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|next_block_d2                                                                                                                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p[0]~4                                                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|p_cd_en[2]                                                                                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[2]                                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Add1~2                                                                                                                                                         ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Add1~0                                                                                                                                                         ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k_state.NEXT_PASS_UPD                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][7]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][7]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][7]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][8]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][8]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][9]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][9]                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][9]                                                    ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][10]                                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][10]                                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][10]                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|sw[1]                                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|sw[0]                                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][6]                                                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|dffe_af                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector4~1                                                                                                                       ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_comb_update_2~2                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_131:\gen_burst_val:delay_val|tdl_arr[4]                                                                                 ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                  ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_state.st_err                                                                                                                 ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_comb_update_2~1                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[2] ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_ao7:usedw_counter|counter_reg_bit[1] ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.LPP_DONE                                                                                                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_start                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.end1                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|count_finished~3                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.sop                                                                                                              ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[0]                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_packet_error[1]                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sink_ready_ctrl_d                                                                                                                                                                                 ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sop                                                                                                                                                                                               ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|sink_stall_reg                                                                                                       ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_controller_fft_131:auk_dsp_interface_controller_1|source_stall_reg                                                                                                     ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[18]                                                                                                                  ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[6]                                                                                                                   ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|sdetd.BLOCK_READY                                                                                                       ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[2]                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[3]                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[1]                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|del_np_cnt[0]                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[2][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[0][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][3]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][4]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[3][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[1][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[6][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[4][2]                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u1|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated|pipeline_dffe[13]            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_pround_fft_131:\gen_full_rnd:gen_rounding_blk:0:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated|pipeline_dffe[13]            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[7]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[6]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[5]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[4]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[0]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[3]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[2]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|k[1]                                                                                                                                                             ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[0]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[7]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[5]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|count[3]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int                                                                                                                                                  ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|offset_counter[9]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|offset_counter[8]                                                                                                                           ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[7]                                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[6]                                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[5]                                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[4]                                                                                                                                                      ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|count[3]                                                                                                                                                      ; 3       ;
; cnt:u_cnt|count[6]                                                                                                                                                                                                                                                             ; 3       ;
; cnt:u_cnt|count[5]                                                                                                                                                                                                                                                             ; 3       ;
; cnt:u_cnt|count[8]                                                                                                                                                                                                                                                             ; 3       ;
; cnt:u_cnt|count[7]                                                                                                                                                                                                                                                             ; 3       ;
; cnt:u_cnt|count[10]                                                                                                                                                                                                                                                            ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[9]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[8]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[7]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[6]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[5]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[4]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[3]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[2]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[1]                                                                                                                        ; 3       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|out_cnt[0]                                                                                                                        ; 3       ;
; data_in[2]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[3]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[4]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[5]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[6]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[7]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[8]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[1]~input                                                                                                                                                                                                                                                               ; 2       ;
; data_in[0]~input                                                                                                                                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Selector2~3                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrswgen_fft_131:get_wr_swtiches|swd[0]~0                                                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux1~8                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux1~7                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|Mux5~0                                                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|Equal0~0                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_131:\gen_blk_float:gen_b:delay_next_blk|tdl_arr[0]                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|Equal1~0                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[3]                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[3]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[2]                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[2]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[1]                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_blk[0]                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_o_fft_131:\gen_disc:bfp_detect|gain_lut_8pts[0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[15]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[15]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[15]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[15]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[16]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[16]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[16]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[16]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[17]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[17]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[17]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[17]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[18]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[18]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[18]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[18]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[19]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[19]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[19]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[19]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[23]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[23]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[23]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[23]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[21]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[21]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[21]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[21]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[20]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[20]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[20]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[20]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[22]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[22]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[22]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[22]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[3]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[3]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[3]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[3]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[4]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[4]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[4]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[4]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[5]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[5]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[5]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[5]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[6]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[6]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[6]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[6]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[7]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[7]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[7]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[7]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[11]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[11]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[11]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[11]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[9]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[9]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[9]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[9]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[8]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[8]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[8]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[8]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[10]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[10]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[10]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[10]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[13]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[13]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[13]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[13]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[14]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[14]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[14]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[14]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[12]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[12]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[12]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[12]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[1]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[1]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[1]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[1]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[2]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[2]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[2]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[2]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[0]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out2[0]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out1[0]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out0[0]                                                                                                                                                ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux92~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux68~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux90~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux66~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux90~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux66~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux89~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux65~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux84~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux60~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux84~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux60~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux32~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux8~1                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux30~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux6~1                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux30~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux6~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux29~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux5~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux24~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux0~3                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux24~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux0~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux92~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux68~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux32~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux8~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux44~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux20~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux42~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux18~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux42~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux18~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux41~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux17~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux36~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux12~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux36~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux12~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux80~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux56~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux78~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux54~1                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux78~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux54~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux77~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux53~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux72~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux48~3                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux72~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux48~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux44~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux20~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux80~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|Mux56~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[3][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[0][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[3][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[3][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[1][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[0][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[2][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[0][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[0][10]                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[3][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|r_array_out[1][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[0][0]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[2][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_bfp_i_fft_131:\gen_disc:bfp_scale|i_array_out[0][1]                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][5]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][4]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][3]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][2]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][1]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_twadgen_fft_131:twid_factors|twad_tdl[6][0]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][0][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[0][1][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][0][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[1][1][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][0][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][11]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][10]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][9]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][8]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][7]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][6]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][5]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][4]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][3]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][2]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][1]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|twiddle_data[2][1][0]                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|_~6                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|result_r_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|result_r_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|result_r_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|ram_read_address[2]~2                     ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[1]    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|ram_read_address[1]~1                     ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_tnb:rd_ptr_msb|counter_reg_bit[0]    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|ram_read_address[0]~0                     ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2]        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0]        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|result_i_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|result_i_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|result_i_tmp[23]                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|cnt_k~0                                                                                                                                                          ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|next_block_d3                                                                                                                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|p_tdl[11][1]                                                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|p_tdl[11][2]                                                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|p_tdl[11][0]                                                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|Equal3~1                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|Equal3~0                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|next_pass_i                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|p~2                                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|Selector2~0                                                                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wait_count[3]                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Add0~0                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux0~2                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux1~5                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux1~3                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|Mux1~2                                                                                                                                                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|sw[0]~0                                                                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][3]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][3]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][4]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][4]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][4]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][5]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][5]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][5]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][6]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][6]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][6]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][0]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][0]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][0]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][1]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][1]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][1]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][1][2]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[4]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[4]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[2]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[2]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_d[0]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dataadgen_fft_131:rd_adgen|rd_addr_c[0]                                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][5]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][5]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][5]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][5]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][4]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][4]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][3]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][3]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][3]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][3]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][2]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][2]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][1]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][1]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_2_arr[15][1]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_3_arr[15][1]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_1_arr[15][0]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_wr|sw_0_arr[15][0]                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|reg_no_twiddle[6][0][2]                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_131:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][2]                                                    ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_i                                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|wc_i_d                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][5]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][3]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[2][1]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][5]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][3]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][1]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[2][7]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][5]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][4]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][3]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][2]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][1]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[0][0]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[3][7]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[1][6]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][5]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][4]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][4]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][3]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][2]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][2]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[3][1]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:\gen_radix_4_last_pass:ram_cxb_rd_lpp|ram_in_reg[0][0]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_addr_fft_131:ram_cxb_rd|ram_in_reg[1][0]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[4]                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[2]                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wr_address_i_int[0]                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[14]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[12]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[10]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[24]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[12]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[10]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[24]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|en_d                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[22]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[20]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[18]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[0]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[20]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[18]                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|wraddress_a_bus[0]                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][3]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][3]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][3]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][3]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][15]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][15]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][15]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][15]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][4]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][4]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][4]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][4]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][16]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][16]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][16]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][16]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][5]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][5]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][5]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][5]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][17]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][17]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][17]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][17]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][6]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][6]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][6]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][6]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][18]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][18]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][18]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][18]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][7]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][7]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][7]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][7]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][19]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][19]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][19]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][19]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][8]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][8]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][8]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][8]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][20]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][20]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][20]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][20]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][9]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][9]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][9]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][9]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][21]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][21]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][21]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][21]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][10]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][10]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][10]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][10]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][22]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][22]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][22]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][22]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][11]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][11]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][11]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][11]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][23]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][23]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][23]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][23]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][0]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][0]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][0]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][0]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][12]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][12]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][12]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][12]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][1]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][1]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][1]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][1]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][13]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][13]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][13]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][13]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][2]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][2]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][2]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][2]                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[2][14]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[1][14]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[0][14]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|lpp_ram_data_out[3][14]                                                                                                                                                                           ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|sign_sel[1]                                                                                                                                 ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_a[11]                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add1~3                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_r_c[11]                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add3~3                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_a[11]                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add2~3                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|add_in_i_c[11]                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add4~3                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add9~3                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|Equal0~1                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|Equal0~0                                                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|Add11~3                                                                                                                                     ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|sop_out                                                                                                                                                                                           ; 2       ;
; cnt:u_cnt|Equal0~2                                                                                                                                                                                                                                                             ; 2       ;
; cnt:u_cnt|Equal0~0                                                                                                                                                                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT~6                                                                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.WAIT_FOR_INPUT~5                                                                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                                          ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|fft_s2_cur.START_LPP~2                                                                                                                                                                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|Equal0~2                                                                                                                                                                                          ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|data_count_sig[1]~30                                                                                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|master_source_sop                                                                                                                                                                                 ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector6~1                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector6~0                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector4~0                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector5~0                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_comb_update_2~0                                                                                                              ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector3~2                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|Selector3~1                                                                                                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|sink_stall_s                                                                                                                      ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|usedw_will_be_1~3                         ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|_~4                                       ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|usedw_is_0_dff                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|usedw_is_1_dff                            ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[29]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[28]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[27]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[26]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[25]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[24]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[23]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[22]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[21]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[20]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[19]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[17]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[15]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[14]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[13]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[12]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[11]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[9]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[8]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_int[7]                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|send_sop_eop_p~0                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|master_sink_ena_reg                                                                                                                                                                               ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|empty_dff                                 ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Selector3~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_state.run1                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Selector1~1                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|source_comb_update_2~3                                                                                                        ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|Selector0~0                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[0]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[1]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[2]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[3]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[4]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[5]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[6]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[7]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[8]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|data_count_int[9]                                                                                                             ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_source_fft_131:auk_dsp_atlantic_source_1|was_stalled                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|master_source_ena                                                                                                                                                                                 ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][3]~15                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][3]~14                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][4]~19                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][4]~18                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][5]~23                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][5]~22                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][6]~27                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][6]~26                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][7]~31                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][7]~30                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][11]~47                                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][11]~46                                                                                                                                  ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[7][9]~39                                                                                                                                   ; 2       ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_cxb_data_r_fft_131:ram_cxb_bfp_data|ram_in_reg[5][9]~38                                                                                                                                   ; 2       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                   ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+-----------------+-----------------+---------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_qi91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_1n1024cos.hex ; M9K_X15_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_ri91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_2n1024cos.hex ; M9K_X15_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:cos_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_si91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_3n1024cos.hex ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_1n|altsyncram:\gen_auto:altsyncram_component|altsyncram_vi91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_1n1024sin.hex ; M9K_X15_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_2n|altsyncram:\gen_auto:altsyncram_component|altsyncram_0j91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_2n1024sin.hex ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_3dp_rom_fft_131:twrom|twid_rom_fft_131:\gen_M4K:sin_3n|altsyncram:\gen_auto:altsyncram_component|altsyncram_1j91:auto_generated|ALTSYNCRAM                                         ; AUTO ; ROM              ; Single Clock ; 256          ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 3072 ; 256                         ; 12                          ; --                          ; --                          ; 3072                ; 1    ; fftcore_3n1024sin.hex ; M9K_X15_Y12_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1    ; None                  ; M9K_X15_Y17_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1    ; None                  ; M9K_X15_Y15_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1    ; None                  ; M9K_X15_Y16_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_4dp_ram_fft_131:dat_A|asj_fft_data_ram_fft_131:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_2ou3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 1    ; None                  ; M9K_X15_Y14_N0 ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|auk_dspip_avalon_streaming_sink_fft_131:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_vdh1:auto_generated|a_dpfifo_oo81:dpfifo|altsyncram_usf1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 26           ; 8            ; 26           ; yes                    ; no                      ; yes                    ; yes                     ; 208  ; 8                           ; 24                          ; 8                           ; 24                          ; 192                 ; 1    ; None                  ; M9K_X15_Y20_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 14          ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 14          ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 28          ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 14          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                           ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; lpm_mult:Mult1|mult_t5t:auto_generated|mac_out2                                                                                                                                                                                                                                                                ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult1|mult_t5t:auto_generated|mac_mult1                                                                                                                                                                                                                                                            ;                            ; DSPMULT_X20_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; lpm_mult:Mult0|mult_t5t:auto_generated|mac_out2                                                                                                                                                                                                                                                                ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    lpm_mult:Mult0|mult_t5t:auto_generated|mac_mult1                                                                                                                                                                                                                                                            ;                            ; DSPMULT_X20_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_qhq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult2|mac_mult8 ;                            ; DSPMULT_X20_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_out9     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_dft_bfp_fft_131:bfpdft|asj_fft_cmult_std_fft_131:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_131:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_riq2:auto_generated|ded_mult_f691:ded_mult1|mac_mult8 ;                            ; DSPMULT_X20_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,004 / 32,401 ( 12 % ) ;
; C16 interconnects     ; 46 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 2,290 / 21,816 ( 10 % ) ;
; Direct links          ; 595 / 32,401 ( 2 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 1,743 / 10,320 ( 17 % ) ;
; R24 interconnects     ; 41 / 1,289 ( 3 % )      ;
; R4 interconnects      ; 2,577 / 28,186 ( 9 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.93) ; Number of LABs  (Total = 264) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 10                            ;
; 2                                           ; 2                             ;
; 3                                           ; 19                            ;
; 4                                           ; 2                             ;
; 5                                           ; 0                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 0                             ;
; 9                                           ; 4                             ;
; 10                                          ; 4                             ;
; 11                                          ; 1                             ;
; 12                                          ; 29                            ;
; 13                                          ; 12                            ;
; 14                                          ; 32                            ;
; 15                                          ; 33                            ;
; 16                                          ; 110                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 264) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 18                            ;
; 1 Clock                            ; 260                           ;
; 1 Clock enable                     ; 238                           ;
; 1 Sync. clear                      ; 23                            ;
; 1 Sync. load                       ; 62                            ;
; 2 Clock enables                    ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 23.29) ; Number of LABs  (Total = 264) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 5                             ;
; 2                                            ; 6                             ;
; 3                                            ; 0                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 14                            ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 8                             ;
; 13                                           ; 3                             ;
; 14                                           ; 2                             ;
; 15                                           ; 0                             ;
; 16                                           ; 1                             ;
; 17                                           ; 2                             ;
; 18                                           ; 4                             ;
; 19                                           ; 1                             ;
; 20                                           ; 5                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 9                             ;
; 24                                           ; 26                            ;
; 25                                           ; 13                            ;
; 26                                           ; 30                            ;
; 27                                           ; 7                             ;
; 28                                           ; 30                            ;
; 29                                           ; 10                            ;
; 30                                           ; 23                            ;
; 31                                           ; 11                            ;
; 32                                           ; 34                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.97) ; Number of LABs  (Total = 264) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 46                            ;
; 2                                               ; 14                            ;
; 3                                               ; 31                            ;
; 4                                               ; 15                            ;
; 5                                               ; 13                            ;
; 6                                               ; 9                             ;
; 7                                               ; 11                            ;
; 8                                               ; 23                            ;
; 9                                               ; 12                            ;
; 10                                              ; 9                             ;
; 11                                              ; 5                             ;
; 12                                              ; 43                            ;
; 13                                              ; 12                            ;
; 14                                              ; 13                            ;
; 15                                              ; 1                             ;
; 16                                              ; 7                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.56) ; Number of LABs  (Total = 264) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 0                             ;
; 3                                            ; 35                            ;
; 4                                            ; 13                            ;
; 5                                            ; 14                            ;
; 6                                            ; 25                            ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 16                            ;
; 12                                           ; 19                            ;
; 13                                           ; 8                             ;
; 14                                           ; 16                            ;
; 15                                           ; 13                            ;
; 16                                           ; 24                            ;
; 17                                           ; 8                             ;
; 18                                           ; 6                             ;
; 19                                           ; 3                             ;
; 20                                           ; 1                             ;
; 21                                           ; 2                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 0                             ;
; 25                                           ; 1                             ;
; 26                                           ; 6                             ;
; 27                                           ; 12                            ;
; 28                                           ; 0                             ;
; 29                                           ; 10                            ;
; 30                                           ; 1                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 39        ; 0            ; 39        ; 0            ; 0            ; 39        ; 39        ; 0            ; 39        ; 39        ; 0            ; 27           ; 0            ; 0            ; 12           ; 0            ; 27           ; 12           ; 0            ; 0            ; 0            ; 27           ; 0            ; 0            ; 0            ; 0            ; 0            ; 39        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 39           ; 0         ; 39           ; 39           ; 0         ; 0         ; 39           ; 0         ; 0         ; 39           ; 12           ; 39           ; 39           ; 27           ; 39           ; 12           ; 27           ; 39           ; 39           ; 39           ; 12           ; 39           ; 39           ; 39           ; 39           ; 39           ; 0         ; 39           ; 39           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; amp[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[13]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[14]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[15]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[16]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[17]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[18]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[19]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[20]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[21]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[22]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[23]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; amp[24]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ad_oe              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; sys_clk         ; sys_clk              ; 4.5               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                   ; Destination Register                                                                                                             ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[1] ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[12] ; 0.303             ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[5] ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[12] ; 0.302             ;
; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|rdaddress_a_bus[7] ; fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_unbburst_ctrl_fft_131:ccc|ram_data_out3[12] ; 0.302             ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 3 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "fft"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'fft.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|rdy_for_next_block
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|disable_wr
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|master_sink_ena
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|burst_count_en
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpp_serial_fft_131:\gen_radix_4_last_pass:lpp|data_val_i
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_lpprdadgen_fft_131:\gen_radix_4_last_pass:gen_lpp_addr|en_i
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|data_rdy_int
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_wrengen_fft_131:sel_we|lpp_c_i
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_m_k_counter_fft_131:ctrl|blk_done_int
        Info (176357): Destination node fftcore:u_fftcore|asj_fft_si_se_so_b_fft_131:asj_fft_si_se_so_b_fft_131_inst|asj_fft_in_write_sgl_fft_131:writer|wren[3]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 26 register duplicates
Warning (15058): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "ad_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.91 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file F:/Code/FPGA_project/fft/par/output_files/fft.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5456 megabytes
    Info: Processing ended: Tue Oct 06 18:04:01 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/Code/FPGA_project/fft/par/output_files/fft.fit.smsg.


