Loading plugins phase: Elapsed time ==> 0s.610ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 11s.910ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.130ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  pulseDet_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -dcpsoc3 pulseDet_1.v -verilog
======================================================================

======================================================================
Compiling:  pulseDet_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -dcpsoc3 pulseDet_1.v -verilog
======================================================================

======================================================================
Compiling:  pulseDet_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -dcpsoc3 -verilog pulseDet_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Jul 31 11:01:57 2018


======================================================================
Compiling:  pulseDet_1.v
Program  :   vpp
Options  :    -yv2 -q10 pulseDet_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Jul 31 11:01:57 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'pulseDet_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
pulseDet_1.v (line 1065, col 53):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  pulseDet_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -dcpsoc3 -verilog pulseDet_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Jul 31 11:01:57 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\codegentemp\pulseDet_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\codegentemp\pulseDet_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  pulseDet_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -dcpsoc3 -verilog pulseDet_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Jul 31 11:01:58 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\codegentemp\pulseDet_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\codegentemp\pulseDet_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_13
	Net_14
	Net_1599
	\matchCounter_1:MODULE_1:b_31\
	\matchCounter_1:MODULE_1:b_30\
	\matchCounter_1:MODULE_1:b_29\
	\matchCounter_1:MODULE_1:b_28\
	\matchCounter_1:MODULE_1:b_27\
	\matchCounter_1:MODULE_1:b_26\
	\matchCounter_1:MODULE_1:b_25\
	\matchCounter_1:MODULE_1:b_24\
	\matchCounter_1:MODULE_1:b_23\
	\matchCounter_1:MODULE_1:b_22\
	\matchCounter_1:MODULE_1:b_21\
	\matchCounter_1:MODULE_1:b_20\
	\matchCounter_1:MODULE_1:b_19\
	\matchCounter_1:MODULE_1:b_18\
	\matchCounter_1:MODULE_1:b_17\
	\matchCounter_1:MODULE_1:b_16\
	\matchCounter_1:MODULE_1:b_15\
	\matchCounter_1:MODULE_1:b_14\
	\matchCounter_1:MODULE_1:b_13\
	\matchCounter_1:MODULE_1:b_12\
	\matchCounter_1:MODULE_1:b_11\
	\matchCounter_1:MODULE_1:b_10\
	\matchCounter_1:MODULE_1:b_9\
	\matchCounter_1:MODULE_1:b_8\
	\matchCounter_1:MODULE_1:b_7\
	\matchCounter_1:MODULE_1:b_6\
	\matchCounter_1:MODULE_1:b_5\
	\matchCounter_1:MODULE_1:b_4\
	\matchCounter_1:MODULE_1:b_3\
	\matchCounter_1:MODULE_1:b_2\
	\matchCounter_1:MODULE_1:b_1\
	\matchCounter_1:MODULE_1:b_0\
	\matchCounter_1:MODULE_1:g2:a0:a_31\
	\matchCounter_1:MODULE_1:g2:a0:a_30\
	\matchCounter_1:MODULE_1:g2:a0:a_29\
	\matchCounter_1:MODULE_1:g2:a0:a_28\
	\matchCounter_1:MODULE_1:g2:a0:a_27\
	\matchCounter_1:MODULE_1:g2:a0:a_26\
	\matchCounter_1:MODULE_1:g2:a0:a_25\
	\matchCounter_1:MODULE_1:g2:a0:a_24\
	\matchCounter_1:MODULE_1:g2:a0:b_31\
	\matchCounter_1:MODULE_1:g2:a0:b_30\
	\matchCounter_1:MODULE_1:g2:a0:b_29\
	\matchCounter_1:MODULE_1:g2:a0:b_28\
	\matchCounter_1:MODULE_1:g2:a0:b_27\
	\matchCounter_1:MODULE_1:g2:a0:b_26\
	\matchCounter_1:MODULE_1:g2:a0:b_25\
	\matchCounter_1:MODULE_1:g2:a0:b_24\
	\matchCounter_1:MODULE_1:g2:a0:b_23\
	\matchCounter_1:MODULE_1:g2:a0:b_22\
	\matchCounter_1:MODULE_1:g2:a0:b_21\
	\matchCounter_1:MODULE_1:g2:a0:b_20\
	\matchCounter_1:MODULE_1:g2:a0:b_19\
	\matchCounter_1:MODULE_1:g2:a0:b_18\
	\matchCounter_1:MODULE_1:g2:a0:b_17\
	\matchCounter_1:MODULE_1:g2:a0:b_16\
	\matchCounter_1:MODULE_1:g2:a0:b_15\
	\matchCounter_1:MODULE_1:g2:a0:b_14\
	\matchCounter_1:MODULE_1:g2:a0:b_13\
	\matchCounter_1:MODULE_1:g2:a0:b_12\
	\matchCounter_1:MODULE_1:g2:a0:b_11\
	\matchCounter_1:MODULE_1:g2:a0:b_10\
	\matchCounter_1:MODULE_1:g2:a0:b_9\
	\matchCounter_1:MODULE_1:g2:a0:b_8\
	\matchCounter_1:MODULE_1:g2:a0:b_7\
	\matchCounter_1:MODULE_1:g2:a0:b_6\
	\matchCounter_1:MODULE_1:g2:a0:b_5\
	\matchCounter_1:MODULE_1:g2:a0:b_4\
	\matchCounter_1:MODULE_1:g2:a0:b_3\
	\matchCounter_1:MODULE_1:g2:a0:b_2\
	\matchCounter_1:MODULE_1:g2:a0:b_1\
	\matchCounter_1:MODULE_1:g2:a0:b_0\
	\matchCounter_1:MODULE_1:g2:a0:s_31\
	\matchCounter_1:MODULE_1:g2:a0:s_30\
	\matchCounter_1:MODULE_1:g2:a0:s_29\
	\matchCounter_1:MODULE_1:g2:a0:s_28\
	\matchCounter_1:MODULE_1:g2:a0:s_27\
	\matchCounter_1:MODULE_1:g2:a0:s_26\
	\matchCounter_1:MODULE_1:g2:a0:s_25\
	\matchCounter_1:MODULE_1:g2:a0:s_24\
	\matchCounter_1:MODULE_1:g2:a0:s_23\
	\matchCounter_1:MODULE_1:g2:a0:s_22\
	\matchCounter_1:MODULE_1:g2:a0:s_21\
	\matchCounter_1:MODULE_1:g2:a0:s_20\
	\matchCounter_1:MODULE_1:g2:a0:s_19\
	\matchCounter_1:MODULE_1:g2:a0:s_18\
	\matchCounter_1:MODULE_1:g2:a0:s_17\
	\matchCounter_1:MODULE_1:g2:a0:s_16\
	\matchCounter_1:MODULE_1:g2:a0:s_15\
	\matchCounter_1:MODULE_1:g2:a0:s_14\
	\matchCounter_1:MODULE_1:g2:a0:s_13\
	\matchCounter_1:MODULE_1:g2:a0:s_12\
	\matchCounter_1:MODULE_1:g2:a0:s_11\
	\matchCounter_1:MODULE_1:g2:a0:s_10\
	\matchCounter_1:MODULE_1:g2:a0:s_9\
	\matchCounter_1:MODULE_1:g2:a0:s_8\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_34
	\matchCounterControl_Reg_1:control_out_3\
	Net_36
	\matchCounterControl_Reg_1:control_out_4\
	Net_37
	\matchCounterControl_Reg_1:control_out_5\
	Net_38
	\matchCounterControl_Reg_1:control_out_6\
	Net_39
	\matchCounterControl_Reg_1:control_out_7\
	\UART_1:BUART:reset_sr\
	Net_88
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_83
	\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_6:lt\
	\UART_1:BUART:sRX:MODULE_6:eq\
	\UART_1:BUART:sRX:MODULE_6:gt\
	\UART_1:BUART:sRX:MODULE_6:gte\
	\UART_1:BUART:sRX:MODULE_6:lte\
	Net_2005
	Net_2002
	\PWM_1:Net_114\
	\MODULE_7:g1:a0:gx:u0:albi_3\
	\MODULE_7:g1:a0:gx:u0:agbi_3\
	\MODULE_7:g1:a0:gx:u0:albi_2\
	\MODULE_7:g1:a0:gx:u0:agbi_2\
	\MODULE_7:g1:a0:gx:u0:albi_1\
	\MODULE_7:g1:a0:gx:u0:agbi_1\
	\MODULE_7:g1:a0:gx:u0:albi_0\
	\MODULE_7:g1:a0:gx:u0:agbi_0\
	\MODULE_7:g1:a0:xneq\
	\MODULE_7:g1:a0:xlt\
	\MODULE_7:g1:a0:xlte\
	\MODULE_7:g1:a0:xgt\
	\MODULE_7:g1:a0:xgte\
	\MODULE_7:lt\
	\MODULE_7:gt\
	\MODULE_7:gte\
	\MODULE_7:lte\
	\MODULE_7:neq\

    Synthesized names
	\matchCounter_1:add_vi_vv_MODGEN_1_31\
	\matchCounter_1:add_vi_vv_MODGEN_1_30\
	\matchCounter_1:add_vi_vv_MODGEN_1_29\
	\matchCounter_1:add_vi_vv_MODGEN_1_28\
	\matchCounter_1:add_vi_vv_MODGEN_1_27\
	\matchCounter_1:add_vi_vv_MODGEN_1_26\
	\matchCounter_1:add_vi_vv_MODGEN_1_25\
	\matchCounter_1:add_vi_vv_MODGEN_1_24\
	\matchCounter_1:add_vi_vv_MODGEN_1_23\
	\matchCounter_1:add_vi_vv_MODGEN_1_22\
	\matchCounter_1:add_vi_vv_MODGEN_1_21\
	\matchCounter_1:add_vi_vv_MODGEN_1_20\
	\matchCounter_1:add_vi_vv_MODGEN_1_19\
	\matchCounter_1:add_vi_vv_MODGEN_1_18\
	\matchCounter_1:add_vi_vv_MODGEN_1_17\
	\matchCounter_1:add_vi_vv_MODGEN_1_16\
	\matchCounter_1:add_vi_vv_MODGEN_1_15\
	\matchCounter_1:add_vi_vv_MODGEN_1_14\
	\matchCounter_1:add_vi_vv_MODGEN_1_13\
	\matchCounter_1:add_vi_vv_MODGEN_1_12\
	\matchCounter_1:add_vi_vv_MODGEN_1_11\
	\matchCounter_1:add_vi_vv_MODGEN_1_10\
	\matchCounter_1:add_vi_vv_MODGEN_1_9\
	\matchCounter_1:add_vi_vv_MODGEN_1_8\

Deleted 163 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_22\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_21\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_20\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_19\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_18\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_17\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_16\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_15\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_14\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_13\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_12\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_11\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_10\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_9\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounter_1:MODULE_1:g2:a0:a_8\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounterControl_Reg_1:clk\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \matchCounterControl_Reg_1:rst\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \NMatch_Reg_1:status_7\ to \matchCounter_1:MODIN1_7\
Aliasing \NMatch_Reg_1:status_6\ to \matchCounter_1:MODIN1_6\
Aliasing \NMatch_Reg_1:status_5\ to \matchCounter_1:MODIN1_5\
Aliasing \NMatch_Reg_1:status_4\ to \matchCounter_1:MODIN1_4\
Aliasing \NMatch_Reg_1:status_3\ to \matchCounter_1:MODIN1_3\
Aliasing \NMatch_Reg_1:status_2\ to \matchCounter_1:MODIN1_2\
Aliasing \NMatch_Reg_1:status_1\ to \matchCounter_1:MODIN1_1\
Aliasing \NMatch_Reg_1:status_0\ to \matchCounter_1:MODIN1_0\
Aliasing zero to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Rx_1_net_0 to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing one to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_160 to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:FinalParityType_1\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:FinalParityType_0\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:tx_status_6\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:tx_status_5\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:tx_status_4\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_1\ to \UART_1:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN4_0\ to \UART_1:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:rx_status_1\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__Tx_1_net_0 to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__inputPin_A_1_net_0 to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing tmpOE__inputPin_B_1_net_0 to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing Net_276 to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Pin_1_net_0 to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \PWM_1:Net_113\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \count_th_Reg_1:clk\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \count_th_Reg_1:rst\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Aliasing MODIN6_7 to \matchCounter_1:MODIN1_7\
Aliasing MODIN6_6 to \matchCounter_1:MODIN1_6\
Aliasing MODIN6_5 to \matchCounter_1:MODIN1_5\
Aliasing MODIN6_4 to \matchCounter_1:MODIN1_4\
Aliasing MODIN6_3 to \matchCounter_1:MODIN1_3\
Aliasing MODIN6_2 to \matchCounter_1:MODIN1_2\
Aliasing MODIN6_1 to \matchCounter_1:MODIN1_1\
Aliasing MODIN6_0 to \matchCounter_1:MODIN1_0\
Aliasing \MODULE_7:g1:a0:gx:u0:aeqb_0\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \matchCounter_1:MODULE_1:g2:a0:a_23\
Removing Rhs of wire Net_169[12] = \matchCounterControl_Reg_1:control_out_0\[229]
Removing Rhs of wire Net_169[12] = \matchCounterControl_Reg_1:control_0\[252]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_7\[13] = \matchCounter_1:MODULE_1:g2:a0:s_7\[180]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_6\[15] = \matchCounter_1:MODULE_1:g2:a0:s_6\[181]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_5\[17] = \matchCounter_1:MODULE_1:g2:a0:s_5\[182]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_4\[19] = \matchCounter_1:MODULE_1:g2:a0:s_4\[183]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_3\[21] = \matchCounter_1:MODULE_1:g2:a0:s_3\[184]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_2\[23] = \matchCounter_1:MODULE_1:g2:a0:s_2\[185]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_1\[25] = \matchCounter_1:MODULE_1:g2:a0:s_1\[186]
Removing Lhs of wire \matchCounter_1:add_vi_vv_MODGEN_1_0\[27] = \matchCounter_1:MODULE_1:g2:a0:s_0\[187]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_22\[69] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_21\[70] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_20\[71] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_19\[72] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_18\[73] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_17\[74] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_16\[75] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_15\[76] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_14\[77] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_13\[78] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_12\[79] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_11\[80] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_10\[81] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_9\[82] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_8\[83] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_7\[84] = \matchCounter_1:MODIN1_7\[85]
Removing Lhs of wire \matchCounter_1:MODIN1_7\[85] = Net_167_7[10]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_6\[86] = \matchCounter_1:MODIN1_6\[87]
Removing Lhs of wire \matchCounter_1:MODIN1_6\[87] = Net_167_6[14]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_5\[88] = \matchCounter_1:MODIN1_5\[89]
Removing Lhs of wire \matchCounter_1:MODIN1_5\[89] = Net_167_5[16]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_4\[90] = \matchCounter_1:MODIN1_4\[91]
Removing Lhs of wire \matchCounter_1:MODIN1_4\[91] = Net_167_4[18]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_3\[92] = \matchCounter_1:MODIN1_3\[93]
Removing Lhs of wire \matchCounter_1:MODIN1_3\[93] = Net_167_3[20]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_2\[94] = \matchCounter_1:MODIN1_2\[95]
Removing Lhs of wire \matchCounter_1:MODIN1_2\[95] = Net_167_2[22]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_1\[96] = \matchCounter_1:MODIN1_1\[97]
Removing Lhs of wire \matchCounter_1:MODIN1_1\[97] = Net_167_1[24]
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:a_0\[98] = \matchCounter_1:MODIN1_0\[99]
Removing Lhs of wire \matchCounter_1:MODIN1_0\[99] = Net_167_0[26]
Removing Rhs of wire \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[225] = \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[226]
Removing Rhs of wire \matchCounterControl_Reg_1:clk\[227] = \matchCounter_1:MODULE_1:g2:a0:a_23\[68]
Removing Lhs of wire \matchCounterControl_Reg_1:rst\[228] = \matchCounterControl_Reg_1:clk\[227]
Removing Rhs of wire Net_286[230] = \matchCounterControl_Reg_1:control_out_1\[231]
Removing Rhs of wire Net_286[230] = \matchCounterControl_Reg_1:control_1\[251]
Removing Rhs of wire Net_1956[232] = \matchCounterControl_Reg_1:control_out_2\[233]
Removing Rhs of wire Net_1956[232] = \matchCounterControl_Reg_1:control_2\[250]
Removing Lhs of wire \NMatch_Reg_1:status_7\[253] = Net_167_7[10]
Removing Lhs of wire \NMatch_Reg_1:status_6\[254] = Net_167_6[14]
Removing Lhs of wire \NMatch_Reg_1:status_5\[255] = Net_167_5[16]
Removing Lhs of wire \NMatch_Reg_1:status_4\[256] = Net_167_4[18]
Removing Lhs of wire \NMatch_Reg_1:status_3\[257] = Net_167_3[20]
Removing Lhs of wire \NMatch_Reg_1:status_2\[258] = Net_167_2[22]
Removing Lhs of wire \NMatch_Reg_1:status_1\[259] = Net_167_1[24]
Removing Lhs of wire \NMatch_Reg_1:status_0\[260] = Net_167_0[26]
Removing Rhs of wire zero[262] = \matchCounterControl_Reg_1:clk\[227]
Removing Rhs of wire tmpOE__Rx_1_net_0[264] = \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[225]
Removing Lhs of wire one[268] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:Net_61\[272] = \UART_1:Net_9\[271]
Removing Lhs of wire Net_160[276] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[277] = zero[262]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[278] = zero[262]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[279] = zero[262]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[280] = zero[262]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[281] = zero[262]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[282] = zero[262]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[283] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[284] = zero[262]
Removing Rhs of wire Net_294[291] = \UART_1:BUART:rx_interrupt_out\[292]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[296] = \UART_1:BUART:tx_bitclk_dp\[332]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[342] = \UART_1:BUART:tx_counter_dp\[333]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[343] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[344] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[345] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[347] = \UART_1:BUART:tx_fifo_empty\[310]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[349] = \UART_1:BUART:tx_fifo_notfull\[309]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[409] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[416] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[427]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[418] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[428]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[419] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[444]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[420] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[458]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[421] = \UART_1:BUART:sRX:s23Poll:MODIN2_1\[422]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[422] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[423] = \UART_1:BUART:sRX:s23Poll:MODIN2_0\[424]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[424] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[430] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[431] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[432] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[433] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[434] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[435] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[436] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[437] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[438] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[439] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[440] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[441] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[446] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[447] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[448] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[449] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[450] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[451] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[452] = \UART_1:BUART:pollcount_1\[415]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[453] = \UART_1:BUART:pollcount_0\[417]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[454] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[455] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[462] = zero[262]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[463] = \UART_1:BUART:rx_parity_error_status\[464]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[465] = \UART_1:BUART:rx_stop_bit_error\[466]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[476] = \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\[525]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[480] = \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\[547]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\[481] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\[482] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\[483] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\[484] = \UART_1:BUART:sRX:MODIN5_6\[485]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_6\[485] = \UART_1:BUART:rx_count_6\[404]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\[486] = \UART_1:BUART:sRX:MODIN5_5\[487]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_5\[487] = \UART_1:BUART:rx_count_5\[405]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\[488] = \UART_1:BUART:sRX:MODIN5_4\[489]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_4\[489] = \UART_1:BUART:rx_count_4\[406]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\[490] = \UART_1:BUART:sRX:MODIN5_3\[491]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN5_3\[491] = \UART_1:BUART:rx_count_3\[407]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\[492] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\[493] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\[494] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\[495] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\[496] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\[497] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\[498] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\[499] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\[500] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\[501] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\[502] = \UART_1:BUART:rx_count_6\[404]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\[503] = \UART_1:BUART:rx_count_5\[405]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\[504] = \UART_1:BUART:rx_count_4\[406]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\[505] = \UART_1:BUART:rx_count_3\[407]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\[506] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\[507] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\[508] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\[509] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\[510] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\[511] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\[512] = zero[262]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\[527] = \UART_1:BUART:rx_postpoll\[363]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\[528] = \UART_1:BUART:rx_parity_bit\[479]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\[529] = \UART_1:BUART:rx_postpoll\[363]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\[530] = \UART_1:BUART:rx_parity_bit\[479]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[531] = \UART_1:BUART:rx_postpoll\[363]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[532] = \UART_1:BUART:rx_parity_bit\[479]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[534] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[535] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[533]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[536] = \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[533]
Removing Lhs of wire tmpOE__Tx_1_net_0[558] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire tmpOE__inputPin_A_1_net_0[564] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire tmpOE__inputPin_B_1_net_0[569] = tmpOE__Rx_1_net_0[264]
Removing Rhs of wire Net_1482[573] = cmp_vv_vv_MODGEN_7[595]
Removing Rhs of wire Net_1482[573] = \MODULE_7:g1:a0:xeq\[743]
Removing Rhs of wire Net_1482[573] = \MODULE_7:g1:a0:gx:u0:aeqb_1\[706]
Removing Lhs of wire Net_276[576] = zero[262]
Removing Lhs of wire tmpOE__Pin_1_net_0[578] = tmpOE__Rx_1_net_0[264]
Removing Rhs of wire Net_261[579] = \PWM_1:Net_57\[589]
Removing Lhs of wire \PWM_1:Net_107\[586] = Net_286[230]
Removing Lhs of wire \PWM_1:Net_113\[587] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \count_th_Reg_1:clk\[597] = zero[262]
Removing Lhs of wire \count_th_Reg_1:rst\[598] = zero[262]
Removing Rhs of wire Net_304_7[599] = \count_th_Reg_1:control_out_7\[600]
Removing Rhs of wire Net_304_7[599] = \count_th_Reg_1:control_7\[616]
Removing Rhs of wire Net_304_6[601] = \count_th_Reg_1:control_out_6\[602]
Removing Rhs of wire Net_304_6[601] = \count_th_Reg_1:control_6\[617]
Removing Rhs of wire Net_304_5[603] = \count_th_Reg_1:control_out_5\[604]
Removing Rhs of wire Net_304_5[603] = \count_th_Reg_1:control_5\[618]
Removing Rhs of wire Net_304_4[605] = \count_th_Reg_1:control_out_4\[606]
Removing Rhs of wire Net_304_4[605] = \count_th_Reg_1:control_4\[619]
Removing Rhs of wire Net_304_3[607] = \count_th_Reg_1:control_out_3\[608]
Removing Rhs of wire Net_304_3[607] = \count_th_Reg_1:control_3\[620]
Removing Rhs of wire Net_304_2[609] = \count_th_Reg_1:control_out_2\[610]
Removing Rhs of wire Net_304_2[609] = \count_th_Reg_1:control_2\[621]
Removing Rhs of wire Net_304_1[611] = \count_th_Reg_1:control_out_1\[612]
Removing Rhs of wire Net_304_1[611] = \count_th_Reg_1:control_1\[622]
Removing Rhs of wire Net_304_0[613] = \count_th_Reg_1:control_out_0\[614]
Removing Rhs of wire Net_304_0[613] = \count_th_Reg_1:control_0\[623]
Removing Lhs of wire \MODULE_7:g1:a0:newa_7\[624] = Net_167_7[10]
Removing Lhs of wire MODIN6_7[625] = Net_167_7[10]
Removing Lhs of wire \MODULE_7:g1:a0:newa_6\[626] = Net_167_6[14]
Removing Lhs of wire MODIN6_6[627] = Net_167_6[14]
Removing Lhs of wire \MODULE_7:g1:a0:newa_5\[628] = Net_167_5[16]
Removing Lhs of wire MODIN6_5[629] = Net_167_5[16]
Removing Lhs of wire \MODULE_7:g1:a0:newa_4\[630] = Net_167_4[18]
Removing Lhs of wire MODIN6_4[631] = Net_167_4[18]
Removing Lhs of wire \MODULE_7:g1:a0:newa_3\[632] = Net_167_3[20]
Removing Lhs of wire MODIN6_3[633] = Net_167_3[20]
Removing Lhs of wire \MODULE_7:g1:a0:newa_2\[634] = Net_167_2[22]
Removing Lhs of wire MODIN6_2[635] = Net_167_2[22]
Removing Lhs of wire \MODULE_7:g1:a0:newa_1\[636] = Net_167_1[24]
Removing Lhs of wire MODIN6_1[637] = Net_167_1[24]
Removing Lhs of wire \MODULE_7:g1:a0:newa_0\[638] = Net_167_0[26]
Removing Lhs of wire MODIN6_0[639] = Net_167_0[26]
Removing Lhs of wire \MODULE_7:g1:a0:newb_7\[640] = MODIN7_7[641]
Removing Lhs of wire MODIN7_7[641] = Net_304_7[599]
Removing Lhs of wire \MODULE_7:g1:a0:newb_6\[642] = MODIN7_6[643]
Removing Lhs of wire MODIN7_6[643] = Net_304_6[601]
Removing Lhs of wire \MODULE_7:g1:a0:newb_5\[644] = MODIN7_5[645]
Removing Lhs of wire MODIN7_5[645] = Net_304_5[603]
Removing Lhs of wire \MODULE_7:g1:a0:newb_4\[646] = MODIN7_4[647]
Removing Lhs of wire MODIN7_4[647] = Net_304_4[605]
Removing Lhs of wire \MODULE_7:g1:a0:newb_3\[648] = MODIN7_3[649]
Removing Lhs of wire MODIN7_3[649] = Net_304_3[607]
Removing Lhs of wire \MODULE_7:g1:a0:newb_2\[650] = MODIN7_2[651]
Removing Lhs of wire MODIN7_2[651] = Net_304_2[609]
Removing Lhs of wire \MODULE_7:g1:a0:newb_1\[652] = MODIN7_1[653]
Removing Lhs of wire MODIN7_1[653] = Net_304_1[611]
Removing Lhs of wire \MODULE_7:g1:a0:newb_0\[654] = MODIN7_0[655]
Removing Lhs of wire MODIN7_0[655] = Net_304_0[613]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_7\[656] = Net_167_7[10]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_6\[657] = Net_167_6[14]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_5\[658] = Net_167_5[16]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_4\[659] = Net_167_4[18]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_3\[660] = Net_167_3[20]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_2\[661] = Net_167_2[22]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_1\[662] = Net_167_1[24]
Removing Lhs of wire \MODULE_7:g1:a0:dataa_0\[663] = Net_167_0[26]
Removing Lhs of wire \MODULE_7:g1:a0:datab_7\[664] = Net_304_7[599]
Removing Lhs of wire \MODULE_7:g1:a0:datab_6\[665] = Net_304_6[601]
Removing Lhs of wire \MODULE_7:g1:a0:datab_5\[666] = Net_304_5[603]
Removing Lhs of wire \MODULE_7:g1:a0:datab_4\[667] = Net_304_4[605]
Removing Lhs of wire \MODULE_7:g1:a0:datab_3\[668] = Net_304_3[607]
Removing Lhs of wire \MODULE_7:g1:a0:datab_2\[669] = Net_304_2[609]
Removing Lhs of wire \MODULE_7:g1:a0:datab_1\[670] = Net_304_1[611]
Removing Lhs of wire \MODULE_7:g1:a0:datab_0\[671] = Net_304_0[613]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_7\[672] = Net_167_7[10]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_6\[673] = Net_167_6[14]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_5\[674] = Net_167_5[16]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_4\[675] = Net_167_4[18]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_3\[676] = Net_167_3[20]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_2\[677] = Net_167_2[22]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_1\[678] = Net_167_1[24]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:a_0\[679] = Net_167_0[26]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_7\[680] = Net_304_7[599]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_6\[681] = Net_304_6[601]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_5\[682] = Net_304_5[603]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_4\[683] = Net_304_4[605]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_3\[684] = Net_304_3[607]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_2\[685] = Net_304_2[609]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_1\[686] = Net_304_1[611]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:b_0\[687] = Net_304_0[613]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:aeqb_0\[696] = tmpOE__Rx_1_net_0[264]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eq_0\[697] = \MODULE_7:g1:a0:gx:u0:xnor_array_0\[695]
Removing Lhs of wire \MODULE_7:g1:a0:gx:u0:eqi_0\[705] = \MODULE_7:g1:a0:gx:u0:eq_7\[704]
Removing Lhs of wire \EdgeDetect_A_1:last\\D\[754] = Net_1598[2]
Removing Lhs of wire \EdgeDetect_B_1:last\\D\[755] = Net_1597[5]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[764] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[779] = \UART_1:BUART:rx_bitclk_pre\[398]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[788] = \UART_1:BUART:rx_parity_error_pre\[474]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[789] = zero[262]

------------------------------------------------------
Aliased 0 equations, 256 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Rx_1_net_0' (cost = 0):
tmpOE__Rx_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_7\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_167_7 and not Net_304_7)
	OR (Net_167_7 and Net_304_7));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_6\ <= ((not Net_167_6 and not Net_304_6)
	OR (Net_167_6 and Net_304_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_5\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_167_5 and not Net_304_5)
	OR (Net_167_5 and Net_304_5));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_167_4 and not Net_304_4)
	OR (Net_167_4 and Net_304_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_167_3 and not Net_304_3)
	OR (Net_167_3 and Net_304_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_167_2 and not Net_304_2)
	OR (Net_167_2 and Net_304_2));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_167_1 and not Net_304_1)
	OR (Net_167_1 and Net_304_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_167_0 and not Net_304_0)
	OR (Net_167_0 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_7:g1:a0:gx:u0:eq_1\ <= ((not Net_167_1 and not Net_167_0 and not Net_304_1 and not Net_304_0)
	OR (not Net_167_1 and not Net_304_1 and Net_167_0 and Net_304_0)
	OR (not Net_167_0 and not Net_304_0 and Net_167_1 and Net_304_1)
	OR (Net_167_1 and Net_167_0 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_7:g1:a0:gx:u0:eq_2\ <= ((not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_2 and not Net_304_1 and not Net_304_0)
	OR (not Net_167_2 and not Net_167_1 and not Net_304_2 and not Net_304_1 and Net_167_0 and Net_304_0)
	OR (not Net_167_2 and not Net_167_0 and not Net_304_2 and not Net_304_0 and Net_167_1 and Net_304_1)
	OR (not Net_167_2 and not Net_304_2 and Net_167_1 and Net_167_0 and Net_304_1 and Net_304_0)
	OR (not Net_167_1 and not Net_167_0 and not Net_304_1 and not Net_304_0 and Net_167_2 and Net_304_2)
	OR (not Net_167_1 and not Net_304_1 and Net_167_2 and Net_167_0 and Net_304_2 and Net_304_0)
	OR (not Net_167_0 and not Net_304_0 and Net_167_2 and Net_167_1 and Net_304_2 and Net_304_1)
	OR (Net_167_2 and Net_167_1 and Net_167_0 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_3\' (cost = 32):
\MODULE_7:g1:a0:gx:u0:eq_3\ <= ((not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_0 and Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_1 and Net_304_1)
	OR (not Net_167_3 and not Net_167_2 and not Net_304_3 and not Net_304_2 and Net_167_1 and Net_167_0 and Net_304_1 and Net_304_0)
	OR (not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_2 and Net_304_2)
	OR (not Net_167_3 and not Net_167_1 and not Net_304_3 and not Net_304_1 and Net_167_2 and Net_167_0 and Net_304_2 and Net_304_0)
	OR (not Net_167_3 and not Net_167_0 and not Net_304_3 and not Net_304_0 and Net_167_2 and Net_167_1 and Net_304_2 and Net_304_1)
	OR (not Net_167_3 and not Net_304_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_304_3)
	OR (not Net_167_2 and not Net_167_1 and not Net_304_2 and not Net_304_1 and Net_167_3 and Net_167_0 and Net_304_3 and Net_304_0)
	OR (not Net_167_2 and not Net_167_0 and not Net_304_2 and not Net_304_0 and Net_167_3 and Net_167_1 and Net_304_3 and Net_304_1)
	OR (not Net_167_2 and not Net_304_2 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_1 and not Net_167_0 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_304_3 and Net_304_2)
	OR (not Net_167_1 and not Net_304_1 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_0 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_4\' (cost = 64):
\MODULE_7:g1:a0:gx:u0:eq_4\ <= ((not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_0 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_1 and Net_304_1)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_304_4 and not Net_304_3 and not Net_304_2 and Net_167_1 and Net_167_0 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_2 and Net_304_2)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_304_4 and not Net_304_3 and not Net_304_1 and Net_167_2 and Net_167_0 and Net_304_2 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_0 and Net_167_2 and Net_167_1 and Net_304_2 and Net_304_1)
	OR (not Net_167_4 and not Net_167_3 and not Net_304_4 and not Net_304_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_304_3)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_304_4 and not Net_304_2 and not Net_304_1 and Net_167_3 and Net_167_0 and Net_304_3 and Net_304_0)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_0 and not Net_304_4 and not Net_304_2 and not Net_304_0 and Net_167_3 and Net_167_1 and Net_304_3 and Net_304_1)
	OR (not Net_167_4 and not Net_167_2 and not Net_304_4 and not Net_304_2 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_304_3 and Net_304_2)
	OR (not Net_167_4 and not Net_167_1 and not Net_304_4 and not Net_304_1 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_4 and not Net_167_0 and not Net_304_4 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (not Net_167_4 and not Net_304_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_304_4)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_4 and Net_167_0 and Net_304_4 and Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_4 and Net_167_1 and Net_304_4 and Net_304_1)
	OR (not Net_167_3 and not Net_167_2 and not Net_304_3 and not Net_304_2 and Net_167_4 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_1 and Net_304_0)
	OR (not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_2 and Net_304_4 and Net_304_2)
	OR (not Net_167_3 and not Net_167_1 and not Net_304_3 and not Net_304_1 and Net_167_4 and Net_167_2 and Net_167_0 and Net_304_4 and Net_304_2 and Net_304_0)
	OR (not Net_167_3 and not Net_167_0 and not Net_304_3 and not Net_304_0 and Net_167_4 and Net_167_2 and Net_167_1 and Net_304_4 and Net_304_2 and Net_304_1)
	OR (not Net_167_3 and not Net_304_3 and Net_167_4 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_304_4 and Net_304_3)
	OR (not Net_167_2 and not Net_167_1 and not Net_304_2 and not Net_304_1 and Net_167_4 and Net_167_3 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_0)
	OR (not Net_167_2 and not Net_167_0 and not Net_304_2 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_1 and Net_304_4 and Net_304_3 and Net_304_1)
	OR (not Net_167_2 and not Net_304_2 and Net_167_4 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_1 and not Net_167_0 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_2 and Net_304_4 and Net_304_3 and Net_304_2)
	OR (not Net_167_1 and not Net_304_1 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_0 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Virtual signal \MODULE_7:g1:a0:gx:u0:eq_5\ with ( cost: 128 or cost_inv: -1)  > 90 or with size: 64 > 102 has been made a (soft) node.
\MODULE_7:g1:a0:gx:u0:eq_5\ <= ((not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_304_5)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_304_4)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_304_5 and Net_304_4)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_304_3)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_3 and Net_304_5 and Net_304_3)
	OR (not Net_167_5 and not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_304_4 and Net_304_3)
	OR (not Net_167_2 and not Net_167_1 and not Net_167_0 and not Net_304_2 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_3 and Net_304_5 and Net_304_4 and Net_304_3)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_2 and Net_304_2)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_2 and Net_304_5 and Net_304_2)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_2 and Net_304_4 and Net_304_2)
	OR (not Net_167_3 and not Net_167_1 and not Net_167_0 and not Net_304_3 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_2 and Net_304_5 and Net_304_4 and Net_304_2)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_1 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_304_3 and Net_304_2)
	OR (not Net_167_4 and not Net_167_1 and not Net_167_0 and not Net_304_4 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_3 and Net_167_2 and Net_304_5 and Net_304_3 and Net_304_2)
	OR (not Net_167_5 and not Net_167_1 and not Net_167_0 and not Net_304_5 and not Net_304_1 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_2 and Net_304_4 and Net_304_3 and Net_304_2)
	OR (not Net_167_1 and not Net_167_0 and not Net_304_1 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_2)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_1 and Net_304_1)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_5 and Net_167_1 and Net_304_5 and Net_304_1)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_5 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_4 and Net_167_1 and Net_304_4 and Net_304_1)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_0 and not Net_304_3 and not Net_304_2 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_1 and Net_304_5 and Net_304_4 and Net_304_1)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_2 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_2 and not Net_304_0 and Net_167_3 and Net_167_1 and Net_304_3 and Net_304_1)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_0 and not Net_304_4 and not Net_304_2 and not Net_304_0 and Net_167_5 and Net_167_3 and Net_167_1 and Net_304_5 and Net_304_3 and Net_304_1)
	OR (not Net_167_5 and not Net_167_2 and not Net_167_0 and not Net_304_5 and not Net_304_2 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_1 and Net_304_4 and Net_304_3 and Net_304_1)
	OR (not Net_167_2 and not Net_167_0 and not Net_304_2 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_1 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_1)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_0 and Net_167_2 and Net_167_1 and Net_304_2 and Net_304_1)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_0 and not Net_304_4 and not Net_304_3 and not Net_304_0 and Net_167_5 and Net_167_2 and Net_167_1 and Net_304_5 and Net_304_2 and Net_304_1)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_0 and not Net_304_5 and not Net_304_3 and not Net_304_0 and Net_167_4 and Net_167_2 and Net_167_1 and Net_304_4 and Net_304_2 and Net_304_1)
	OR (not Net_167_3 and not Net_167_0 and not Net_304_3 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_2 and Net_167_1 and Net_304_5 and Net_304_4 and Net_304_2 and Net_304_1)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_0 and not Net_304_5 and not Net_304_4 and not Net_304_0 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (not Net_167_4 and not Net_167_0 and not Net_304_4 and not Net_304_0 and Net_167_5 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_5 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (not Net_167_5 and not Net_167_0 and not Net_304_5 and not Net_304_0 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (not Net_167_0 and not Net_304_0 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_0 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_4 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_5 and Net_167_0 and Net_304_5 and Net_304_0)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_5 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_4 and Net_167_0 and Net_304_4 and Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_167_1 and not Net_304_3 and not Net_304_2 and not Net_304_1 and Net_167_5 and Net_167_4 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_304_5 and not Net_304_4 and not Net_304_2 and not Net_304_1 and Net_167_3 and Net_167_0 and Net_304_3 and Net_304_0)
	OR (not Net_167_4 and not Net_167_2 and not Net_167_1 and not Net_304_4 and not Net_304_2 and not Net_304_1 and Net_167_5 and Net_167_3 and Net_167_0 and Net_304_5 and Net_304_3 and Net_304_0)
	OR (not Net_167_5 and not Net_167_2 and not Net_167_1 and not Net_304_5 and not Net_304_2 and not Net_304_1 and Net_167_4 and Net_167_3 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_0)
	OR (not Net_167_2 and not Net_167_1 and not Net_304_2 and not Net_304_1 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_1 and Net_167_2 and Net_167_0 and Net_304_2 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_1 and not Net_304_4 and not Net_304_3 and not Net_304_1 and Net_167_5 and Net_167_2 and Net_167_0 and Net_304_5 and Net_304_2 and Net_304_0)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_1 and not Net_304_5 and not Net_304_3 and not Net_304_1 and Net_167_4 and Net_167_2 and Net_167_0 and Net_304_4 and Net_304_2 and Net_304_0)
	OR (not Net_167_3 and not Net_167_1 and not Net_304_3 and not Net_304_1 and Net_167_5 and Net_167_4 and Net_167_2 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_2 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_1 and not Net_304_5 and not Net_304_4 and not Net_304_1 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_4 and not Net_167_1 and not Net_304_4 and not Net_304_1 and Net_167_5 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_5 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_5 and not Net_167_1 and not Net_304_5 and not Net_304_1 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_1 and not Net_304_1 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_304_5 and not Net_304_4 and not Net_304_3 and not Net_304_2 and Net_167_1 and Net_167_0 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_167_2 and not Net_304_4 and not Net_304_3 and not Net_304_2 and Net_167_5 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_3 and not Net_167_2 and not Net_304_5 and not Net_304_3 and not Net_304_2 and Net_167_4 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_1 and Net_304_0)
	OR (not Net_167_3 and not Net_167_2 and not Net_304_3 and not Net_304_2 and Net_167_5 and Net_167_4 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_2 and not Net_304_5 and not Net_304_4 and not Net_304_2 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_2 and not Net_304_4 and not Net_304_2 and Net_167_5 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_2 and not Net_304_5 and not Net_304_2 and Net_167_4 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_2 and not Net_304_2 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_167_3 and not Net_304_5 and not Net_304_4 and not Net_304_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_167_3 and not Net_304_4 and not Net_304_3 and Net_167_5 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_3 and not Net_304_5 and not Net_304_3 and Net_167_4 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_3 and not Net_304_3 and Net_167_5 and Net_167_4 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_167_4 and not Net_304_5 and not Net_304_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_4 and not Net_304_4 and Net_167_5 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (not Net_167_5 and not Net_304_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0)
	OR (Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0 and Net_304_5 and Net_304_4 and Net_304_3 and Net_304_2 and Net_304_1 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_6\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_6\ <= ((not Net_167_6 and not Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_167_6 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_6\ <= ((not Net_167_6 and Net_304_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_6\ <= ((not Net_304_6 and Net_167_6));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_3\ <= ((not Net_167_3 and Net_304_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_3\ <= ((not Net_304_3 and Net_167_3));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_4\ <= ((not Net_167_4 and not Net_167_3 and Net_304_3)
	OR (not Net_167_3 and Net_304_4 and Net_304_3)
	OR (not Net_167_4 and Net_304_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_4\ <= ((not Net_304_4 and not Net_304_3 and Net_167_3)
	OR (not Net_304_3 and Net_167_4 and Net_167_3)
	OR (not Net_304_4 and Net_167_4));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:lt_0\ <= ((not Net_167_0 and Net_304_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_7:g1:a0:gx:u0:gt_0\ <= ((not Net_304_0 and Net_167_0));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:lt_1\ <= ((not Net_167_1 and not Net_167_0 and Net_304_0)
	OR (not Net_167_0 and Net_304_1 and Net_304_0)
	OR (not Net_167_1 and Net_304_1));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_7:g1:a0:gx:u0:gt_1\ <= ((not Net_304_1 and not Net_304_0 and Net_167_0)
	OR (not Net_304_0 and Net_167_1 and Net_167_0)
	OR (not Net_304_1 and Net_167_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_167_0);

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_167_0);

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\MODULE_7:g1:a0:gx:u0:eq_7\' (cost = 4):
\MODULE_7:g1:a0:gx:u0:eq_7\ <= ((not Net_167_7 and not Net_167_6 and not Net_304_7 and not Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_7 and not Net_304_7 and Net_167_6 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_6 and not Net_304_6 and Net_167_7 and Net_304_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_167_7 and Net_167_6 and Net_304_7 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_1482' (cost = 4):
Net_1482 <= ((not Net_167_7 and not Net_167_6 and not Net_304_7 and not Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_7 and not Net_304_7 and Net_167_6 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_6 and not Net_304_6 and Net_167_7 and Net_304_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_167_7 and Net_167_6 and Net_304_7 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\matchCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_167_0 and Net_167_1)
	OR (not Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_87 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_87 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_87 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not Net_87 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_87 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Virtual signal Net_1596 with ( cost: 680 or cost_inv: 5)  > 90 or with size: 5 > 102 has been made a (soft) node.
Net_1596 <= ((not Net_167_7 and not Net_167_6 and not Net_304_7 and not Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_7 and not Net_304_7 and Net_167_6 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (not Net_167_6 and not Net_304_6 and Net_167_7 and Net_304_7 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR (Net_167_7 and Net_167_6 and Net_304_7 and Net_304_6 and \MODULE_7:g1:a0:gx:u0:eq_5\)
	OR Net_1956);

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\matchCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_167_1 and Net_167_2)
	OR (not Net_167_0 and Net_167_2)
	OR (not Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\matchCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_167_2 and Net_167_3)
	OR (not Net_167_1 and Net_167_3)
	OR (not Net_167_0 and Net_167_3)
	OR (not Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\matchCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_167_3 and Net_167_4)
	OR (not Net_167_2 and Net_167_4)
	OR (not Net_167_1 and Net_167_4)
	OR (not Net_167_0 and Net_167_4)
	OR (not Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\matchCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_167_4 and Net_167_5)
	OR (not Net_167_3 and Net_167_5)
	OR (not Net_167_2 and Net_167_5)
	OR (not Net_167_1 and Net_167_5)
	OR (not Net_167_0 and Net_167_5)
	OR (not Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_167_6 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\matchCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_167_5 and Net_167_6)
	OR (not Net_167_4 and Net_167_6)
	OR (not Net_167_3 and Net_167_6)
	OR (not Net_167_2 and Net_167_6)
	OR (not Net_167_1 and Net_167_6)
	OR (not Net_167_0 and Net_167_6)
	OR (not Net_167_6 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));


Substituting virtuals - pass 9:

Note:  Expanding virtual equation for '\matchCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\matchCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_167_6 and Net_167_7)
	OR (not Net_167_5 and Net_167_7)
	OR (not Net_167_4 and Net_167_7)
	OR (not Net_167_3 and Net_167_7)
	OR (not Net_167_2 and Net_167_7)
	OR (not Net_167_1 and Net_167_7)
	OR (not Net_167_0 and Net_167_7)
	OR (not Net_167_7 and Net_167_6 and Net_167_5 and Net_167_4 and Net_167_3 and Net_167_2 and Net_167_1 and Net_167_0));


Substituting virtuals - pass 10:


----------------------------------------------------------
Circuit simplification results:

	Expanded 87 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing zero to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART_1:BUART:rx_status_0\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART_1:BUART:rx_status_6\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Removing Lhs of wire \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[206] = \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[196]
Removing Rhs of wire zero[262] = \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[196]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[362] = \UART_1:BUART:rx_bitclk\[410]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[460] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[469] = zero[262]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[771] = \UART_1:BUART:tx_ctrl_mark_last\[353]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[783] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[784] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[786] = zero[262]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[787] = \UART_1:BUART:rx_markspace_pre\[473]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[792] = \UART_1:BUART:rx_parity_bit\[479]

------------------------------------------------------
Aliased 0 equations, 11 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_87 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_87 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj" -dcpsoc3 pulseDet_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.778ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 31 July 2018 11:01:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1.cyprj -d CY8C5888LTI-LP097 pulseDet_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \matchCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_2\ kept \MODULE_7:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_2\ kept \MODULE_7:g1:a0:gx:u0:gt_7\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_1\ kept \MODULE_7:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_1\ kept \MODULE_7:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_7:g1:a0:gx:u0:lti_0\ kept \MODULE_7:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_7:g1:a0:gx:u0:gti_0\ kept \MODULE_7:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_3
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_4'. Fanout=8, Signal=Net_1699
    Digital Clock 3: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_148
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: inputPin_B_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_87 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_82 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = inputPin_A_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => inputPin_A_1(0)__PA ,
            fb => Net_1598 ,
            pad => inputPin_A_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = inputPin_B_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => inputPin_B_1(0)__PA ,
            fb => Net_1597 ,
            pad => inputPin_B_1(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_261 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_167_5 * !Net_304_5
            + Net_167_4 * !Net_304_4
            + Net_167_3 * !Net_304_3
            + Net_167_2 * !Net_304_2
            + !Net_167_1 * Net_304_1
            + Net_167_1 * !Net_304_1
            + !Net_167_0 * Net_304_0
            + Net_167_0 * !Net_304_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)

    MacroCell: Name=Net_82, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_82 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1596, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_167_7 * !Net_167_6 * !Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_167_7 * Net_167_6 * !Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * !Net_167_6 * Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * Net_167_6 * Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_1956
        );
        Output = Net_1596 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_1482, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_167_7 * !Net_167_6 * !Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_167_7 * Net_167_6 * !Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * !Net_167_6 * Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * Net_167_6 * Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_1482 (fanout=1)

    MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_167_5 * Net_304_5
            + !Net_167_4 * Net_304_4
            + !Net_167_3 * Net_304_3
            + !Net_167_2 * Net_304_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=Net_167_7, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_167_7 * Net_1596
            + !Net_1596 * Net_169 * Net_167_6 * Net_167_5 * Net_167_4 * 
              Net_167_3 * Net_167_2 * Net_167_1 * Net_167_0
        );
        Output = Net_167_7 (fanout=4)

    MacroCell: Name=Net_167_6, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_5 * Net_167_4 * Net_167_3 * 
              Net_167_2 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_6
        );
        Output = Net_167_6 (fanout=5)

    MacroCell: Name=Net_167_5, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_4 * Net_167_3 * Net_167_2 * 
              Net_167_1 * Net_167_0
            + Net_1596 * Net_167_5
        );
        Output = Net_167_5 (fanout=6)

    MacroCell: Name=Net_167_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_3 * Net_167_2 * Net_167_1 * 
              Net_167_0
            + Net_1596 * Net_167_4
        );
        Output = Net_167_4 (fanout=7)

    MacroCell: Name=Net_167_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_2 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_3
        );
        Output = Net_167_3 (fanout=8)

    MacroCell: Name=Net_167_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_2
        );
        Output = Net_167_2 (fanout=9)

    MacroCell: Name=Net_167_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_0
            + Net_1596 * Net_167_1
        );
        Output = Net_167_1 (fanout=9)

    MacroCell: Name=Net_167_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * !Net_169 * Net_167_0
            + !Net_1596 * Net_169 * !Net_167_0
        );
        Output = Net_167_0 (fanout=10)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_87_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_87_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_87_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_87_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\NMatch_Reg_1:sts:sts_reg\
        PORT MAP (
            status_7 => Net_167_7 ,
            status_6 => Net_167_6 ,
            status_5 => Net_167_5 ,
            status_4 => Net_167_4 ,
            status_3 => Net_167_3 ,
            status_2 => Net_167_2 ,
            status_1 => Net_167_1 ,
            status_0 => Net_167_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_294 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_87 ,
            out => Net_87_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\matchCounterControl_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \matchCounterControl_Reg_1:control_7\ ,
            control_6 => \matchCounterControl_Reg_1:control_6\ ,
            control_5 => \matchCounterControl_Reg_1:control_5\ ,
            control_4 => \matchCounterControl_Reg_1:control_4\ ,
            control_3 => \matchCounterControl_Reg_1:control_3\ ,
            control_2 => Net_1956 ,
            control_1 => Net_286 ,
            control_0 => Net_169 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\count_th_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_304_7 ,
            control_6 => Net_304_6 ,
            control_5 => Net_304_5 ,
            control_4 => Net_304_4 ,
            control_3 => Net_304_3 ,
            control_2 => Net_304_2 ,
            control_1 => Net_304_1 ,
            control_0 => Net_304_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_matchPhoton_1
        PORT MAP (
            interrupt => Net_1482 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_Rx_1
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    8 :   40 :   48 : 16.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   37 :  155 :  192 : 19.27 %
  Unique P-terms              :   78 :  306 :  384 : 20.31 %
  Total P-terms               :   91 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    5 :   19 :   24 : 20.83 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.153ms
Tech Mapping phase: Elapsed time ==> 0s.304ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Pin_1(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : inputPin_A_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.560ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.0 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            5.40
               Macrocells :            2.47
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.061ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       8.78 :       4.11
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_167_3, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_2 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_3
        );
        Output = Net_167_3 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_167_2, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_2
        );
        Output = Net_167_2 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_167_1, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_0
            + Net_1596 * Net_167_1
        );
        Output = Net_167_1 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_167_0, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * !Net_169 * Net_167_0
            + !Net_1596 * Net_169 * !Net_167_0
        );
        Output = Net_167_0 (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_294 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_87_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_87_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_87_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_87_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_87_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_87 ,
        out => Net_87_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !Net_167_5 * Net_304_5
            + !Net_167_4 * Net_304_4
            + !Net_167_3 * Net_304_3
            + !Net_167_2 * Net_304_2
            + \MODULE_7:g1:a0:gx:u0:eq_5_split\
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5\ (fanout=2)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MODULE_7:g1:a0:gx:u0:eq_5_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_167_5 * !Net_304_5
            + Net_167_4 * !Net_304_4
            + Net_167_3 * !Net_304_3
            + Net_167_2 * !Net_304_2
            + !Net_167_1 * Net_304_1
            + Net_167_1 * !Net_304_1
            + !Net_167_0 * Net_304_0
            + Net_167_0 * !Net_304_0
        );
        Output = \MODULE_7:g1:a0:gx:u0:eq_5_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\NMatch_Reg_1:sts:sts_reg\
    PORT MAP (
        status_7 => Net_167_7 ,
        status_6 => Net_167_6 ,
        status_5 => Net_167_5 ,
        status_4 => Net_167_4 ,
        status_3 => Net_167_3 ,
        status_2 => Net_167_2 ,
        status_1 => Net_167_1 ,
        status_0 => Net_167_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\count_th_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_304_7 ,
        control_6 => Net_304_6 ,
        control_5 => Net_304_5 ,
        control_4 => Net_304_4 ,
        control_3 => Net_304_3 ,
        control_2 => Net_304_2 ,
        control_1 => Net_304_1 ,
        control_0 => Net_304_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_167_7, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_167_7 * Net_1596
            + !Net_1596 * Net_169 * Net_167_6 * Net_167_5 * Net_167_4 * 
              Net_167_3 * Net_167_2 * Net_167_1 * Net_167_0
        );
        Output = Net_167_7 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_167_6, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_5 * Net_167_4 * Net_167_3 * 
              Net_167_2 * Net_167_1 * Net_167_0
            + Net_1596 * Net_167_6
        );
        Output = Net_167_6 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_167_5, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_4 * Net_167_3 * Net_167_2 * 
              Net_167_1 * Net_167_0
            + Net_1596 * Net_167_5
        );
        Output = Net_167_5 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_167_4, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1699) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1596 * Net_169 * Net_167_3 * Net_167_2 * Net_167_1 * 
              Net_167_0
            + Net_1596 * Net_167_4
        );
        Output = Net_167_4 (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1596, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_167_7 * !Net_167_6 * !Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_167_7 * Net_167_6 * !Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * !Net_167_6 * Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * Net_167_6 * Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_1956
        );
        Output = Net_1596 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1482, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_167_7 * !Net_167_6 * !Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + !Net_167_7 * Net_167_6 * !Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * !Net_167_6 * Net_304_7 * !Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
            + Net_167_7 * Net_167_6 * Net_304_7 * Net_304_6 * 
              \MODULE_7:g1:a0:gx:u0:eq_5\
        );
        Output = Net_1482 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\matchCounterControl_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \matchCounterControl_Reg_1:control_7\ ,
        control_6 => \matchCounterControl_Reg_1:control_6\ ,
        control_5 => \matchCounterControl_Reg_1:control_5\ ,
        control_4 => \matchCounterControl_Reg_1:control_4\ ,
        control_3 => \matchCounterControl_Reg_1:control_3\ ,
        control_2 => Net_1956 ,
        control_1 => Net_286 ,
        control_0 => Net_169 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_82, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_82 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_Rx_1
        PORT MAP (
            interrupt => Net_294 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_matchPhoton_1
        PORT MAP (
            interrupt => Net_1482 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = inputPin_B_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => inputPin_B_1(0)__PA ,
        fb => Net_1597 ,
        pad => inputPin_B_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_261 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = inputPin_A_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => inputPin_A_1(0)__PA ,
        fb => Net_1598 ,
        pad => inputPin_A_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_87 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_82 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_3 ,
            dclk_0 => Net_3_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_1699 ,
            dclk_2 => Net_1699_local ,
            dclk_glb_3 => Net_148 ,
            dclk_3 => Net_148_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PWM_1:PWMHW\
        PORT MAP (
            clock => Net_148 ,
            kill => Net_286 ,
            enable => __ONE__ ,
            tc => \PWM_1:Net_63\ ,
            cmp => Net_261 ,
            irq => \PWM_1:Net_54\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   0 |       |      NONE |     HI_Z_DIGITAL | inputPin_B_1(0) | FB(Net_1597)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   1 |     * |      NONE |         CMOS_OUT |        Pin_1(0) | In(Net_261)
     |   7 |     * |      NONE |     HI_Z_DIGITAL | inputPin_A_1(0) | FB(Net_1598)
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_87)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_82)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.069ms
Digital Placement phase: Elapsed time ==> 2s.662ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "pulseDet_1_r.vh2" --pcf-path "pulseDet_1.pco" --des-name "pulseDet_1" --dsf-path "pulseDet_1.dsf" --sdc-path "pulseDet_1.sdc" --lib-path "pulseDet_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.833ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.110ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: pulseDet_1_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_4 ). (File=C:\Users\lucas\Google Drive (lucas.s10@aluno.ifsc.edu.br)\ifsc\bolsa\pulseDet\PSOC_pulseMatchDetector\Psoc_project\pulseDet_1.cydsn\pulseDet_1_timing.html)
Timing report is in pulseDet_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.624ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.391ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.121ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.123ms
API generation phase: Elapsed time ==> 4s.832ms
Dependency generation phase: Elapsed time ==> 0s.062ms
Cleanup phase: Elapsed time ==> 0s.000ms
