`begin_keywords "1800-2012"
module axis_busreg ( z, z );
inout trireg logic z ;
endmodule
`end_keywords
/**portGenericDumpBegin z DUMMY0 portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
