$date
  Wed Sep 14 14:55:55 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module dmux8way $end
$var reg 1 ! a $end
$var reg 3 " sel[2:0] $end
$var reg 1 # q0 $end
$var reg 1 $ q1 $end
$var reg 1 % q2 $end
$var reg 1 & q3 $end
$var reg 1 ' q4 $end
$var reg 1 ( q5 $end
$var reg 1 ) q6 $end
$var reg 1 * q7 $end
$upscope $end
$enddefinitions $end
#0
1!
b000 "
U#
U$
U%
U&
U'
U(
U)
U*
#1000000
