module Multi_Cycle_Computer(
    input clk,
    input reset,
    output [31:0] PC
);

wire PCWrite_wire;
wire ADRSrc_to_Mux;
wire MemWrite_wire;
wire IRWrite_wire;
wire ResultSrc_wire;
wire ALUControl_wire;
wire ALUSrcA_wire;
wire ALUSrcB_wire;
wire ImmSrc_wire;
wire RegWrite_wire;
wire RegSrc_wire;
wire ALUFlags_wire;
wire Cond_wire;
wire Op_wire;
wire Funct_wire;
wire Rd_wire;


 Controller My_Controller(
		.PCWrite(PCWrite_wire),
	   .AdrSrc(ADRSrc_to_Mux),
	   .MemWrite(MemWrite_wire),
	   .IRWrite(IRWrite_wire),
	   .ResultSrc(ResultSrc_wire),
	   .ALUControl(ALUControl_wire),
	   .ALUSrcB(ALUSrcB_wire),
	   .ALUSrcA(ALUSrcA_wire),
	   .ImmSrc(ImmSrc_wire),
	   .RegWrite(RegWrite_wire),
	   .RegSrc(RegSrc_wire),
	   .BL_ctrl(0),
		.ALUFlags(ALUFlags_wire),
		.Cond(Cond_wire),
		.Op(Op_wire),
		.Funct(Funct_wire),
		.Rd,
		.clk(clk),
		.RESET(~reset)
    );

 DataPath My_DataPath (
       .clk(clk),
		 .RESET(~reset), 
		 .PCWrite(PCWrite_wire),
		 .AdrSrc(ADRSrc_to_Mux),
		 .MemWrite(MemWrite_wire),
		 .IRWrite(IRWrite_wire),
		 .ResultSrc(ResultSrc_wire),
		 .ALUControl(ALUControl_wire),
		 .ALUSrcB(ALUSrcB_wire),
		 .ALUSrcA(ALUSrcA_wire),
		 .ImmSrc(ImmSrc_wire),
		 .RegWrite(RegWrite_wire),
		 .RegSrc(RegSrc_wire),
		 .BL_ctrl(0),

		 .ALUFlags(ALUFlags_wire),
		 .Cond(Cond_wire),
		 .Op(Op_wire),
		 .Funct(Funct_wire),
		 .Rd(Rd_wire),
		 
		 //for debugging
		 .Switches(0),
		 .HEX_Debug(0),
		 .PC(PC)
    );

endmodule