/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [11:0] _00_;
  reg [11:0] _01_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [5:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [15:0] celloutsig_1_13z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[50] | in_data[24]);
  assign celloutsig_0_4z = ~(in_data[33] | celloutsig_0_1z);
  assign celloutsig_1_8z = ~(in_data[102] | celloutsig_1_5z[5]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[13]);
  assign celloutsig_0_15z = ~(celloutsig_0_2z[2] | celloutsig_0_6z[1]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[0] | celloutsig_1_0z[3]);
  assign celloutsig_0_8z = in_data[85] | celloutsig_0_3z[6];
  assign celloutsig_0_32z = celloutsig_0_0z | celloutsig_0_16z;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 12'h000;
    else _00_ <= { in_data[103:102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  reg [9:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 10'h000;
    else _11_ <= celloutsig_1_13z[15:6];
  assign out_data[137:128] = _11_;
  always_ff @(posedge clkin_data[0], posedge out_data[97])
    if (out_data[97]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_4z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_5z = { _00_[10:3], celloutsig_1_3z, celloutsig_1_3z } & in_data[185:176];
  assign celloutsig_0_10z = { celloutsig_0_6z[2:0], celloutsig_0_4z } & { celloutsig_0_9z[4:2], celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z[7:1], celloutsig_0_2z[2] } & { celloutsig_0_2z[6:1], celloutsig_0_2z[2], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[122:115] / { 1'h1, in_data[131:125] };
  assign celloutsig_0_24z = { celloutsig_0_22z[8:4], celloutsig_0_15z } / { 1'h1, in_data[25:21] };
  assign celloutsig_1_13z = ~ { celloutsig_1_4z[6:0], celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_6z = ~ celloutsig_0_3z[7:4];
  assign celloutsig_0_25z = { celloutsig_0_10z[1:0], celloutsig_0_6z } | celloutsig_0_24z;
  assign celloutsig_1_3z = ^ { in_data[111:110], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_16z = ^ celloutsig_0_2z[8:5];
  assign celloutsig_0_33z = ^ _01_[7:3];
  assign celloutsig_1_4z = in_data[151:143] - { celloutsig_1_0z[0], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_6z[2:0] - celloutsig_0_2z[7:5];
  assign celloutsig_0_9z = { in_data[41:38], celloutsig_0_6z } - { celloutsig_0_6z[2], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign { celloutsig_0_2z[1], celloutsig_0_2z[8:2] } = ~ { celloutsig_0_1z, in_data[79:74], celloutsig_0_0z };
  assign out_data[107:97] = ~ { celloutsig_1_5z, celloutsig_1_1z };
  assign { celloutsig_0_22z[1], celloutsig_0_22z[8:2] } = ~ { celloutsig_0_2z[1], celloutsig_0_2z[8:2] };
  assign celloutsig_0_22z[0] = celloutsig_0_22z[2];
  assign celloutsig_0_2z[0] = celloutsig_0_2z[2];
  assign { out_data[96], out_data[32], out_data[0] } = { out_data[97], celloutsig_0_32z, celloutsig_0_33z };
endmodule
