<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_EOIR0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_EOIR0, Interrupt Controller End Of Interrupt Register 0</h1><p>The ICC_EOIR0 characteristics are:</p><h2>Purpose</h2>
          <p>A PE writes to this register to inform the CPU interface that it has completed the processing of the specified Group 0 interrupt.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>WO</td><td>WO</td><td>WO</td><td>WO</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>WO</td><td>WO</td></tr></table>
          <p>ICC_EOIR0 is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.FMO is set to 0.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR</span>.FMO is set to 1, at Non-secure EL1, the instruction encoding used to access ICC_EOIR0 results in an access to <a href="AArch32-icv_eoir0.html">ICV_EOIR0</a>.</p>
          </div>
        
          <p>A write to this register must correspond to the most recent valid read by this PE from an Interrupt Acknowledge Register, and must correspond to the INTID that was read from <a href="AArch32-icc_iar0.html">ICC_IAR0</a>, otherwise the system behavior is <span class="arm-defined-word">UNPREDICTABLE</span>. A valid read is a read that returns a valid INTID that is not a special INTID.</p>
        
          <p>A write of a Special INTID is ignored. See <span class="xref">Special INTIDs</span>, for more information.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, write accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, write accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-icc_msre.html">ICC_MSRE</a>.SRE==0, write accesses to this register from EL3 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TALL0==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TALL0==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-scr-s.html">SCR</a>.FIQ==1, and EL3 is implemented and configured to use AArch32, write accesses to this register from EL2 and EL3 modes other than Monitor mode are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch32-scr-s.html">SCR</a>.FIQ==1, and <a href="AArch32-hcr.html">HCR</a>.FMO==0, and EL2 is implemented and configured to use AArch32, Non-secure write accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and EL3 is implemented and configured to use AArch64, Secure write accesses to this register from EL1 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and EL3 is implemented and configured to use AArch64, write accesses to this register from EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch32-hcr.html">HCR</a>.FMO==0, and EL3 is implemented and configured to use AArch64 and EL2 is implemented and configured to use AArch32, Non-secure write accesses to this register from EL1 are trapped to EL3.</p>
        
          <p>If <a href="AArch64-scr_el3.html">SCR_EL3</a>.FIQ==1, and <a href="AArch64-hcr_el2.html">HCR_EL2</a>.FMO==0, and EL2 is implemented and configured to use AArch64, Non-secure write accesses to this register from EL1 are trapped to EL3.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register ICC_EOIR0 
            performs the same function as 
            AArch64 System register <a href="AArch64-icc_eoir0_el1.html">ICC_EOIR0_EL1</a>.
          </p><h2>Attributes</h2>
          <p>ICC_EOIR0 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_EOIR0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="24"><a href="#INTID">INTID</a></td></tr></tbody></table><h4 id="0">
                Bits [31:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTID">INTID, bits [23:0]
                  </h4>
              <p>The INTID from the corresponding <a href="AArch32-icc_iar0.html">ICC_IAR0</a> access.</p>
            
              <p>This field has either 16 or 24 bits implemented. The number of implemented bits can be found in <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.IDbits and <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.IDbits. If only 16 bits are implemented, bits [23:16] of this register are <span class="arm-defined-word">RES0</span>.</p>
            
              <p>If the EOImode bit for the current Exception level and Security state is 0, a write to this register drops the priority for the interrupt, and also deactivates the interrupt.</p>
            
              <p>If the EOImode bit for the current Exception level and Security state is 1, a write to this register only drops the priority for the interrupt. Software must write to <a href="AArch32-icc_dir.html">ICC_DIR</a> to deactivate the interrupt.</p>
            
              <p>The appropriate EOImode bit varies as follows:</p>
            
              <ul>
                <li>
                  If EL3 is not implemented, the appropriate bit is <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.EOImode.
                </li>
                <li>
                  If EL3 is implemented and the software is executing in Monitor mode, the appropriate bit is <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.EOImode_EL3.
                </li>
                <li>
                  If EL3 is implemented and the software is not executing in Monitor mode, the bit depends on the current Security state:<ul><li>If the software is executing in Secure state, the bit is <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.EOImode in the Secure instance of <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>. This is an alias of <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.EOImode_EL1S.</li><li>If the software is executing in Non-secure state, the bit is <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.EOImode in the Non-secure instance of <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>. This is an alias of <a href="AArch32-icc_mctlr.html">ICC_MCTLR</a>.EOImode_EL1NS.</li></ul>
                </li>
              </ul>
            <h2>Accessing the ICC_EOIR0</h2><p>To access the ICC_EOIR0:</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c12,c8,1 ; Write Rt to ICC_EOIR0</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1100</td><td>1000</td><td>001</td></tr></table>
          <p>When <span class="xref">HCR</span>.FMO is set to 1, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icv_eoir0.html">ICV_EOIR0</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
