#!/usr/bin/python
# -*- coding: UTF-8 -*-


class List(object):
    Dir = [
        {'课程体系介绍': ''},
        {'LogiSim工具': '/File/logisim'},
        {'Verilog语法': '/File/verilog'},
        {'FPGA原理': '/File/fpga'},
        {'Nexys4DDR开发板': '/File/IO'},
        {'Vivado安装及使用': '/File/vivado'},
        {'TestBench编写及仿真': '/File/testbench'},
        {'基本逻辑门（与、或、非、异或等）': '/File/basic'},
        {'简单组合逻辑电路（如选择器、译码器、加法器）': '/File/SLC'},
        {'复杂组合逻辑电路（如多位全加器等）': '/File/CLC'},
        {'简单时序逻辑电路（锁存器、触发器等）': '/File/STC'},
        {'复杂时序逻辑电路（如计数器、秒表等）': '/File/CT'},
        {'存储器': '/File/memory'},
        {'有限状态机': '/File/FSM'}
    ]

