# Design: Design Secuencias already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
# Design: Error: Cannot open configuration: "compile"
acom -reorder -O3 -e 100 -work Secuencias -2002  $dsn/src/ClkDiv.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\Práctica #05\Secuencias\Secuencias\src\ClkDiv.vhd
# Compile Entity "ClkDiv"
# Compile Architecture "ClkDiv" of Entity "ClkDiv"
# Top-level unit(s) detected:
# Entity => ClkDiv
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 3.2 [s].
# There are no files to simulate. Use "Functional Simulation Options" dialog to specify file(s).
asim +access +r -advdataflow ClkDiv
# Warning: Verilog Optimization cannot be used when -advdataflow is in effect. Verilog Optimization disabled.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 5.4 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 2.3 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6172 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\Práctica #05\Secuencias\Secuencias\src\wave.asdb
#  15:57, sábado, 20 de abril de 2019
#  Simulation has been initialized
wave
# Waveform file 'untitled.awc' connected to 'C:/Users/Admin/Desktop/Logica/Logica-Digital---Practicas-de-Laboratorio-/Práctica #05/Secuencias/Secuencias/src/wave.asdb'.
wave  /ClkDiv/*
# 4 signal(s) traced.
run 100 ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 2500 ps,  Iteration: 0,  Instance: /ClkDiv,  Process: line__41.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 7500 ps,  Iteration: 0,  Instance: /ClkDiv,  Process: line__41.
# KERNEL: stopped at time: 100 ns
# Waveform file 'C:/Users/Admin/Desktop/Logica/Logica-Digital---Practicas-de-Laboratorio-/untitled.awc' connected to 'C:/Users/Admin/Desktop/Logica/Logica-Digital---Practicas-de-Laboratorio-/untitled.asdb'.
# Adding file C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\untitled.asdb ... Done
# Adding file C:\Users\Admin\Desktop\Logica\Logica-Digital---Practicas-de-Laboratorio-\untitled.awc ... Done
