vhdtdtfi -lib work C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/RAM/RAM_internal.v -lang verilog -prj RAM -o RAM_internal.spl -module RAM_internal -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 RAM_internal.spl C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/RAM/RAM_internal.sym 
vhdtdtfi -lib work C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/RAM/RAM_internal.v -lang verilog -prj RAM -o RAM_internal.spl -module RAM_internal -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 RAM_internal.spl C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/RAM/RAM_internal.sym 
