//Petronela
csl_register_file r1{
  r1(){
    set_width(16);
    set_depth(14);
    create_rtl_module();
    set_valid_name("abc");
  }
};

csl_register_file r2{
  r2(){
     set_width(7);
     set_depth(5);
     set_reset_name("rst");
  }
};
csl_register_file r3{
  r3(){
    set_depth(8);
    set_width(9);
    set_clock_name("clk");
  }
};

csl_unit u1{ 
  csl_port p1(input);
  csl_port p2(input);
  csl_port p3(input);                  
  csl_port p4(input,4);
  csl_port p5(input,4);
  csl_port p6(input,4);
  csl_port p7(input,16);
  csl_port p8(output,16);
  csl_port p9(output,16);
  csl_port p10(input);
  csl_port p11(input);
  csl_port p12(input);
  csl_port p13(output);
  csl_port p14(input,7);
  csl_port p15(output,7);
  csl_port p16(output,7);
  //csl_port p17(input,4);
  //csl_port p18(output,4);
  //csl_port p19(output,4);
  csl_port p20(input,3);
  csl_port p21(input,3);
  csl_port p22(input,3);
  csl_port p23(input,9);
  csl_port p24(output,9);
  csl_port p25(output,9);
  r1 r1(.reset(p1),.clear(p2),.clock(p3),.wr_addr(p4),.rd_addr0(p5),.rd_addr1(p6),.data_in(p7),.data_out0(p8),.data_out1(p9),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.abc(p13));
  r2 r2(.rst(p1),.clear(p2),.clock(p3),.wr_addr(p20),.rd_addr0(p21),.rd_addr1(p22),.data_in(p14),.data_out0(p15),.data_out1(p16),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  r3 r3(.reset(p1),.clear(p2),.clk(p3),.wr_addr(p20),.rd_addr0(p21),.rd_addr1(p22),.data_in(p23),.data_out0(p24),.data_out1(p25),.wr_en(p10),.rd_en0(p11),.rd_en1(p12),.valid(p13));
  u1(){
  }
};    
