FIRRTL version 4.0.0
circuit CSRDiffWrapper :
  extmodule DifftestCSRState : @[difftest/src/main/scala/DPIC.scala 154:7]
    input clock : Clock
    input enable : UInt<1>
    input io : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}
    defname = DifftestCSRState

  module DummyDPICWrapper_1 : @[difftest/src/main/scala/DPIC.scala 288:15]
    input clock : Clock @[difftest/src/main/scala/DPIC.scala 288:15]
    input reset : Reset @[difftest/src/main/scala/DPIC.scala 288:15]
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 289:19]
    input io : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/DPIC.scala 290:14]

    inst dpic of DifftestCSRState @[difftest/src/main/scala/DPIC.scala 291:20]
    connect dpic.clock, clock @[difftest/src/main/scala/DPIC.scala 292:14]
    node _dpic_enable_T = and(UInt<1>(0h1), control.enable) @[difftest/src/main/scala/DPIC.scala 293:35]
    connect dpic.enable, _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 293:15]
    connect dpic.io.coreid, io.coreid @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.medeleg, io.medeleg @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mideleg, io.mideleg @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.sscratch, io.sscratch @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mscratch, io.mscratch @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mie, io.mie @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mip, io.mip @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.satp, io.satp @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.scause, io.scause @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mcause, io.mcause @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.stvec, io.stvec @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mtvec, io.mtvec @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.stval, io.stval @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mtval, io.mtval @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.sepc, io.sepc @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mepc, io.mepc @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.sstatus, io.sstatus @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.mstatus, io.mstatus @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.privilegeMode, io.privilegeMode @[difftest/src/main/scala/DPIC.scala 296:11]

  extmodule DifftestArchEvent : @[difftest/src/main/scala/DPIC.scala 154:7]
    input clock : Clock
    input enable : UInt<1>
    input io : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}
    defname = DifftestArchEvent

  module DummyDPICWrapper_2 : @[difftest/src/main/scala/DPIC.scala 288:15]
    input clock : Clock @[difftest/src/main/scala/DPIC.scala 288:15]
    input reset : Reset @[difftest/src/main/scala/DPIC.scala 288:15]
    input control : { enable : UInt<1>} @[difftest/src/main/scala/DPIC.scala 289:19]
    input io : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/DPIC.scala 290:14]

    inst dpic of DifftestArchEvent @[difftest/src/main/scala/DPIC.scala 291:20]
    connect dpic.clock, clock @[difftest/src/main/scala/DPIC.scala 292:14]
    node _dpic_enable_T = and(io.valid, control.enable) @[difftest/src/main/scala/DPIC.scala 293:35]
    connect dpic.enable, _dpic_enable_T @[difftest/src/main/scala/DPIC.scala 293:15]
    connect dpic.io.coreid, io.coreid @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.exceptionInst, io.exceptionInst @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.exceptionPC, io.exceptionPC @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.exception, io.exception @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.interrupt, io.interrupt @[difftest/src/main/scala/DPIC.scala 296:11]
    connect dpic.io.valid, io.valid @[difftest/src/main/scala/DPIC.scala 296:11]

  module CSRDiffWrapper : @[src/main/scala/nutcore/backend/fu/CSR.scala 920:11]
    input clock : Clock @[src/main/scala/nutcore/backend/fu/CSR.scala 920:11]
    input reset : Reset @[src/main/scala/nutcore/backend/fu/CSR.scala 920:11]
    output io : { flip csrState : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}, flip archEvent : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}} @[src/main/scala/nutcore/backend/fu/CSR.scala 921:18]

    wire difftest : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 358:27]
    wire _difftest_sink_bundle_WIRE : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.coreid, UInt<8>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.medeleg, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mideleg, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.sscratch, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mscratch, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mie, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mip, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.satp, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.scause, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mcause, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.stvec, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mtvec, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.stval, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mtval, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.sepc, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mepc, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.sstatus, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.mstatus, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftest_sink_bundle_WIRE.privilegeMode, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    wire difftest_sink : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 119:26]
    connect difftest_sink, _difftest_sink_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 119:26]
    wire _difftest_sink_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 124:42]
    connect _difftest_sink_control_WIRE.enable, UInt<1>(0h0) @[difftest/src/main/scala/Gateway.scala 124:42]
    wire difftest_sink_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 124:29]
    connect difftest_sink_control, _difftest_sink_control_WIRE @[difftest/src/main/scala/Gateway.scala 124:29]
    connect difftest_sink_control.enable, UInt<1>(0h1) @[difftest/src/main/scala/Gateway.scala 125:22]
    inst difftest_sink_module of DummyDPICWrapper_1 @[difftest/src/main/scala/DPIC.scala 318:24]
    connect difftest_sink_module.clock, clock
    connect difftest_sink_module.reset, reset
    connect difftest_sink_module.control.enable, difftest_sink_control.enable @[difftest/src/main/scala/DPIC.scala 319:20]
    connect difftest_sink_module.io.coreid, difftest_sink.coreid @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.medeleg, difftest_sink.medeleg @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mideleg, difftest_sink.mideleg @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.sscratch, difftest_sink.sscratch @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mscratch, difftest_sink.mscratch @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mie, difftest_sink.mie @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mip, difftest_sink.mip @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.satp, difftest_sink.satp @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.scause, difftest_sink.scause @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mcause, difftest_sink.mcause @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.stvec, difftest_sink.stvec @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mtvec, difftest_sink.mtvec @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.stval, difftest_sink.stval @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mtval, difftest_sink.mtval @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.sepc, difftest_sink.sepc @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mepc, difftest_sink.mepc @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.sstatus, difftest_sink.sstatus @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.mstatus, difftest_sink.mstatus @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink_module.io.privilegeMode, difftest_sink.privilegeMode @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftest_sink, difftest @[difftest/src/main/scala/Difftest.scala 361:12]
    connect difftest_sink.coreid, difftest.coreid @[difftest/src/main/scala/Difftest.scala 362:19]
    reg difftest_REG : { privilegeMode : UInt<64>, mstatus : UInt<64>, sstatus : UInt<64>, mepc : UInt<64>, sepc : UInt<64>, mtval : UInt<64>, stval : UInt<64>, mtvec : UInt<64>, stvec : UInt<64>, mcause : UInt<64>, scause : UInt<64>, satp : UInt<64>, mip : UInt<64>, mie : UInt<64>, mscratch : UInt<64>, sscratch : UInt<64>, mideleg : UInt<64>, medeleg : UInt<64>, coreid : UInt<8>}, clock @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.coreid, io.csrState.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.medeleg, io.csrState.medeleg @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mideleg, io.csrState.mideleg @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.sscratch, io.csrState.sscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mscratch, io.csrState.mscratch @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mie, io.csrState.mie @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mip, io.csrState.mip @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.satp, io.csrState.satp @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.scause, io.csrState.scause @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mcause, io.csrState.mcause @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.stvec, io.csrState.stvec @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mtvec, io.csrState.mtvec @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.stval, io.csrState.stval @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mtval, io.csrState.mtval @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.sepc, io.csrState.sepc @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mepc, io.csrState.mepc @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.sstatus, io.csrState.sstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.mstatus, io.csrState.mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest_REG.privilegeMode, io.csrState.privilegeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 927:26]
    connect difftest, difftest_REG @[src/main/scala/nutcore/backend/fu/CSR.scala 927:16]
    connect difftest.coreid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 928:23]
    wire difftestArchEvent : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Difftest.scala 358:27]
    wire _difftestArchEvent_sink_bundle_WIRE : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.coreid, UInt<8>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.exceptionInst, UInt<32>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.exceptionPC, UInt<64>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.exception, UInt<32>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.interrupt, UInt<32>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    connect _difftestArchEvent_sink_bundle_WIRE.valid, UInt<1>(0h0) @[difftest/src/main/scala/Gateway.scala 119:39]
    wire difftestArchEvent_sink : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>} @[difftest/src/main/scala/Gateway.scala 119:26]
    connect difftestArchEvent_sink, _difftestArchEvent_sink_bundle_WIRE @[difftest/src/main/scala/Gateway.scala 119:26]
    wire _difftestArchEvent_sink_control_WIRE : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 124:42]
    connect _difftestArchEvent_sink_control_WIRE.enable, UInt<1>(0h0) @[difftest/src/main/scala/Gateway.scala 124:42]
    wire difftestArchEvent_sink_control : { enable : UInt<1>} @[difftest/src/main/scala/Gateway.scala 124:29]
    connect difftestArchEvent_sink_control, _difftestArchEvent_sink_control_WIRE @[difftest/src/main/scala/Gateway.scala 124:29]
    connect difftestArchEvent_sink_control.enable, UInt<1>(0h1) @[difftest/src/main/scala/Gateway.scala 125:22]
    inst difftestArchEvent_sink_module of DummyDPICWrapper_2 @[difftest/src/main/scala/DPIC.scala 318:24]
    connect difftestArchEvent_sink_module.clock, clock
    connect difftestArchEvent_sink_module.reset, reset
    connect difftestArchEvent_sink_module.control.enable, difftestArchEvent_sink_control.enable @[difftest/src/main/scala/DPIC.scala 319:20]
    connect difftestArchEvent_sink_module.io.coreid, difftestArchEvent_sink.coreid @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink_module.io.exceptionInst, difftestArchEvent_sink.exceptionInst @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink_module.io.exceptionPC, difftestArchEvent_sink.exceptionPC @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink_module.io.exception, difftestArchEvent_sink.exception @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink_module.io.interrupt, difftestArchEvent_sink.interrupt @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink_module.io.valid, difftestArchEvent_sink.valid @[difftest/src/main/scala/DPIC.scala 320:15]
    connect difftestArchEvent_sink, difftestArchEvent @[difftest/src/main/scala/Difftest.scala 361:12]
    connect difftestArchEvent_sink.coreid, difftestArchEvent.coreid @[difftest/src/main/scala/Difftest.scala 362:19]
    reg difftestArchEvent_REG : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}, clock @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.coreid, io.archEvent.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.exceptionInst, io.archEvent.exceptionInst @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.exceptionPC, io.archEvent.exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.exception, io.archEvent.exception @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.interrupt, io.archEvent.interrupt @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    connect difftestArchEvent_REG.valid, io.archEvent.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 931:43]
    reg difftestArchEvent_REG_1 : { valid : UInt<1>, interrupt : UInt<32>, exception : UInt<32>, exceptionPC : UInt<64>, exceptionInst : UInt<32>, coreid : UInt<8>}, clock @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.coreid, difftestArchEvent_REG.coreid @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.exceptionInst, difftestArchEvent_REG.exceptionInst @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.exceptionPC, difftestArchEvent_REG.exceptionPC @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.exception, difftestArchEvent_REG.exception @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.interrupt, difftestArchEvent_REG.interrupt @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent_REG_1.valid, difftestArchEvent_REG.valid @[src/main/scala/nutcore/backend/fu/CSR.scala 931:35]
    connect difftestArchEvent, difftestArchEvent_REG_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 931:25]
    connect difftestArchEvent.coreid, UInt<1>(0h0) @[src/main/scala/nutcore/backend/fu/CSR.scala 932:32]
    