<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p523" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_523{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_523{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_523{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_523{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_523{left:96px;bottom:1038px;}
#t6_523{left:124px;bottom:1038px;letter-spacing:0.14px;word-spacing:0.27px;}
#t7_523{left:124px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t8_523{left:96px;bottom:989px;}
#t9_523{left:124px;bottom:989px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_523{left:124px;bottom:968px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tb_523{left:96px;bottom:933px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_523{left:96px;bottom:911px;letter-spacing:0.13px;word-spacing:-0.47px;}
#td_523{left:96px;bottom:890px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_523{left:96px;bottom:869px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_523{left:96px;bottom:834px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_523{left:96px;bottom:812px;letter-spacing:0.12px;word-spacing:-0.45px;}
#th_523{left:96px;bottom:791px;letter-spacing:0.11px;word-spacing:-0.45px;}
#ti_523{left:96px;bottom:769px;letter-spacing:0.07px;word-spacing:-0.39px;}
#tj_523{left:96px;bottom:734px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tk_523{left:96px;bottom:713px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tl_523{left:96px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.66px;}
#tm_523{left:96px;bottom:670px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tn_523{left:96px;bottom:649px;letter-spacing:0.15px;word-spacing:-0.45px;}
#to_523{left:96px;bottom:613px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tp_523{left:96px;bottom:592px;letter-spacing:0.12px;word-spacing:-0.91px;}
#tq_523{left:96px;bottom:571px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_523{left:96px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_523{left:96px;bottom:528px;letter-spacing:0.12px;word-spacing:-0.82px;}
#tt_523{left:96px;bottom:507px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tu_523{left:96px;bottom:485px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tv_523{left:96px;bottom:450px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tw_523{left:96px;bottom:429px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tx_523{left:96px;bottom:393px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ty_523{left:545px;bottom:393px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tz_523{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t10_523{left:96px;bottom:351px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t11_523{left:96px;bottom:329px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t12_523{left:96px;bottom:308px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t13_523{left:96px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t14_523{left:96px;bottom:251px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t15_523{left:96px;bottom:216px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t16_523{left:423px;bottom:216px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t17_523{left:96px;bottom:195px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t18_523{left:96px;bottom:160px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t19_523{left:96px;bottom:138px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1a_523{left:96px;bottom:117px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1b_523{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_523{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_523{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_523{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_523{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_523{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_523{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts523" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg523Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg523" style="-webkit-user-select: none;"><object width="935" height="1210" data="523/523.svg" type="image/svg+xml" id="pdf523" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_523" class="t s1_523">System Resources </span><span id="t2_523" class="t s2_523">68 </span>
<span id="t3_523" class="t s3_523">24593—Rev. 3.41—June 2023 </span><span id="t4_523" class="t s3_523">AMD64 Technology </span>
<span id="t5_523" class="t s4_523">• </span><span id="t6_523" class="t s5_523">clears IBRS to 0: The processor may allow older indirect branches that occurred when IBRS was </span>
<span id="t7_523" class="t s5_523">previously 0 to influence future indirect branch predictions. </span>
<span id="t8_523" class="t s4_523">• </span><span id="t9_523" class="t s5_523">writes another 1 to IBRS: The processor starts a new window where older indirect branches do not </span>
<span id="ta_523" class="t s5_523">influence future indirect branch predictions. </span>
<span id="tb_523" class="t s5_523">Only indirect branches that occurred prior to setting IBRS are prevented from influencing future </span>
<span id="tc_523" class="t s5_523">indirect branches. Therefore, if IBRS were already set on a transition to a more privileged mode from </span>
<span id="td_523" class="t s5_523">a lesser privileged mode, software at the more privileged mode must write a 1 to IBRS if it requires </span>
<span id="te_523" class="t s5_523">indirect branch predictions in the new mode to not be influenced by those from the previous mode. </span>
<span id="tf_523" class="t s5_523">On processors with a shared indirect branch predictor, setting IBRS also prevents indirect branch </span>
<span id="tg_523" class="t s5_523">predictions of one thread from influencing the predictions of its sibling threads, as if </span>
<span id="th_523" class="t s5_523">SPEC_CTRL[STIBP] was also set. For more information on STIBP, see Single Thread Indirect </span>
<span id="ti_523" class="t s5_523">Branch Predictor below. </span>
<span id="tj_523" class="t s5_523">Some processors, identified by CPUID Fn8000_0008_EBX[IbrsSameMode] (bit 19) = 1, provide </span>
<span id="tk_523" class="t s5_523">additional speculation limits. For these processors, when IBRS is set, indirect branch predictions are </span>
<span id="tl_523" class="t s5_523">not influenced by any prior indirect branches, regardless of mode (CPL and guest/host) and regardless </span>
<span id="tm_523" class="t s5_523">of whether the prior indirect branches occurred before or after the setting of IBRS. This is referred to </span>
<span id="tn_523" class="t s5_523">as Same Mode IBRS. </span>
<span id="to_523" class="t s5_523">Although return instructions can be considered a type of indirect branch, IBRS does not affect them. </span>
<span id="tp_523" class="t s5_523">Software requiring IBRS-style indirect branch speculation limits for RET instructions should clear out </span>
<span id="tq_523" class="t s5_523">any return address predictions by executing 32 CALL instructions having a non-zero displacement. </span>
<span id="tr_523" class="t s5_523">Processors implementing more than 32 return predictions include hardware to clear the additional </span>
<span id="ts_523" class="t s5_523">entries when software writes a 1 to IBRS. If the kernel and user virtual address spaces are disjoint with </span>
<span id="tt_523" class="t s5_523">at least one unmapped 4K page separating them, and SMEP is enabled, then there is no need to clear </span>
<span id="tu_523" class="t s5_523">out the return address predictions. </span>
<span id="tv_523" class="t s5_523">Some processors, identified by CPUID Fn8000_0021_EAX[AutomaticIBRS] (bit 8) = 1, support </span>
<span id="tw_523" class="t s5_523">Automatic IBRS. Refer to the description of EFER[AIBRSE] on page 58 for more details. </span>
<span id="tx_523" class="t s4_523">Single Thread Indirect Branch Prediction mode (STIBP). </span><span id="ty_523" class="t s5_523">Bit 1. Setting this bit to 1 prevents </span>
<span id="tz_523" class="t s5_523">indirect branch predictions of one thread from influencing the predictions of any sibling threads, on </span>
<span id="t10_523" class="t s5_523">processors where branch prediction resources are shared. RET (return) instructions are not influenced </span>
<span id="t11_523" class="t s5_523">by sibling threads. Therefore, setting STIBP is not required to prevent one thread’s RET predictions </span>
<span id="t12_523" class="t s5_523">from influencing the predictions of a sibling thread. </span>
<span id="t13_523" class="t s5_523">Note that STIBP mode is automatically enabled when SPEC_CTRL[IBRS] is set, regardless of value </span>
<span id="t14_523" class="t s5_523">of SPEC_CTRL[STIBP]. </span>
<span id="t15_523" class="t s4_523">Speculative Store Bypass Disable (SSBD). </span><span id="t16_523" class="t s5_523">Bit 2. Setting this bit to 1 prevents load-type instructions </span>
<span id="t17_523" class="t s5_523">from speculatively bypassing older store instructions whose final address have not yet been resolved. </span>
<span id="t18_523" class="t s5_523">As specified in Section 7.1.1 “Read Ordering,” on page 187, loads from memory marked with the </span>
<span id="t19_523" class="t s5_523">proper memory type can read memory out-of-order, speculatively and before older stores have </span>
<span id="t1a_523" class="t s5_523">completed. This means it is possible for a load to read and pass forward, in a speculative manner, </span>
<span id="t1b_523" class="t s6_523">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
