

================================================================
== Vivado HLS Report for 'meanFilterInTime'
================================================================
* Date:           Thu Jun 15 12:11:15 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   13|   13|   14|   14| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    252|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    194|
|Register         |        -|      -|     303|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     303|    446|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |aux_array_V_U  |meanFilterInTime_bkb  |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|     8|   32|     1|          256|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |p_Val2_i_fu_137_p2  |     +    |      0|  0|  33|          33|          33|
    |tmp1_fu_101_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp2_fu_107_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp3_fu_131_p2      |     +    |      0|  0|  33|          33|          33|
    |tmp4_fu_119_p2      |     +    |      0|  0|  33|          33|          33|
    |tmp5_fu_125_p2      |     +    |      0|  0|  40|          33|          33|
    |tmp_fu_113_p2       |     +    |      0|  0|  33|          33|          33|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 252|         231|         231|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  62|         15|    1|         15|
    |aux_array_V_address0  |  41|          8|    3|         24|
    |aux_array_V_address1  |  44|          9|    3|         27|
    |aux_array_V_d1        |  47|         10|   32|        320|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 194|         42|   39|        386|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |aux_array_V_load_1_reg_175  |  32|   0|   32|          0|
    |aux_array_V_load_2_reg_181  |  32|   0|   32|          0|
    |aux_array_V_load_3_reg_187  |  32|   0|   32|          0|
    |aux_array_V_load_4_reg_193  |  32|   0|   32|          0|
    |aux_array_V_load_5_reg_199  |  32|   0|   32|          0|
    |aux_array_V_load_6_reg_163  |  32|   0|   32|          0|
    |aux_array_V_load_reg_169    |  32|   0|   32|          0|
    |reset_read_reg_153          |   1|   0|    1|          0|
    |x_V_read_reg_157            |  32|   0|   32|          0|
    |y_0_V_write_assign_reg_205  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 303|   0|  303|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_start   |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_done    | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_idle    | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_ready   | out |    1| ap_ctrl_hs | meanFilterInTime | return value |
|ap_return  | out |   32| ap_ctrl_hs | meanFilterInTime | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | meanFilterInTime | return value |
|x_V        |  in |   32|   ap_none  |        x_V       |    scalar    |
|reset      |  in |    1|   ap_none  |       reset      |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 1
  Pipeline-0: II = 14, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_15 (3)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: reset_read (4)  [1/1] 0.00ns
entry:1  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

ST_1: x_V_read (5)  [1/1] 0.00ns
entry:2  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

ST_1: StgValue_18 (6)  [1/1] 0.00ns  loc: axi_algorithm.cpp:163
entry:3  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_19 (7)  [1/1] 0.00ns  loc: axi_algorithm.cpp:166
entry:4  br i1 %reset_read, label %.preheader.i, label %meanFilterInTime.exit

ST_1: StgValue_20 (9)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:0  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

ST_1: aux_array_V_load_6 (35)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:18  %aux_array_V_load_6 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4


 <State 2>: 3.25ns
ST_2: StgValue_22 (10)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:1  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

ST_2: aux_array_V_load (17)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:0  %aux_array_V_load = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

ST_2: aux_array_V_load_6 (35)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:18  %aux_array_V_load_6 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4


 <State 3>: 3.25ns
ST_3: StgValue_25 (11)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:2  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

ST_3: aux_array_V_load (17)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:0  %aux_array_V_load = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

ST_3: aux_array_V_load_1 (20)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:3  %aux_array_V_load_1 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8


 <State 4>: 3.25ns
ST_4: StgValue_28 (12)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:3  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

ST_4: aux_array_V_load_1 (20)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:3  %aux_array_V_load_1 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

ST_4: aux_array_V_load_2 (23)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:6  %aux_array_V_load_2 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4


 <State 5>: 3.25ns
ST_5: StgValue_31 (13)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:4  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

ST_5: aux_array_V_load_2 (23)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:6  %aux_array_V_load_2 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

ST_5: aux_array_V_load_3 (26)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:9  %aux_array_V_load_3 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16


 <State 6>: 3.25ns
ST_6: StgValue_34 (14)  [1/1] 3.25ns  loc: axi_algorithm.cpp:172
.preheader.i:5  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

ST_6: aux_array_V_load_3 (26)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:9  %aux_array_V_load_3 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

ST_6: aux_array_V_load_4 (29)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:12  %aux_array_V_load_4 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4


 <State 7>: 3.25ns
ST_7: aux_array_V_load_4 (29)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:12  %aux_array_V_load_4 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

ST_7: aux_array_V_load_5 (32)  [2/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:15  %aux_array_V_load_5 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

ST_7: StgValue_39 (38)  [1/1] 3.25ns  loc: axi_algorithm.cpp:183
meanFilterInTime.exit:21  store i32 %x_V_read, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4


 <State 8>: 3.25ns
ST_8: StgValue_40 (18)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:1  store i32 %aux_array_V_load, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 0), align 16

ST_8: aux_array_V_load_5 (32)  [1/2] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:15  %aux_array_V_load_5 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8


 <State 9>: 7.84ns
ST_9: tmp_31_cast_i (19)  [1/1] 0.00ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:2  %tmp_31_cast_i = sext i32 %aux_array_V_load to i33

ST_9: StgValue_43 (21)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:4  store i32 %aux_array_V_load_1, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

ST_9: tmp_31_1_cast_i (22)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:5  %tmp_31_1_cast_i = sext i32 %aux_array_V_load_1 to i33

ST_9: tmp_31_2_cast_i (25)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:8  %tmp_31_2_cast_i = sext i32 %aux_array_V_load_2 to i33

ST_9: tmp_31_3_cast_i (28)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:11  %tmp_31_3_cast_i = sext i32 %aux_array_V_load_3 to i33

ST_9: tmp_31_4_cast_i (31)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:14  %tmp_31_4_cast_i = sext i32 %aux_array_V_load_4 to i33

ST_9: tmp_31_5_cast_i (34)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:17  %tmp_31_5_cast_i = sext i32 %aux_array_V_load_5 to i33

ST_9: tmp_31_6_cast_i (37)  [1/1] 0.00ns  loc: axi_algorithm.cpp:181
meanFilterInTime.exit:20  %tmp_31_6_cast_i = sext i32 %aux_array_V_load_6 to i33

ST_9: tmp_cast_i (39)  [1/1] 0.00ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:22  %tmp_cast_i = sext i32 %x_V_read to i33

ST_9: tmp1 (40)  [1/1] 3.44ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:23  %tmp1 = add i33 %tmp_31_cast_i, %tmp_31_1_cast_i

ST_9: tmp2 (41)  [1/1] 3.44ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:24  %tmp2 = add i33 %tmp_31_2_cast_i, %tmp_31_3_cast_i

ST_9: tmp (42)  [1/1] 2.20ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:25  %tmp = add i33 %tmp2, %tmp1

ST_9: tmp4 (43)  [1/1] 2.20ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:26  %tmp4 = add i33 %tmp_31_4_cast_i, %tmp_31_5_cast_i

ST_9: tmp5 (44)  [1/1] 3.44ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:27  %tmp5 = add i33 %tmp_31_6_cast_i, %tmp_cast_i

ST_9: tmp3 (45)  [1/1] 2.20ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:28  %tmp3 = add i33 %tmp5, %tmp4

ST_9: p_Val2_i (46)  [1/1] 2.20ns  loc: axi_algorithm.cpp:184
meanFilterInTime.exit:29  %p_Val2_i = add i33 %tmp3, %tmp

ST_9: y_0_V_write_assign (47)  [1/1] 0.00ns  loc: axi_algorithm.cpp:187
meanFilterInTime.exit:30  %y_0_V_write_assign = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %p_Val2_i, i32 1, i32 32)


 <State 10>: 3.25ns
ST_10: StgValue_59 (24)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:7  store i32 %aux_array_V_load_2, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8


 <State 11>: 3.25ns
ST_11: StgValue_60 (27)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:10  store i32 %aux_array_V_load_3, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4


 <State 12>: 3.25ns
ST_12: StgValue_61 (30)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:13  store i32 %aux_array_V_load_4, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16


 <State 13>: 3.25ns
ST_13: StgValue_62 (33)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:16  store i32 %aux_array_V_load_5, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4


 <State 14>: 3.25ns
ST_14: StgValue_63 (15)  [1/1] 0.00ns
.preheader.i:6  br label %meanFilterInTime.exit

ST_14: StgValue_64 (36)  [1/1] 3.25ns  loc: axi_algorithm.cpp:180
meanFilterInTime.exit:19  store i32 %aux_array_V_load_6, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

ST_14: StgValue_65 (48)  [1/1] 0.00ns  loc: axi_algorithm.cpp:187
meanFilterInTime.exit:31  ret i32 %y_0_V_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15        (specmemcore) [ 000000000000000]
reset_read         (read       ) [ 011111111111111]
x_V_read           (read       ) [ 001111111100000]
StgValue_18        (specmemcore) [ 000000000000000]
StgValue_19        (br         ) [ 000000000000000]
StgValue_20        (store      ) [ 000000000000000]
StgValue_22        (store      ) [ 000000000000000]
aux_array_V_load_6 (load       ) [ 000111111111111]
StgValue_25        (store      ) [ 000000000000000]
aux_array_V_load   (load       ) [ 000011111100000]
StgValue_28        (store      ) [ 000000000000000]
aux_array_V_load_1 (load       ) [ 000001111100000]
StgValue_31        (store      ) [ 000000000000000]
aux_array_V_load_2 (load       ) [ 000000111110000]
StgValue_34        (store      ) [ 000000000000000]
aux_array_V_load_3 (load       ) [ 000000011111000]
aux_array_V_load_4 (load       ) [ 000000001111100]
StgValue_39        (store      ) [ 000000000000000]
StgValue_40        (store      ) [ 000000000000000]
aux_array_V_load_5 (load       ) [ 000000000111110]
tmp_31_cast_i      (sext       ) [ 000000000000000]
StgValue_43        (store      ) [ 000000000000000]
tmp_31_1_cast_i    (sext       ) [ 000000000000000]
tmp_31_2_cast_i    (sext       ) [ 000000000000000]
tmp_31_3_cast_i    (sext       ) [ 000000000000000]
tmp_31_4_cast_i    (sext       ) [ 000000000000000]
tmp_31_5_cast_i    (sext       ) [ 000000000000000]
tmp_31_6_cast_i    (sext       ) [ 000000000000000]
tmp_cast_i         (sext       ) [ 000000000000000]
tmp1               (add        ) [ 000000000000000]
tmp2               (add        ) [ 000000000000000]
tmp                (add        ) [ 000000000000000]
tmp4               (add        ) [ 000000000000000]
tmp5               (add        ) [ 000000000000000]
tmp3               (add        ) [ 000000000000000]
p_Val2_i           (add        ) [ 000000000000000]
y_0_V_write_assign (partselect ) [ 000000000011111]
StgValue_59        (store      ) [ 000000000000000]
StgValue_60        (store      ) [ 000000000000000]
StgValue_61        (store      ) [ 000000000000000]
StgValue_62        (store      ) [ 000000000000000]
StgValue_63        (br         ) [ 000000000000000]
StgValue_64        (store      ) [ 000000000000000]
StgValue_65        (ret        ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="aux_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux_array_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="reset_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="x_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="32" slack="0"/>
<pin id="59" dir="0" index="4" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
<pin id="60" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_20/1 aux_array_V_load_6/1 StgValue_22/2 aux_array_V_load/2 StgValue_25/3 aux_array_V_load_1/3 StgValue_28/4 aux_array_V_load_2/4 StgValue_31/5 aux_array_V_load_3/5 StgValue_34/6 aux_array_V_load_4/6 aux_array_V_load_5/7 StgValue_39/7 StgValue_40/8 StgValue_43/9 StgValue_59/10 StgValue_60/11 StgValue_61/12 StgValue_62/13 StgValue_64/14 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_31_cast_i_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="6"/>
<pin id="79" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_cast_i/9 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_31_1_cast_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="5"/>
<pin id="82" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_1_cast_i/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="tmp_31_2_cast_i_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="4"/>
<pin id="85" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_2_cast_i/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_31_3_cast_i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="3"/>
<pin id="88" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_3_cast_i/9 "/>
</bind>
</comp>

<comp id="89" class="1004" name="tmp_31_4_cast_i_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="2"/>
<pin id="91" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_4_cast_i/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_31_5_cast_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_5_cast_i/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_31_6_cast_i_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="7"/>
<pin id="97" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_31_6_cast_i/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_cast_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="8"/>
<pin id="100" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp1_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp2_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="33" slack="0"/>
<pin id="115" dir="0" index="1" bw="33" slack="0"/>
<pin id="116" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp4_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp5_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/9 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp3_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="33" slack="0"/>
<pin id="133" dir="0" index="1" bw="33" slack="0"/>
<pin id="134" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_Val2_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="33" slack="0"/>
<pin id="139" dir="0" index="1" bw="33" slack="0"/>
<pin id="140" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_i/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="y_0_V_write_assign_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="33" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="7" slack="0"/>
<pin id="148" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_0_V_write_assign/9 "/>
</bind>
</comp>

<comp id="153" class="1005" name="reset_read_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="reset_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="x_V_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="6"/>
<pin id="159" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="163" class="1005" name="aux_array_V_load_6_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="7"/>
<pin id="165" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="aux_array_V_load_6 "/>
</bind>
</comp>

<comp id="169" class="1005" name="aux_array_V_load_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="5"/>
<pin id="171" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="aux_array_V_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="aux_array_V_load_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="5"/>
<pin id="177" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="aux_array_V_load_1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="aux_array_V_load_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="4"/>
<pin id="183" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="aux_array_V_load_2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="aux_array_V_load_3_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="3"/>
<pin id="189" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="aux_array_V_load_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="aux_array_V_load_4_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="2"/>
<pin id="195" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="aux_array_V_load_4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="aux_array_V_load_5_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="aux_array_V_load_5 "/>
</bind>
</comp>

<comp id="205" class="1005" name="y_0_V_write_assign_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="5"/>
<pin id="207" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="y_0_V_write_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="54" pin=4"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="105"><net_src comp="77" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="80" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="83" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="86" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="101" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="89" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="92" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="95" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="98" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="119" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="113" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="137" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="38" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="42" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="48" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="166"><net_src comp="54" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="172"><net_src comp="54" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="178"><net_src comp="54" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="184"><net_src comp="54" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="190"><net_src comp="54" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="196"><net_src comp="54" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="202"><net_src comp="54" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="54" pin=4"/></net>

<net id="208"><net_src comp="143" pin="4"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x_V | {}
	Port: reset | {}
	Port: aux_array_V | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
 - Input state : 
	Port: meanFilterInTime : x_V | {1 }
	Port: meanFilterInTime : reset | {1 }
	Port: meanFilterInTime : aux_array_V | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		tmp1 : 1
		tmp2 : 1
		tmp : 2
		tmp4 : 1
		tmp5 : 1
		tmp3 : 2
		p_Val2_i : 3
		y_0_V_write_assign : 4
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        tmp1_fu_101        |    0    |    39   |
|          |        tmp2_fu_107        |    0    |    39   |
|          |         tmp_fu_113        |    0    |    33   |
|    add   |        tmp4_fu_119        |    0    |    33   |
|          |        tmp5_fu_125        |    0    |    39   |
|          |        tmp3_fu_131        |    0    |    33   |
|          |      p_Val2_i_fu_137      |    0    |    33   |
|----------|---------------------------|---------|---------|
|   read   |   reset_read_read_fu_42   |    0    |    0    |
|          |    x_V_read_read_fu_48    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    tmp_31_cast_i_fu_77    |    0    |    0    |
|          |   tmp_31_1_cast_i_fu_80   |    0    |    0    |
|          |   tmp_31_2_cast_i_fu_83   |    0    |    0    |
|   sext   |   tmp_31_3_cast_i_fu_86   |    0    |    0    |
|          |   tmp_31_4_cast_i_fu_89   |    0    |    0    |
|          |   tmp_31_5_cast_i_fu_92   |    0    |    0    |
|          |   tmp_31_6_cast_i_fu_95   |    0    |    0    |
|          |      tmp_cast_i_fu_98     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect| y_0_V_write_assign_fu_143 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   249   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|aux_array_V_load_1_reg_175|   32   |
|aux_array_V_load_2_reg_181|   32   |
|aux_array_V_load_3_reg_187|   32   |
|aux_array_V_load_4_reg_193|   32   |
|aux_array_V_load_5_reg_199|   32   |
|aux_array_V_load_6_reg_163|   32   |
| aux_array_V_load_reg_169 |   32   |
|    reset_read_reg_153    |    1   |
|     x_V_read_reg_157     |   32   |
|y_0_V_write_assign_reg_205|   32   |
+--------------------------+--------+
|           Total          |   289  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_54 |  p0  |   7  |  32  |   224  ||    15   |
| grp_access_fu_54 |  p3  |   8  |  32  |   256  ||    15   |
| grp_access_fu_54 |  p4  |   9  |  32  |   288  ||    44   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   768  ||  6.0042 ||    74   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   249  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   74   |
|  Register |    -   |   289  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   289  |   323  |
+-----------+--------+--------+--------+
