// Seed: 1990774962
module module_0 ();
  reg id_1, id_2;
  wand id_3, id_4;
  assign id_4 = 1;
  initial @* id_1 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output wor id_2
    , id_27,
    input supply1 id_3,
    output wire id_4,
    output wor id_5,
    output supply0 id_6,
    output wand id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    output wire id_13,
    output wire id_14,
    output tri0 id_15,
    input wor id_16,
    output supply0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wire id_20,
    output uwire id_21,
    output uwire id_22,
    input tri void id_23,
    input tri id_24,
    input tri0 id_25
);
  tri1 id_28 = id_20;
  assign id_21 = id_9;
  module_0();
  assign {1, "" * 1 % 1} = 1;
endmodule
