
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000692                       # Number of seconds simulated
sim_ticks                                   691711000                       # Number of ticks simulated
final_tick                                  691711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139270                       # Simulator instruction rate (inst/s)
host_op_rate                                   270523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55760087                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450044                       # Number of bytes of host memory used
host_seconds                                    12.41                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         471744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             576256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       120896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          120896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1889                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1889                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         151092002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         681995805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833087807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    151092002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        151092002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174778195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174778195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174778195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        151092002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        681995805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1007866002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289540750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          161                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          161                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2463                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3010                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3010                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 537984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   38336                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  167168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  576320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               192640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    599                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   379                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     691709000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3010                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    373.225704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.616894                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.436828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          549     29.16%     29.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          436     23.15%     52.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          208     11.05%     63.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          137      7.28%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           93      4.94%     75.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.87%     78.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           56      2.97%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      1.96%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          313     16.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1883                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.192547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.811638                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.698522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             94     58.39%     58.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42     26.09%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      6.21%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.48%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.48%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      1.24%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      1.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           161                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.223602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.642020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              143     88.82%     88.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.62%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16      9.94%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           161                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       100416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       437568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       167168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 145170454.134747028351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 632587887.137836456299                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241673184.321197718382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3010                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64210000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    250444250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16333273000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39296.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33976.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5426336.54                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    157041750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               314654250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   42030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18682.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37432.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       777.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    278.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6993                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57570.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9103500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4815855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                34629000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10252080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         53473680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             76755060                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1386720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       220234320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        10077120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3640080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              424367415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            613.503927                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            519802000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1015000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     10565500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     26236750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     148274000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    482999750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4433940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2330130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25382700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3382560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         52859040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             82692750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2545440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       181518210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        35301120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          6611640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              397215720                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            574.250981                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            503377250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3445000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     13389250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     91931000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     162528750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    398057000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  207882                       # Number of BP lookups
system.cpu.branchPred.condPredicted            207882                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11251                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                72025                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24553                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           72025                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68656                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3369                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1507                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      695761                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      124446                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1798                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           149                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      209699                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           419                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       691711000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1383423                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             256595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2076202                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      207882                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              93209                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1028246                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  244                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2603                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          172                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    209391                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3395                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1299589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.079948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.642455                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   697059     53.64%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    13299      1.02%     54.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51015      3.93%     58.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28949      2.23%     60.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    33281      2.56%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28825      2.22%     65.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15819      1.22%     66.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22409      1.72%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   408933     31.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1299589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.150266                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.500772                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   240790                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                479479                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    544317                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 23477                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11526                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3887266                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11526                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   254823                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  207712                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6116                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    551545                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                267867                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3833613                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3942                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  21722                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 161774                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  82190                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4404822                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8546377                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3915878                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2568823                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   562119                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                180                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            140                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    112725                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               697338                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              132661                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37021                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12468                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3743813                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 333                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3621686                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4092                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          388272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       567752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            269                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1299589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.786793                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.835840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              506277     38.96%     38.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72388      5.57%     44.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              114949      8.85%     53.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100351      7.72%     61.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              116181      8.94%     70.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               94419      7.27%     77.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93937      7.23%     84.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               90790      6.99%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              110297      8.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1299589                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13218      9.47%      9.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5809      4.16%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     43      0.03%     13.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     13.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2235      1.60%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             56300     40.34%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            33574     24.06%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1506      1.08%     80.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   761      0.55%     81.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26023     18.65%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9449      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1582585     43.70%     43.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9082      0.25%     44.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1597      0.04%     44.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430085     11.88%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  703      0.02%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                20023      0.55%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1962      0.05%     56.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297338      8.21%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1101      0.03%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236015      6.52%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8073      0.22%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.74%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               248354      6.86%     84.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              100162      2.77%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          441296     12.18%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25795      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3621686                       # Type of FU issued
system.cpu.iq.rate                           2.617917                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      139555                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038533                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4695404                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2177670                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1649017                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3991204                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1954840                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1925434                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1693835                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2057957                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109465                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        55525                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           95                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15891                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1012                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4664                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11526                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  131128                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 12662                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3744146                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               592                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                697338                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               132661                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1284                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10669                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             95                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1873                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13168                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15041                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3597122                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                683510                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24564                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       807947                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150414                       # Number of branches executed
system.cpu.iew.exec_stores                     124437                       # Number of stores executed
system.cpu.iew.exec_rate                     2.600161                       # Inst execution rate
system.cpu.iew.wb_sent                        3581217                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3574451                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2279446                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3640172                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.583773                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626192                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          388321                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11450                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1238084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.710537                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.205900                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       560760     45.29%     45.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       120504      9.73%     55.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        64557      5.21%     60.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64025      5.17%     65.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        66063      5.34%     70.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43130      3.48%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        41557      3.36%     77.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34968      2.82%     80.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       242520     19.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1238084                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                242520                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4739758                       # The number of ROB reads
system.cpu.rob.rob_writes                     7550953                       # The number of ROB writes
system.cpu.timesIdled                             858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.800763                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.800763                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.248809                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.248809                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3515297                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1409707                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542426                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1899324                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    631610                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   780704                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1123388                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.387451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              555580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7115                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.085734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.387451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1398851                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1398851                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       551916                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          551916                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115447                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       667363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           667363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       667363                       # number of overall hits
system.cpu.dcache.overall_hits::total          667363                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1326                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        28377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28377                       # number of overall misses
system.cpu.dcache.overall_misses::total         28377                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1540076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1540076500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     82057494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     82057494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1622133994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1622133994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1622133994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1622133994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578967                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       695740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695740                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046723                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011355                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040787                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040787                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56932.331522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56932.331522                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61883.479638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61883.479638                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57163.688692                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57163.688692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57163.688692                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57163.688692                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        40695                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          811                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               613                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.386623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.111111                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1889                       # number of writebacks
system.cpu.dcache.writebacks::total              1889                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20850                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          156                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          156                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        21006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21006                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6201                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1170                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7371                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7371                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    403994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    403994000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76470495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76470495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    480464495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    480464495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    480464495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    480464495                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010019                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010594                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010594                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010594                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010594                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65149.814546                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65149.814546                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65359.397436                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65359.397436                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65183.081671                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65183.081671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65183.081671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65183.081671                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7115                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.835960                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               91151                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             81.239750                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.835960                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964523                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            420414                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           420414                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       207051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          207051                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       207051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           207051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       207051                       # number of overall hits
system.cpu.icache.overall_hits::total          207051                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2339                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2339                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2339                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2339                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2339                       # number of overall misses
system.cpu.icache.overall_misses::total          2339                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    152640999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152640999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    152640999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152640999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    152640999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152640999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       209390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       209390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       209390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       209390                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       209390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       209390                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011171                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011171                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65259.084652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65259.084652                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65259.084652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65259.084652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65259.084652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65259.084652                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1951                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    62.935484                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1122                       # number of writebacks
system.cpu.icache.writebacks::total              1122                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          704                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          704                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          704                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          704                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          704                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1635                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1635                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116460999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116460999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116460999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116460999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116460999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116460999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007808                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007808                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007808                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007808                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007808                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71229.968807                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71229.968807                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71229.968807                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71229.968807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71229.968807                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71229.968807                       # average overall mshr miss latency
system.cpu.icache.replacements                   1122                       # number of replacements
system.membus.snoop_filter.tot_requests         17243                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8238                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    691711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7805                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1889                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1122                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5226                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1200                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6171                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4390                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21857                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       176320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       176320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       592640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       592640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  768960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9006                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000999                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.031598                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8997     99.90%     99.90% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9006                       # Request fanout histogram
system.membus.reqLayer2.occupancy            31071500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8667499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           38649749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
