/*
 * SPDX-FileCopyrightText: Copyright (c) 2026 STMicroelectronics
 * SPDX-License-Identifier: Apache-2.0
 *
 * Driver for one-time programmable areas inside STM32 embedded NVM.
 *
 * "OTP for user data" area programming is not supported yet.
 */

#include <string.h>
#include <zephyr/cache.h>
#include <zephyr/device.h>
#include <zephyr/drivers/otp.h>
#include <zephyr/kernel.h>
#include <zephyr/sys/math_extras.h>
#include <zephyr/sys/util.h>
#include <zephyr/toolchain.h>

#define DT_DRV_COMPAT st_stm32_nvm_otp

struct otp_stm32_nvm_config {
	/* Base address and size of OTP area */
	const uint8_t *base;
	size_t size;

	/* Indicates OTP area is writeable by user */
	bool user_otp;
};

void slow_otp_readout(void *buf, const uint8_t *src, size_t len)
{
	uintptr_t dst = (uintptr_t)buf;
	size_t remaining = len;
	uint16_t tmp;

	if (!IS_ALIGNED(src, sizeof(uint16_t))) {
		/*
		 * First byte is not aligned: read the entire halfword
		 * but write only the byte at higher address (which is
		 * the MSB due to STM32 CPUs being little-endian).
		 */
		tmp = sys_read16((mem_addr_t)(src - 1));
		sys_write8(tmp >> 8u, dst);
		src++; dst++; remaining--;
	}

	__ASSERT_NO_MSG(IS_ALIGNED(src, sizeof(uint16_t)));

	/* Copy bulk using 16-bit reads */
	while (remaining >= 2) {
		UNALIGNED_PUT(sys_read16((mem_addr_t)src), (uint16_t *)dst);
		src += sizeof(uint16_t);
		dst += sizeof(uint16_t);
		remaining -= sizeof(uint16_t);
	}

	__ASSERT_NO_MSG(remaining < 2);

	if (remaining == 1) {
		/*
		 * Ditto as above but for unaligned last byte.
		 * src was incremented at the end of the loop
		 * and already points to the target halfword;
		 * however, we keep the LSB this time since
		 * we want the byte at lower address.
		 */
		tmp = sys_read16((mem_addr_t)src);
		sys_write8(tmp & 0xFFu, dst);
	}
}

static int otp_stm32_nvm_read(const struct device *dev, off_t offset, void *buf, size_t len)
{
	const struct otp_stm32_nvm_config *config = dev->config;
	const size_t start = (size_t)offset;
	size_t end;

	if (size_add_overflow(start, len, &end) || end > config->size) {
		return -EINVAL;
	}

#if defined(CONFIG_SOC_SERIES_STM32H5X)
	sys_cache_instr_disable();
#endif
	/*
	 * The OTP/RO area is mapped via the AHB interface which does not
	 * support 8-bit reads on series such as STM32H5 or STM32H7R/S.
	 *
	 * Do NOT use memcpy() - instead, copy using only 16-bit reads
	 * which should have the broadest compatibility.
	 */
	if (likely(IS_ALIGNED(start, sizeof(uint16_t)) &&
		   IS_ALIGNED(len, sizeof(uint16_t)))) {
		/* No unaligned head/tail to handle */
		const uint8_t *base = config->base;
		const char *dst = buf;
		size_t cur = start;

		while (cur < end) {
			uint16_t v = sys_read16((mem_addr_t)&base[cur]);

			UNALIGNED_PUT(v, (uint16_t *)dst);

			cur += sizeof(uint16_t);
			dst += sizeof(uint16_t);
		}

		__ASSERT_NO_MSG(cur == end);
	} else {
		slow_otp_readout(buf, &config->base[start], len);
	}

#if defined(CONFIG_SOC_SERIES_STM32H5X)
	sys_cache_instr_enable();
#endif

	return 0;
}

static DEVICE_API(otp, otp_stm32_flash_api) = {
	.read = otp_stm32_nvm_read,
};

#define OTP_STM32_FLASH_INIT_INNER(n, _cfg)							\
	static const struct otp_stm32_nvm_config _cfg = {					\
		.base = (void *)DT_INST_REG_ADDR(n),						\
		.size = DT_INST_REG_SIZE(n),							\
		.user_otp = DT_INST_PROP(n, st_user_otp),					\
	};											\
												\
	DEVICE_DT_INST_DEFINE(n, NULL, NULL, NULL, &_cfg,					\
			      PRE_KERNEL_1, CONFIG_OTP_INIT_PRIORITY, &otp_stm32_flash_api);

#define OTP_STM32_FLASH_INIT(n)									\
	OTP_STM32_FLASH_INIT_INNER(n, CONCAT(otp_stm32_flash_, DT_INST_DEP_ORD(n), _cfg))

DT_INST_FOREACH_STATUS_OKAY(OTP_STM32_FLASH_INIT)
