m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/simulation/modelsim
Ebanco_regs
Z1 w1646867425
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z5 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl
Z6 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl
l0
L8 1
VBCNeA0JD2F=>LRf=:XCNS1
!s100 @o^=J0Wz=_QX@CQ=:[KQR1
Z7 OV;C;2020.1;71
31
Z8 !s110 1646876619
!i10b 1
Z9 !s108 1646876619.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl|
Z11 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/banco_regs.vhdl|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Amain
R2
R3
R4
Z14 DEx4 work 10 banco_regs 0 22 BCNeA0JD2F=>LRf=:XCNS1
!i122 0
l24
L21 26
VR;JTF4`iOd4UzDZ3Tm=<>0
!s100 @bXAckY>TBFV2lHn0zf5O3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Econtrolador
Z15 w1646767697
R3
R4
!i122 1
R0
Z16 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd
Z17 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd
l0
L5 1
V6QL3:VNRO;9oU<72C=C9a3
!s100 YLB3IGje4>U[iWXY4768I0
R7
31
Z18 !s110 1646876620
!i10b 1
Z19 !s108 1646876620.000000
Z20 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd|
Z21 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/controlador.vhd|
!i113 1
R12
R13
Amain
R3
R4
Z22 DEx4 work 11 controlador 0 22 6QL3:VNRO;9oU<72C=C9a3
!i122 1
l19
L18 76
VFc_=cK5WN5El>NQhWbdFK3
!s100 UOMDOCZYi_b6nH_zg:0e]1
R7
31
R18
!i10b 1
R19
R20
R21
!i113 1
R12
R13
Einstrucoes
Z23 w1646867426
R2
R3
R4
!i122 2
R0
Z24 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd
Z25 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd
l0
L7 1
VDm=gj7ffQE<?f<7CC9oZG0
!s100 7Ndi4=B4GHg:W?iA^i[am0
R7
31
R18
!i10b 1
R19
Z26 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd|
Z27 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/instrucoes.vhd|
!i113 1
R12
R13
Amain
R2
R3
R4
Z28 DEx4 work 10 instrucoes 0 22 Dm=gj7ffQE<?f<7CC9oZG0
!i122 2
l19
L14 31
V6n<g_6ljjW<=aTz29e4Qh3
!s100 I_Cc5P6em;fCQXmb:l4VZ1
R7
31
R18
!i10b 1
R19
R26
R27
!i113 1
R12
R13
Ememory_data
R15
R2
R3
R4
!i122 3
R0
Z29 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd
Z30 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd
l0
L6 1
VCW0ZB^H3KLKV]`z?imiA]1
!s100 j@1b`lb`hzfSW^7d6mz_T2
R7
31
R18
!i10b 1
R19
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd|
Z32 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/memory_data.vhd|
!i113 1
R12
R13
Amain
R2
R3
R4
Z33 DEx4 work 11 memory_data 0 22 CW0ZB^H3KLKV]`z?imiA]1
!i122 3
l18
L15 12
VHG0bObz22mR:Z:[jTFJeW0
!s100 g<16iE@jNG@hSVDB@M^T61
R7
31
R18
!i10b 1
R19
R31
R32
!i113 1
R12
R13
Emult1x2
R15
R3
R4
!i122 4
R0
Z34 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd
Z35 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd
l0
L7 1
VWENS]3RjcAciWP<d0^dSS3
!s100 6@gG@DK^B<JHKXQ5=zE<V1
R7
31
R18
!i10b 1
R19
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd|
Z37 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x2.vhd|
!i113 1
R12
R13
Amain
R3
R4
Z38 DEx4 work 7 mult1x2 0 22 WENS]3RjcAciWP<d0^dSS3
!i122 4
l19
L18 14
VWHWi>`c1UPhgI82ea_0:?3
!s100 C8dWoB>HB]?jd;Mcm>bTa1
R7
31
R18
!i10b 1
R19
R36
R37
!i113 1
R12
R13
Emult1x4
R15
R3
R4
!i122 5
R0
Z39 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd
Z40 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd
l0
L7 1
ViBZhY:8UjMSCDKmohbTdW1
!s100 YS:XHD4Da<U5U:92?C0]50
R7
31
Z41 !s110 1646876621
!i10b 1
R19
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd|
Z43 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/mult1x4.vhd|
!i113 1
R12
R13
Amain
R3
R4
Z44 DEx4 work 7 mult1x4 0 22 iBZhY:8UjMSCDKmohbTdW1
!i122 5
l21
L20 16
VEL6Li3zYFn=hVS?n^lZj=0
!s100 `:O<RO7H67g=_kSe05dJ[1
R7
31
R41
!i10b 1
R19
R42
R43
!i113 1
R12
R13
Epc
R1
R2
Z45 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z46 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
R3
R4
!i122 7
R0
Z47 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd
Z48 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd
l0
L8 1
V3fE90Rl;K82Ld<0<jAWGY2
!s100 K_ffF[zVQ32cd6gBC?9UO1
R7
31
R41
!i10b 1
Z49 !s108 1646876621.000000
Z50 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd|
Z51 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/PC.vhd|
!i113 1
R12
R13
Amain
R2
R45
R46
R3
R4
Z52 DEx4 work 2 pc 0 22 3fE90Rl;K82Ld<0<jAWGY2
!i122 7
l22
L19 26
VcTk`VbEEH;2S;^^C]z;WP1
!s100 FN]56[]aM3[WT>YOG4JQV0
R7
31
R41
!i10b 1
R49
R50
R51
!i113 1
R12
R13
Eprocessador_mips_8_bits
Z53 w1646876576
R2
R45
R46
R3
R4
!i122 8
R0
Z54 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd
Z55 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd
l0
L8 1
VEb52O5ja?UH<YAMcA]=]b1
!s100 i2fMO1Wf[D=;7PWH_PdVC1
R7
31
R41
!i10b 1
R49
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd|
!s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd|
!i113 1
R12
R13
Amain
R22
R44
R33
Z57 DEx4 work 3 ula 0 22 `D`YSD_Wke<Q?X`TfVWVH3
R38
R14
R28
R52
R2
R45
R46
R3
R4
DEx4 work 23 processador_mips_8_bits 0 22 Eb52O5ja?UH<YAMcA]=]b1
!i122 8
l42
L19 136
VY:]9<=;=M59e]CYWae=lA0
!s100 MFVRi_1N0C@@2BdB1ASA^0
R7
31
R41
!i10b 1
R49
R56
Z58 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/processador_mips_8_bits.vhd|
!i113 1
R12
R13
Eula
R15
R45
R46
R3
R4
!i122 6
R0
Z59 8C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd
Z60 FC:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd
l0
L7 1
V`D`YSD_Wke<Q?X`TfVWVH3
!s100 ;n`BfdFTdY`M6Cdi:lUUi1
R7
31
R41
!i10b 1
R49
Z61 !s90 -reportprogress|300|-93|-work|work|C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd|
Z62 !s107 C:/Users/CASA/Documents/GitHub/AOC_KAIO_GUILHERME_ANGELO_FERRO_UFRR_2022/Componentes VHDL/processador_mips_8_bits/ula.vhd|
!i113 1
R12
R13
Amain
R45
R46
R3
R4
R57
!i122 6
l17
L16 21
VR76NB^^Pnd=;>@=:EXU8T2
!s100 <8>?Jazhd][Ji<`jiUl9e2
R7
31
R41
!i10b 1
R49
R61
R62
!i113 1
R12
R13
