ModuleName segment_control
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 168 ,X2: 600 ,Y2: 168
Edge X1: 600 ,Y1: 128 ,X2: 600 ,Y2: 168
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 616 ,Y1: 128 ,X2: 616 ,Y2: 184
Edge X1: 568 ,Y1: 184 ,X2: 616 ,Y2: 184
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 632 ,Y1: 128 ,X2: 632 ,Y2: 200
Edge X1: 568 ,Y1: 200 ,X2: 632 ,Y2: 200
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 216 ,X2: 648 ,Y2: 216
Edge X1: 648 ,Y1: 128 ,X2: 648 ,Y2: 216
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 128 ,X2: 664 ,Y2: 248
Edge X1: 568 ,Y1: 248 ,X2: 664 ,Y2: 248
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 264 ,X2: 680 ,Y2: 264
Edge X1: 680 ,Y1: 128 ,X2: 680 ,Y2: 264
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 696 ,Y1: 128 ,X2: 696 ,Y2: 280
Edge X1: 568 ,Y1: 280 ,X2: 696 ,Y2: 280
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 232 ,X2: 712 ,Y2: 232
Edge X1: 712 ,Y1: 128 ,X2: 712 ,Y2: 232
End
Branches
End
Wire Name: b8
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 584 ,Y1: 128 ,X2: 800 ,Y2: 128
End
Branches
Branch Left: 600 ,Top: 128
BranchStrList
0
End
Branch Left: 616 ,Top: 128
BranchStrList
1
End
Branch Left: 632 ,Top: 128
BranchStrList
2
End
Branch Left: 648 ,Top: 128
BranchStrList
3
End
Branch Left: 664 ,Top: 128
BranchStrList
4
End
Branch Left: 680 ,Top: 128
BranchStrList
5
End
Branch Left: 696 ,Top: 128
BranchStrList
6
End
Branch Left: 712 ,Top: 128
BranchStrList
7
End
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 320 ,Y1: 312 ,X2: 336 ,Y2: 312
Edge X1: 320 ,Y1: 152 ,X2: 320 ,Y2: 312
Edge X1: 32 ,Y1: 152 ,X2: 320 ,Y2: 152
Edge X1: 320 ,Y1: 152 ,X2: 336 ,Y2: 152
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 328 ,X2: 336 ,Y2: 328
Edge X1: 304 ,Y1: 168 ,X2: 304 ,Y2: 328
Edge X1: 32 ,Y1: 168 ,X2: 304 ,Y2: 168
Edge X1: 304 ,Y1: 168 ,X2: 336 ,Y2: 168
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 344 ,X2: 336 ,Y2: 344
Edge X1: 288 ,Y1: 184 ,X2: 288 ,Y2: 344
Edge X1: 32 ,Y1: 184 ,X2: 288 ,Y2: 184
Edge X1: 288 ,Y1: 184 ,X2: 336 ,Y2: 184
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 360 ,X2: 336 ,Y2: 360
Edge X1: 272 ,Y1: 200 ,X2: 272 ,Y2: 360
Edge X1: 32 ,Y1: 200 ,X2: 272 ,Y2: 200
Edge X1: 272 ,Y1: 200 ,X2: 336 ,Y2: 200
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 376 ,X2: 336 ,Y2: 376
Edge X1: 256 ,Y1: 216 ,X2: 256 ,Y2: 376
Edge X1: 32 ,Y1: 216 ,X2: 256 ,Y2: 216
Edge X1: 256 ,Y1: 216 ,X2: 336 ,Y2: 216
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 392 ,X2: 336 ,Y2: 392
Edge X1: 240 ,Y1: 232 ,X2: 240 ,Y2: 392
Edge X1: 32 ,Y1: 232 ,X2: 240 ,Y2: 232
Edge X1: 240 ,Y1: 232 ,X2: 336 ,Y2: 232
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 408 ,X2: 336 ,Y2: 408
Edge X1: 224 ,Y1: 248 ,X2: 224 ,Y2: 408
Edge X1: 32 ,Y1: 248 ,X2: 224 ,Y2: 248
Edge X1: 224 ,Y1: 248 ,X2: 336 ,Y2: 248
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 424 ,X2: 336 ,Y2: 424
Edge X1: 208 ,Y1: 264 ,X2: 208 ,Y2: 424
Edge X1: 32 ,Y1: 264 ,X2: 208 ,Y2: 264
Edge X1: 208 ,Y1: 264 ,X2: 336 ,Y2: 264
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 440 ,X2: 336 ,Y2: 440
Edge X1: 192 ,Y1: 280 ,X2: 192 ,Y2: 440
Edge X1: 32 ,Y1: 280 ,X2: 192 ,Y2: 280
Edge X1: 192 ,Y1: 280 ,X2: 336 ,Y2: 280
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 456 ,X2: 336 ,Y2: 456
Edge X1: 176 ,Y1: 296 ,X2: 176 ,Y2: 456
Edge X1: 32 ,Y1: 296 ,X2: 176 ,Y2: 296
Edge X1: 176 ,Y1: 296 ,X2: 336 ,Y2: 296
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 368 ,X2: 424 ,Y2: 368
End
Branches
End
Wire Name: w29
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 384 ,X2: 424 ,Y2: 448
Edge X1: 400 ,Y1: 448 ,X2: 424 ,Y2: 448
End
Branches
End
Wire Name: w30
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 488 ,Y1: 376 ,X2: 512 ,Y2: 376
End
Branches
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 728 ,Y1: 144 ,X2: 800 ,Y2: 144
Edge X1: 728 ,Y1: 144 ,X2: 728 ,Y2: 376
Edge X1: 656 ,Y1: 376 ,X2: 728 ,Y2: 376
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 472 ,Y1: 392 ,X2: 512 ,Y2: 392
Edge X1: 472 ,Y1: 392 ,X2: 472 ,Y2: 464
Edge X1: 456 ,Y1: 464 ,X2: 472 ,Y2: 464
Edge X1: 472 ,Y1: 464 ,X2: 744 ,Y2: 464
Edge X1: 744 ,Y1: 160 ,X2: 744 ,Y2: 464
Edge X1: 744 ,Y1: 160 ,X2: 800 ,Y2: 160
End
Branches
End
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 760 ,Y1: 176 ,X2: 800 ,Y2: 176
Edge X1: 760 ,Y1: 176 ,X2: 760 ,Y2: 480
Edge X1: 488 ,Y1: 480 ,X2: 760 ,Y2: 480
Edge X1: 488 ,Y1: 408 ,X2: 488 ,Y2: 480
Edge X1: 456 ,Y1: 480 ,X2: 488 ,Y2: 480
Edge X1: 488 ,Y1: 408 ,X2: 512 ,Y2: 408
End
Branches
End
Wire Name: w34
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 136 ,X2: 992 ,Y2: 136
End
Branches
End
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 152 ,X2: 992 ,Y2: 152
End
Branches
End
Wire Name: w36
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 168 ,X2: 992 ,Y2: 168
End
Branches
End
Wire Name: w37
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 184 ,X2: 992 ,Y2: 184
End
Branches
End
Wire Name: w38
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 200 ,X2: 992 ,Y2: 200
End
Branches
End
Wire Name: w39
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 216 ,X2: 992 ,Y2: 216
End
Branches
End
Wire Name: w40
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 232 ,X2: 992 ,Y2: 232
End
Branches
End
Wire Name: w41
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 968 ,Y1: 248 ,X2: 992 ,Y2: 248
End
Branches
End
Wire Name: b33
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 968 ,Y1: 120 ,X2: 992 ,Y2: 120
End
Branches
End
End
Ports
Port Left: 32 Top: 152 ,Orientation: 0
Portname: d0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 168 ,Orientation: 0
Portname: d1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 184 ,Orientation: 0
Portname: d2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 200 ,Orientation: 0
Portname: d3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 216 ,Orientation: 0
Portname: d4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 232 ,Orientation: 0
Portname: d5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 248 ,Orientation: 0
Portname: d6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 264 ,Orientation: 0
Portname: d7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 280 ,Orientation: 0
Portname: d8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 32 Top: 296 ,Orientation: 0
Portname: d9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 456 Top: 464 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 456 Top: 480 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 136 ,Orientation: 0
Portname: com0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 152 ,Orientation: 0
Portname: com1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 168 ,Orientation: 0
Portname: com2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 184 ,Orientation: 0
Portname: com3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 200 ,Orientation: 0
Portname: com4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 216 ,Orientation: 0
Portname: com5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 232 ,Orientation: 0
Portname: com6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 248 ,Orientation: 0
Portname: com7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 992 Top: 120 ,Orientation: 0
Portname: seg_out ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
End
Symbols
Symbol Left: 360 Top: 144
Name: s1
LibraryName: (NoLibraryName)
IpName: decimal_to_segment
SymbolParameters
End
Symbol Left: 536 Top: 368
Name: s2
LibraryName: (NoLibraryName)
IpName: LTP
SymbolParameters
End
Symbol Left: 336 Top: 312
Name: s3
LibraryName: PNULib
IpName: PNU_OR8
SymbolParameters
End
Symbol Left: 336 Top: 432
Name: s4
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 424 Top: 360
Name: s5
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 960 Top: 184
Name: s7
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 960 Top: 200
Name: s8
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 960 Top: 216
Name: s9
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 960 Top: 232
Name: s10
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 824 Top: 112
Name: s11
LibraryName: (NoLibraryName)
IpName: shift_sram
SymbolParameters
End
End
Texts
End
Links
End
