
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 312.770 ; gain = 78.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:23]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/InstructionMemory.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter REG_BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (1#1) [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/InstructionMemory.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'Read_address' does not match port width (5) of module 'instruction_memory' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:42]
INFO: [Synth 8-638] synthesizing module 'registers' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter REG_BIT_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-87] always_comb on 'MEM_reg[4]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[3]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[2]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[1]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[0]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
INFO: [Synth 8-256] done synthesizing module 'registers' (2#1) [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/ALU.sv:23]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/ALU.sv:23]
WARNING: [Synth 8-350] instance 'ALU' of module 'ALU' requires 5 connections, but only 3 given [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:49]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:1]
	Parameter BIT_WIDTH bound to: 32 - type: integer 
	Parameter REG_BIT_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-87] always_comb on 'MEM_reg[4]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[3]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[2]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[1]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-87] always_comb on 'MEM_reg[0]' did not result in combinational logic [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (4#1) [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'Address' does not match port width (5) of module 'data_memory' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:50]
WARNING: [Synth 8-350] instance 'data_memory' of module 'data_memory' requires 5 connections, but only 3 given [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:50]
INFO: [Synth 8-256] done synthesizing module 'Top' (5#1) [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:23]
WARNING: [Synth 8-3331] design registers has unconnected port Read_register_1[4]
WARNING: [Synth 8-3331] design registers has unconnected port Read_register_1[3]
WARNING: [Synth 8-3331] design registers has unconnected port Read_register_2[4]
WARNING: [Synth 8-3331] design registers has unconnected port Read_register_2[3]
WARNING: [Synth 8-3331] design Top has unconnected port MemRead
WARNING: [Synth 8-3331] design Top has unconnected port MemWrite
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[3]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[2]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[1]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 352.098 ; gain = 118.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 352.098 ; gain = 118.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 352.098 ; gain = 118.250
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5546] ROM "Instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/ALU.sv:32]
INFO: [Synth 8-5545] ROM "zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "MEM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEM_reg[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:35]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[4]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[3]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[2]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[1]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[0]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Registers.sv:14]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[4]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[3]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[2]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[1]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
WARNING: [Synth 8-327] inferring latch for variable 'MEM_reg[0]' [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/DataMemory.sv:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 352.098 ; gain = 118.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module registers 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 5     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "instruction_memory/Instruction" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.srcs/sources_1/new/Top.sv:35]
WARNING: [Synth 8-3331] design Top has unconnected port MemRead
WARNING: [Synth 8-3331] design Top has unconnected port MemWrite
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[3]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[2]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[1]
WARNING: [Synth 8-3331] design Top has unconnected port ALU_operation[0]
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[4][0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[3][0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[2][0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[1][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[1][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[1][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (registers/MEM_reg[1][28]) is unused and will be removed from module Top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 394 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 479.535 ; gain = 245.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 571.020 ; gain = 344.938
INFO: [Common 17-1381] The checkpoint 'C:/Users/JW/Desktop/MKEL1183 Advanced Computer Architecture/Assignment1/Basic_CPU/Basic_CPU.runs/synth_1/Top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 571.020 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 22 14:08:17 2017...
