<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<svg width="1100" height="750" viewBox="0 0 1100 750" xmlns="http://www.w3.org/2000/svg">
  <!-- Styles -->
  <style>
    .background { fill: white; }
    .title { font-size: 26px; font-weight: bold; text-anchor: middle; }
    .subtitle { font-size: 18px; font-style: italic; text-anchor: middle; }
    .section-title { font-size: 20px; font-weight: bold; text-anchor: middle; }
    .cpu-core { fill: #d1e7ff; stroke: #0066cc; stroke-width: 2; }
    .gpu-core { fill: #d6f5d6; stroke: #339933; stroke-width: 2; }
    .l1-cache { fill: #ffe6cc; stroke: #ff9933; stroke-width: 2; }
    .l2-cache { fill: #fff2cc; stroke: #ffcc00; stroke-width: 2; }
    .l3-cache { fill: #e6ccff; stroke: #9966ff; stroke-width: 2; }
    .memory { fill: #f2f2f2; stroke: #666666; stroke-width: 2; }
    .interconnect { fill: #ffcccc; stroke: #ff6666; stroke-width: 2; }
    .coherence-unit { fill: #ccf2ff; stroke: #33ccff; stroke-width: 2; }
    .dram { fill: #d9d9d9; stroke: #666666; stroke-width: 2; }
    .arrow { stroke: #333333; stroke-width: 1.5; fill: none; marker-end: url(#arrowhead); }
    .arrow-coherence { stroke: #ff6666; stroke-width: 1.5; stroke-dasharray: 5,3; fill: none; marker-end: url(#arrowhead-red); }
    .text-bg { fill: white; fill-opacity: 0.9; stroke: #cccccc; stroke-width: 1; rx: 5; ry: 5; }
    .section-bg { fill: #f5f5f5; stroke: #004065; stroke-width: 1; rx: 10; ry: 10; }
    .highlight { font-weight: bold; }
    text { font-family: Arial, sans-serif; font-size: 14px; fill: #333; }
    .note { font-style: italic; font-size: 12px; }
  </style>
  
  <!-- Arrow marker definitions -->
  <defs>
    <marker id="arrowhead" markerWidth="10" markerHeight="7" refX="10" refY="3.5" orient="auto">
      <polygon points="0 0, 10 3.5, 0 7" fill="#333333"/>
    </marker>
    <marker id="arrowhead-red" markerWidth="10" markerHeight="7" refX="10" refY="3.5" orient="auto">
      <polygon points="0 0, 10 3.5, 0 7" fill="#ff6666"/>
    </marker>
  </defs>
  
  <!-- Background -->
  <rect width="1100" height="750" class="background"/>
  
  <!-- Title -->
  <rect x="200" y="20" width="700" height="40" class="text-bg"/>
  <text x="550" y="50" class="title">AMD Zen 4 Architecture: Cache Hierarchy &amp; Coherence</text>
  <rect x="250" y="65" width="600" height="30" class="text-bg"/>
  <text x="550" y="85" class="subtitle">Ryzen 7000 Series with 2 Core Complex Dies (CCDs) and 1 I/O Die</text>
  
  <!-- First CCD (Core Complex Die) -->
  <rect x="100" y="120" width="400" height="280" class="section-bg"/>
  <rect x="220" y="130" width="160" height="30" class="text-bg"/>
  <text x="300" y="150" class="section-title">Core Complex Die 1</text>
  
  <!-- CCD1 Core 0 -->
  <rect x="120" y="170" width="170" height="200" class="section-bg" opacity="0.7"/>
  
  <rect x="130" y="180" width="150" height="40" rx="5" class="cpu-core"/>
  <rect x="145" y="185" width="120" height="30" class="text-bg"/>
  <text x="205" y="205" text-anchor="middle">Zen 4 Core 0</text>
  
  <rect x="130" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="135" y="232" width="60" height="26" class="text-bg"/>
  <text x="165" y="250" text-anchor="middle">L1I 32KB</text>
  
  <rect x="210" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="215" y="232" width="60" height="26" class="text-bg"/>
  <text x="245" y="250" text-anchor="middle">L1D 32KB</text>
  
  <rect x="130" y="270" width="150" height="30" rx="5" class="l2-cache"/>
  <rect x="145" y="272" width="120" height="26" class="text-bg"/>
  <text x="205" y="290" text-anchor="middle">L2 Cache 1MB</text>
  
  <rect x="130" y="310" width="150" height="25" rx="5" class="coherence-unit"/>
  <rect x="145" y="312" width="120" height="21" class="text-bg"/>
  <text x="205" y="328" text-anchor="middle" font-size="12">Coherence Engine</text>
  
  <!-- CCD1 Core 1 -->
  <rect x="310" y="170" width="170" height="200" class="section-bg" opacity="0.7"/>
  
  <rect x="320" y="180" width="150" height="40" rx="5" class="cpu-core"/>
  <rect x="335" y="185" width="120" height="30" class="text-bg"/>
  <text x="395" y="205" text-anchor="middle">Zen 4 Core 1</text>
  
  <rect x="320" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="325" y="232" width="60" height="26" class="text-bg"/>
  <text x="355" y="250" text-anchor="middle">L1I 32KB</text>
  
  <rect x="400" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="405" y="232" width="60" height="26" class="text-bg"/>
  <text x="435" y="250" text-anchor="middle">L1D 32KB</text>
  
  <rect x="320" y="270" width="150" height="30" rx="5" class="l2-cache"/>
  <rect x="335" y="272" width="120" height="26" class="text-bg"/>
  <text x="395" y="290" text-anchor="middle">L2 Cache 1MB</text>
  
  <rect x="320" y="310" width="150" height="25" rx="5" class="coherence-unit"/>
  <rect x="335" y="312" width="120" height="21" class="text-bg"/>
  <text x="395" y="328" text-anchor="middle" font-size="12">Coherence Engine</text>
  
  <!-- CCD1 L3 Cache -->
  <rect x="120" y="350" width="360" height="40" rx="5" class="l3-cache"/>
  <rect x="220" y="355" width="160" height="30" class="text-bg"/>
  <text x="300" y="375" text-anchor="middle">L3 Cache (16MB Shared)</text>
  
  <!-- Second CCD (Core Complex Die) -->
  <rect x="600" y="120" width="400" height="280" class="section-bg"/>
  <rect x="720" y="130" width="160" height="30" class="text-bg"/>
  <text x="800" y="150" class="section-title">Core Complex Die 2</text>
  
  <!-- CCD2 Core 0 -->
  <rect x="620" y="170" width="170" height="200" class="section-bg" opacity="0.7"/>
  
  <rect x="630" y="180" width="150" height="40" rx="5" class="cpu-core"/>
  <rect x="645" y="185" width="120" height="30" class="text-bg"/>
  <text x="705" y="205" text-anchor="middle">Zen 4 Core 2</text>
  
  <rect x="630" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="635" y="232" width="60" height="26" class="text-bg"/>
  <text x="665" y="250" text-anchor="middle">L1I 32KB</text>
  
  <rect x="710" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="715" y="232" width="60" height="26" class="text-bg"/>
  <text x="745" y="250" text-anchor="middle">L1D 32KB</text>
  
  <rect x="630" y="270" width="150" height="30" rx="5" class="l2-cache"/>
  <rect x="645" y="272" width="120" height="26" class="text-bg"/>
  <text x="705" y="290" text-anchor="middle">L2 Cache 1MB</text>
  
  <rect x="630" y="310" width="150" height="25" rx="5" class="coherence-unit"/>
  <rect x="645" y="312" width="120" height="21" class="text-bg"/>
  <text x="705" y="328" text-anchor="middle" font-size="12">Coherence Engine</text>
  
  <!-- CCD2 Core 1 -->
  <rect x="810" y="170" width="170" height="200" class="section-bg" opacity="0.7"/>
  
  <rect x="820" y="180" width="150" height="40" rx="5" class="cpu-core"/>
  <rect x="835" y="185" width="120" height="30" class="text-bg"/>
  <text x="895" y="205" text-anchor="middle">Zen 4 Core 3</text>
  
  <rect x="820" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="825" y="232" width="60" height="26" class="text-bg"/>
  <text x="855" y="250" text-anchor="middle">L1I 32KB</text>
  
  <rect x="900" y="230" width="70" height="30" rx="5" class="l1-cache"/>
  <rect x="905" y="232" width="60" height="26" class="text-bg"/>
  <text x="935" y="250" text-anchor="middle">L1D 32KB</text>
  
  <rect x="820" y="270" width="150" height="30" rx="5" class="l2-cache"/>
  <rect x="835" y="272" width="120" height="26" class="text-bg"/>
  <text x="895" y="290" text-anchor="middle">L2 Cache 1MB</text>
  
  <rect x="820" y="310" width="150" height="25" rx="5" class="coherence-unit"/>
  <rect x="835" y="312" width="120" height="21" class="text-bg"/>
  <text x="895" y="328" text-anchor="middle" font-size="12">Coherence Engine</text>
  
  <!-- CCD2 L3 Cache -->
  <rect x="620" y="350" width="360" height="40" rx="5" class="l3-cache"/>
  <rect x="720" y="355" width="160" height="30" class="text-bg"/>
  <text x="800" y="375" text-anchor="middle">L3 Cache (16MB Shared)</text>
  
  <!-- I/O Die with Memory Controllers -->
  <rect x="100" y="420" width="900" height="140" class="section-bg"/>
  <rect x="420" y="430" width="260" height="30" class="text-bg"/>
  <text x="550" y="450" class="section-title">I/O Die with Scalable Data Fabric</text>
  
  <!-- Infinity Fabric / Scalable Data Fabric -->
  <rect x="150" y="470" width="800" height="40" rx="5" class="interconnect"/>
  <rect x="370" y="475" width="360" height="30" class="text-bg"/>
  <text x="550" y="495" text-anchor="middle">Infinity Fabric / Scalable Data Fabric</text>
  
  <!-- Memory Controllers -->
  <rect x="150" y="520" width="180" height="30" rx="5" class="memory"/>
  <rect x="160" y="522" width="160" height="26" class="text-bg"/>
  <text x="240" y="540" text-anchor="middle">Memory Controller 0</text>
  
  <rect x="370" y="520" width="180" height="30" rx="5" class="memory"/>
  <rect x="380" y="522" width="160" height="26" class="text-bg"/>
  <text x="460" y="540" text-anchor="middle">Memory Controller 1</text>
  
  <rect x="590" y="520" width="180" height="30" rx="5" class="memory"/>
  <rect x="600" y="522" width="160" height="26" class="text-bg"/>
  <text x="680" y="540" text-anchor="middle">Memory Controller 2</text>
  
  <rect x="810" y="520" width="140" height="30" rx="5" class="memory"/>
  <rect x="815" y="522" width="130" height="26" class="text-bg"/>
  <text x="880" y="540" text-anchor="middle">PCIe 5.0 / I/O</text>
  
  <!-- DRAM -->
  <rect x="100" y="580" width="900" height="50" class="section-bg"/>
  <rect x="120" y="590" width="860" height="30" rx="5" class="dram"/>
  <rect x="420" y="592" width="260" height="26" class="text-bg"/>
  <text x="550" y="610" text-anchor="middle">DDR5 Memory (Up to 128GB)</text>
  
  <!-- Cache Coherence Protocol Explanation -->
  <rect x="100" y="650" width="900" height="80" class="section-bg"/>
  <rect x="420" y="655" width="260" height="30" class="text-bg"/>
  <text x="550" y="675" class="section-title">Cache Coherence Implementation</text>
  
  <rect x="110" y="690" width="880" height="30" class="text-bg"/>
  <text x="550" y="710" text-anchor="middle">
    <tspan class="highlight">MOESI protocol</tspan> for intra-CCD coherence, <tspan class="highlight">Directory-based protocol</tspan> for inter-CCD coherence via Infinity Fabric
  </text>
  
  <!-- Coherence Protocol Arrows -->
  <path d="M205 335 L205 350" class="arrow"/>
  <path d="M395 335 L395 350" class="arrow"/>
  <path d="M705 335 L705 350" class="arrow"/>
  <path d="M895 335 L895 350" class="arrow"/>
  
  <path d="M300 390 L300 470" class="arrow"/>
  <path d="M800 390 L800 470" class="arrow"/>
  
  <path d="M240 510 L240 520" class="arrow"/>
  <path d="M460 510 L460 520" class="arrow"/>
  <path d="M680 510 L680 520" class="arrow"/>
  <path d="M880 510 L880 520" class="arrow"/>
  
  <path d="M240 550 L240 590" class="arrow"/>
  <path d="M460 550 L460 590" class="arrow"/>
  <path d="M680 550 L680 590" class="arrow"/>
  
  <!-- Inter-CCD Coherence -->
  <path d="M300 370 C400 410 700 410 800 370" class="arrow-coherence"/>
  <rect x="490" y="390" width="120" height="20" class="text-bg"/>
  <text x="550" y="405" text-anchor="middle" class="note">Directory Protocol</text>
  
  <!-- Intra-CCD Coherence -->
  <path d="M160 290 C180 320 230 320 250 290" class="arrow-coherence"/>
  <rect x="160" y="300" width="90" height="20" class="text-bg"/>
  <text x="205" y="315" text-anchor="middle" class="note" font-size="10">MOESI Protocol</text>
  
  <path d="M850 290 C870 320 920 320 940 290" class="arrow-coherence"/>
  <rect x="850" y="300" width="90" height="20" class="text-bg"/>
  <text x="895" y="315" text-anchor="middle" class="note" font-size="10">MOESI Protocol</text>
</svg> 