

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Thu Dec 12 17:19:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.882 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   214273|   427777|  2.143 ms|  4.278 ms|  214273|  427777|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mod_product_fu_66  |mod_product  |      834|      834|  8.340 us|  8.340 us|  834|  834|       no|
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |           |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+
        |- MOD_EXP  |   214272|   427776|  837 ~ 1671|          -|          -|   256|        no|
        +-----------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   15732|   6063|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     75|    -|
|Register         |        -|    -|    1304|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   17036|   6165|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      16|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+----+-------+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-----------------------+-------------+---------+----+-------+------+-----+
    |grp_mod_product_fu_66  |mod_product  |        0|   0|  15732|  6063|    0|
    +-----------------------+-------------+---------+----+-------+------+-----+
    |Total                  |             |        0|   0|  15732|  6063|    0|
    +-----------------------+-------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_120_p2                    |         +|   0|  0|  14|           9|           1|
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_114_p2              |      icmp|   0|  0|  11|           9|          10|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  27|          19|          12|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |grp_mod_product_fu_66_a  |  14|          3|  256|        768|
    |i_fu_36                  |   9|          2|    9|         18|
    |m_V_fu_44                |   9|          2|  256|        512|
    |shr_i4_fu_40             |   9|          2|  256|        512|
    |t_fu_32                  |   9|          2|  256|        512|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  75|         16| 1034|       2327|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    4|   0|    4|          0|
    |grp_mod_product_fu_66_ap_start_reg  |    1|   0|    1|          0|
    |i_5_reg_199                         |    9|   0|    9|          0|
    |i_fu_36                             |    9|   0|    9|          0|
    |m_V_fu_44                           |  256|   0|  256|          0|
    |m_V_load_1_reg_208                  |  256|   0|  256|          0|
    |reg_85                              |  256|   0|  256|          0|
    |shr_i4_fu_40                        |  256|   0|  256|          0|
    |t_fu_32                             |  256|   0|  256|          0|
    |trunc_ln1497_reg_204                |    1|   0|    1|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 1304|   0| 1304|          0|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|       mod_exp|  return value|
|y          |   in|  256|     ap_none|             y|        scalar|
|d          |   in|  256|     ap_none|             d|        scalar|
|N          |   in|  256|     ap_none|             N|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

