```
UVM_INFO @ 0: reporter [RNTST] Running test test...
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 5086 | M_Addr: e0ca | DMem_dout: d079
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 19fc | M_Addr: 72c1 | DMem_dout: 896c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 72c1 | DMem_rd: 1 | DMem_din: 0000 | memout: 896c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: cdfc | M_Addr: e11e | DMem_dout: 8868
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: e11e | DMem_rd: 1 | DMem_din: 0000 | memout: 8868
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: b6d9 | M_Addr: 172b | DMem_dout: dcc0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 172b | DMem_rd: 1 | DMem_din: 0000 | memout: dcc0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 6adf | M_Addr: 8591 | DMem_dout: dbb6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 8591 | DMem_rd: 1 | DMem_din: 0000 | memout: dbb6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: ece4 | M_Addr: ecff | DMem_dout: 41b7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 41b7 | DMem_rd: 0 | DMem_din: ece4 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: deb8 | M_Addr: c57f | DMem_dout: 4826
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: c57f | DMem_rd: 0 | DMem_din: deb8 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 7bad | M_Addr: 69ff | DMem_dout: 9b87
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 69ff | DMem_rd: 0 | DMem_din: 7bad | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: f0ab | M_Addr: 6014 | DMem_dout: 8375
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 6014 | DMem_rd: 1 | DMem_din: 0000 | memout: 8375
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 89c7 | M_Addr: 9173 | DMem_dout: 9506
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 9506 | DMem_rd: 0 | DMem_din: 89c7 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 79ef | M_Addr: 1f83 | DMem_dout: b2ec
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: b2ec | DMem_rd: 1 | DMem_din: 0000 | memout: b2ec
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: c393 | M_Addr: da5f | DMem_dout: 3bcc
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 3bcc | DMem_rd: 0 | DMem_din: c393 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: ed70 | M_Addr: 8553 | DMem_dout: 23f5
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 9a30 | M_Addr: c7a5 | DMem_dout: 35c2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 35c2 | DMem_rd: 0 | DMem_din: 9a30 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: b55d | M_Addr: b2d7 | DMem_dout: 422c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: b2d7 | DMem_rd: 0 | DMem_din: b55d | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 2750 | M_Addr: ce4e | DMem_dout: cab7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 8c08 | M_Addr: a02c | DMem_dout: 3c36
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: a02c | DMem_rd: 0 | DMem_din: 8c08 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: fdc4 | M_Addr: bb6b | DMem_dout: c477
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 16e9 | M_Addr: c410 | DMem_dout: 0665
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 0665 | DMem_rd: 1 | DMem_din: 0000 | memout: 0665
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 7150 | M_Addr: 4d34 | DMem_dout: 11e0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 0dbd | M_Addr: 596e | DMem_dout: 832b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 832b | DMem_rd: 0 | DMem_din: 0dbd | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 81a3 | M_Addr: 834d | DMem_dout: b272
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 50a9 | M_Addr: 0ced | DMem_dout: ad07
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: ad07 | DMem_rd: 1 | DMem_din: 0000 | memout: ad07
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: a48f | M_Addr: ce6a | DMem_dout: 825c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: ce6a | DMem_rd: 1 | DMem_din: 0000 | memout: 825c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 273c | M_Addr: fa29 | DMem_dout: a6f7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: a6f7 | DMem_rd: 1 | DMem_din: 0000 | memout: a6f7
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: ff7e | M_Addr: 31dc | DMem_dout: 8974
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 31dc | DMem_rd: 0 | DMem_din: ff7e | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 9ad6 | M_Addr: 8c04 | DMem_dout: f46c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: f46c | DMem_rd: 1 | DMem_din: 0000 | memout: f46c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: ab29 | M_Addr: c21d | DMem_dout: 94fe
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 94fe | DMem_rd: 1 | DMem_din: 0000 | memout: 94fe
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 1e0f | M_Addr: 8f87 | DMem_dout: 23bd
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 23bd | DMem_rd: 0 | DMem_din: 1e0f | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 0fe7 | M_Addr: 680e | DMem_dout: 2a31
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 680e | DMem_rd: 0 | DMem_din: 0fe7 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 7b2c | M_Addr: bbad | DMem_dout: 7c59
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: bbad | DMem_rd: 1 | DMem_din: 0000 | memout: 7c59
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: cb5f | M_Addr: 6a35 | DMem_dout: 17cd
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 17cd | DMem_rd: 0 | DMem_din: cb5f | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 5859 | M_Addr: 9cac | DMem_dout: 88ef
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 88ef | DMem_rd: 1 | DMem_din: 0000 | memout: 88ef
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: c73e | M_Addr: 4d60 | DMem_dout: 7d69
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 4d60 | DMem_rd: 1 | DMem_din: 0000 | memout: 7d69
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: eea1 | M_Addr: 4d5c | DMem_dout: c997
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 4d5c | DMem_rd: 1 | DMem_din: 0000 | memout: c997
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: ff0b | M_Addr: 838f | DMem_dout: 6a54
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 838f | DMem_rd: 1 | DMem_din: 0000 | memout: 6a54
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: ac65 | M_Addr: 5e47 | DMem_dout: 5e6b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 5e47 | DMem_rd: 1 | DMem_din: 0000 | memout: 5e6b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: f66d | M_Addr: dd32 | DMem_dout: a599
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: dd32 | DMem_rd: 1 | DMem_din: 0000 | memout: a599
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: a294 | M_Addr: 1bc8 | DMem_dout: d061
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: d061 | DMem_rd: 1 | DMem_din: 0000 | memout: d061
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 2ee5 | M_Addr: 5de9 | DMem_dout: a676
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 1560 | M_Addr: e91b | DMem_dout: 5ef6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 5ef6 | DMem_rd: 0 | DMem_din: 1560 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: fc6e | M_Addr: 0ca6 | DMem_dout: f9b9
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: f9b9 | DMem_rd: 0 | DMem_din: fc6e | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 89a4 | M_Addr: 3f53 | DMem_dout: 6b14
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 6b14 | DMem_rd: 1 | DMem_din: 0000 | memout: 6b14
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: bd34 | M_Addr: 42b4 | DMem_dout: 1e3c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 42b4 | DMem_rd: 0 | DMem_din: bd34 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: dd86 | M_Addr: 00c4 | DMem_dout: 406a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 00c4 | DMem_rd: 1 | DMem_din: 0000 | memout: 406a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 791c | M_Addr: dd0a | DMem_dout: ede1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 074a | M_Addr: c1b2 | DMem_dout: 6576
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: c1b2 | DMem_rd: 0 | DMem_din: 074a | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 805b | M_Addr: d49a | DMem_dout: e7c0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: e7c0 | DMem_rd: 0 | DMem_din: 805b | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: a134 | M_Addr: 4109 | DMem_dout: 2934
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 2934 | DMem_rd: 0 | DMem_din: a134 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 0d55 | M_Addr: 0711 | DMem_dout: 58e2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 58e2 | DMem_rd: 1 | DMem_din: 0000 | memout: 58e2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 5ed7 | M_Addr: 51cf | DMem_dout: bdd6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: bdd6 | DMem_rd: 0 | DMem_din: 5ed7 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 601e | M_Addr: 0083 | DMem_dout: 8888
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 2e4e | M_Addr: 739f | DMem_dout: 9a75
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 9a75 | DMem_rd: 1 | DMem_din: 0000 | memout: 9a75
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: ebd0 | M_Addr: 8447 | DMem_dout: 2ef8
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 2ef8 | DMem_rd: 1 | DMem_din: 0000 | memout: 2ef8
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: e3fd | M_Addr: c865 | DMem_dout: 7682
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 6173 | M_Addr: c8b8 | DMem_dout: 2e71
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: c8b8 | DMem_rd: 1 | DMem_din: 0000 | memout: 2e71
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 3ab8 | M_Addr: df0d | DMem_dout: caba
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: df0d | DMem_rd: 1 | DMem_din: 0000 | memout: caba
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 04c8 | M_Addr: 34cf | DMem_dout: b7e9
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: c24a | M_Addr: 4577 | DMem_dout: 4c6c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 4b1e | M_Addr: 1542 | DMem_dout: 6b53
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 1542 | DMem_rd: 1 | DMem_din: 0000 | memout: 6b53
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 1ce1 | M_Addr: fac0 | DMem_dout: 348d
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 8206 | M_Addr: 34da | DMem_dout: 6f89
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 34da | DMem_rd: 1 | DMem_din: 0000 | memout: 6f89
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: f848 | M_Addr: efc7 | DMem_dout: 5f4a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: efc7 | DMem_rd: 1 | DMem_din: 0000 | memout: 5f4a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 1443 | M_Addr: 5464 | DMem_dout: 6fd2
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: ee51 | M_Addr: e537 | DMem_dout: 0034
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: e537 | DMem_rd: 0 | DMem_din: ee51 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: a87f | M_Addr: 5266 | DMem_dout: fe6d
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: b941 | M_Addr: 06e8 | DMem_dout: a5bc
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: a5bc | DMem_rd: 0 | DMem_din: b941 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 3fb3 | M_Addr: 45ab | DMem_dout: 0433
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 45ab | DMem_rd: 1 | DMem_din: 0000 | memout: 0433
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 428a | M_Addr: 6eed | DMem_dout: a6b6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 6eed | DMem_rd: 1 | DMem_din: 0000 | memout: a6b6
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 9a42 | M_Addr: faed | DMem_dout: ec42
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: faed | DMem_rd: 1 | DMem_din: 0000 | memout: ec42
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 2994 | M_Addr: 926d | DMem_dout: 416f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 926d | DMem_rd: 1 | DMem_din: 0000 | memout: 416f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: b0a3 | M_Addr: 608b | DMem_dout: e101
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: e101 | DMem_rd: 0 | DMem_din: b0a3 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 91bb | M_Addr: 54aa | DMem_dout: 27b1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 54aa | DMem_rd: 1 | DMem_din: 0000 | memout: 27b1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 465a | M_Addr: 397e | DMem_dout: 16fd
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 16fd | DMem_rd: 1 | DMem_din: 0000 | memout: 16fd
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 44fe | M_Addr: 5ebc | DMem_dout: 6fcf
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 6fcf | DMem_rd: 0 | DMem_din: 44fe | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 3daf | M_Addr: 930f | DMem_dout: 5235
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: 5235 | DMem_rd: 1 | DMem_din: 0000 | memout: 5235
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 7230 | M_Addr: ad19 | DMem_dout: ee2f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: ad19 | DMem_rd: 0 | DMem_din: 7230 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: d99c | M_Addr: f4e9 | DMem_dout: e065
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: ad4a | M_Addr: 5a26 | DMem_dout: 2f33
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 5a26 | DMem_rd: 1 | DMem_din: 0000 | memout: 2f33
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: a7bb | M_Addr: 3bfe | DMem_dout: 15db
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 92f5 | M_Addr: 1976 | DMem_dout: 2f7d
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 1976 | DMem_rd: 0 | DMem_din: 92f5 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 12ae | M_Addr: 2768 | DMem_dout: 9e9c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: ce3d | M_Addr: c6b9 | DMem_dout: 70d0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: c6b9 | DMem_rd: 1 | DMem_din: 0000 | memout: 70d0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 7609 | M_Addr: 0123 | DMem_dout: 51b0
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 51b0 | DMem_rd: 0 | DMem_din: 7609 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 5094 | M_Addr: 2a35 | DMem_dout: c41a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 2a35 | DMem_rd: 0 | DMem_din: 5094 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: 8bc0 | M_Addr: d761 | DMem_dout: 0553
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: d761 | DMem_rd: 1 | DMem_din: 0000 | memout: 0553
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 25f5 | M_Addr: 52b9 | DMem_dout: b65b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 52b9 | DMem_rd: 1 | DMem_din: 0000 | memout: b65b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: 1a60 | M_Addr: b729 | DMem_dout: 7a79
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 5721 | M_Addr: f541 | DMem_dout: 9861
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: f541 | DMem_rd: 1 | DMem_din: 0000 | memout: 9861
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_D: M_Data: e65c | M_Addr: 8cb5 | DMem_dout: ed6f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_d_op: DMem_addr: 8cb5 | DMem_rd: 1 | DMem_din: 0000 | memout: ed6f
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: d218 | M_Addr: 9152 | DMem_dout: e110
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: e110 | DMem_rd: 1 | DMem_din: 0000 | memout: e110
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: 0322 | M_Addr: 33b9 | DMem_dout: c2f1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: c2f1 | DMem_rd: 1 | DMem_din: 0000 | memout: c2f1
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: ab2b | M_Addr: df7f | DMem_dout: ac3b
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: df7f | DMem_rd: 0 | DMem_din: ab2b | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: a286 | M_Addr: 391d | DMem_dout: e77c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 391d | DMem_rd: 0 | DMem_din: a286 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_D: M_Data: 36b2 | M_Addr: 371a | DMem_dout: 7619
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_d_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_d_op: DMem_addr: 371a | DMem_rd: 0 | DMem_din: 36b2 | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 2521 | M_Addr: 3c38 | DMem_dout: cda8
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 3c38 | DMem_rd: 1 | DMem_din: 0000 | memout: cda8
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: WRITE_MEM_I: M_Data: 441b | M_Addr: 4826 | DMem_dout: 870a
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: write_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: write_mem_i_op: DMem_addr: 870a | DMem_rd: 0 | DMem_din: 441b | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: INIT_STATE: M_Data: bef2 | M_Addr: eb4c | DMem_dout: a9ab
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: init_state_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: init_state_op: DMem_addr: zzzz | DMem_rd: z | DMem_din: zzzz | memout: 0000
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_INDIR: M_Data: 8ffd | M_Addr: 2788 | DMem_dout: 563e
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_indir_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_indir_op: DMem_addr: 2788 | DMem_rd: 1 | DMem_din: 0000 | memout: 563e
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(51) @ 0: reporter [SEQ] MODE: READ_MEM_I: M_Data: d114 | M_Addr: 7a9d | DMem_dout: f82c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(222) @ 0: uvm_test_top.environment.a.d [DRV] MODE: read_mem_i_op
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(272) @ 0: uvm_test_top.environment.a.m [MON] MODE: read_mem_i_op: DMem_addr: f82c | DMem_rd: 1 | DMem_din: 0000 | memout: f82c
UVM_INFO C:/eng_apps/vivado_projects/LC3_Project2/Memaccess/Memaccess.srcs/sim_1/new/memaccess_tb.sv(299) @ 0: uvm_test_top.environment.s [SCO] DATA MATCH
---------------------------------------------
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO C:/Xilinx/Vivado/2023.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 0: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  404
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[DRV]   100
[MON]   100
[RNTST]     1
[SCO]   100
[SEQ]   100
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
```
