####################################################################################
# Constraints from file : 'fifo_pmod_dbg.xdc'
####################################################################################

set_property MARK_DEBUG true [get_nets {dacs_dc_busy[0]}]
set_property MARK_DEBUG true [get_nets {dacs_dc_busy[2]}]
set_property MARK_DEBUG true [get_nets {dacs_dc_busy[3]}]
set_property MARK_DEBUG true [get_nets {ps_gpout[0]}]
set_property MARK_DEBUG true [get_nets {ps_gpout[1]}]
set_property MARK_DEBUG true [get_nets {ps_gpout[2]}]
set_property MARK_DEBUG true [get_nets dacs_pulse_busy]
set_property MARK_DEBUG true [get_nets {pulse_errors[0][0]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[0][1]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[0][2]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[0][3]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[0][4]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[1][0]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[1][1]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[1][2]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[1][3]}]
set_property MARK_DEBUG true [get_nets {pulse_errors[1][4]}]
set_property MARK_DEBUG true [get_nets reg_sequence_len]
set_property MARK_DEBUG true [get_nets trigger_dacs_pulse]



set_property MARK_DEBUG true [get_nets fifo_almost_empty0]
set_property MARK_DEBUG true [get_nets fifo_almost_empty1]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[8]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[10]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[13]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[0]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[1]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[2]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[3]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[8]}]
set_property MARK_DEBUG true [get_nets fifo_axis0_tvalid]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[0]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[5]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[7]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[11]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[7]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[11]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[12]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[15]}]
set_property MARK_DEBUG true [get_nets fifo_axis0_tlast]
set_property MARK_DEBUG true [get_nets fifo_axis1_tlast]
set_property MARK_DEBUG true [get_nets fifo_axis1_tvalid]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[1]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[3]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[4]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[6]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[9]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[10]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[13]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[14]}]
set_property MARK_DEBUG true [get_nets fifo_axis1_tready]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[2]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[6]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[9]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[12]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[14]}]
set_property MARK_DEBUG true [get_nets {fifo_axis0_tdata[15]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[4]}]
set_property MARK_DEBUG true [get_nets {fifo_axis1_tdata[5]}]
set_property MARK_DEBUG true [get_nets p2p0_busy]
set_property MARK_DEBUG true [get_nets p2p1_busy]




set_property MARK_DEBUG true [get_nets clk]

set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][0]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][3]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][6]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][13]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][6]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][9]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][11]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][12]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][4]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][2]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][7]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][12]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][14]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][1]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][4]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][5]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][15]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][1]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][5]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][8]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][11]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][15]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][8]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][10]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][9]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[0][10]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][0]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][2]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][3]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][7]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][13]}]
set_property MARK_DEBUG true [get_nets {dacs_pulse_axis_tdatas[1][14]}]


connect_debug_port u_ila_0/probe1 [get_nets [list {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[0]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[1]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[2]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[3]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[4]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[5]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[6]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[7]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[8]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[9]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[10]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[11]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[12]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[13]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[14]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[15]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[16]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[17]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[18]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[19]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[20]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[21]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[22]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[23]}]]

connect_debug_port u_ila_0/probe0 [get_nets [list {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[0]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[1]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[2]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[3]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[4]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[5]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[6]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[7]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[8]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[9]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[10]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[11]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[12]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[13]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[14]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[15]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[16]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[17]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[18]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[19]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[20]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[21]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[22]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]_i_9_0[23]}]]
# [get_nets [list {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[0]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[1]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state[2]}]]


set_property MARK_DEBUG true [get_nets p_dc3_cs_n_OBUF]
set_property MARK_DEBUG true [get_nets {u_dacs_pulse/axis_tvalids[0]}]
set_property MARK_DEBUG true [get_nets {u_dacs_pulse/axis_tvalids[1]}]
set_property MARK_DEBUG true [get_nets {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in}]
set_property MARK_DEBUG true [get_nets {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state_reg_n_0_[2]}]
set_property MARK_DEBUG true [get_nets {u_dacs_pulse/g_ch[0].ch_full.u_ch/sm_state_reg_n_0_[0]}]
connect_debug_port u_ila_0/probe19 [get_nets [list {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in}]]


set_property MARK_DEBUG true [get_nets {cpu_addr[0]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[1]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[2]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[5]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[6]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[7]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[11]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[3]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[4]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[8]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[9]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[10]}]
set_property MARK_DEBUG true [get_nets {cpu_addr[12]}]

set_property MARK_DEBUG true [get_nets {u_cif/cpu_sels[0]}]
set_property MARK_DEBUG true [get_nets {u_cif/cpu_sels[1]}]
set_property MARK_DEBUG true [get_nets {u_cif/cpu_sels[2]}]
set_property MARK_DEBUG true [get_nets {u_cif/cpu_sels[3]}]
set_property MARK_DEBUG false [get_nets u_cif_n_80]
set_property MARK_DEBUG false [get_nets u_cif_n_81]
set_property MARK_DEBUG false [get_nets u_cif_n_82]
set_property MARK_DEBUG false [get_nets {p_leds_OBUF[2]}]

set_property MARK_DEBUG false [get_nets p_dc2_cs_n_OBUF]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list u_ps2/ps1_i/zynq_ultra_ps_e_0/U0/pl_clk0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u_cif/cpu_sels[0]} {u_cif/cpu_sels[1]} {u_cif/cpu_sels[2]} {u_cif/cpu_sels[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 5 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in[0]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in[1]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in[2]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in[3]} {u_dacs_pulse/g_ch[0].ch_full.u_ch/p_1_in[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u_dacs_pulse/axis_tvalids[0]} {u_dacs_pulse/axis_tvalids[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pulse_errors[0][0]} {pulse_errors[0][1]} {pulse_errors[0][2]} {pulse_errors[0][3]} {pulse_errors[0][4]} {pulse_errors[0][5]} {pulse_errors[0][6]} {pulse_errors[0][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {dacs_dc_busy[0]} {dacs_dc_busy[1]} {dacs_dc_busy[2]} {dacs_dc_busy[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {dacs_pulse_axis_tdatas[1][0]} {dacs_pulse_axis_tdatas[1][1]} {dacs_pulse_axis_tdatas[1][2]} {dacs_pulse_axis_tdatas[1][3]} {dacs_pulse_axis_tdatas[1][4]} {dacs_pulse_axis_tdatas[1][5]} {dacs_pulse_axis_tdatas[1][6]} {dacs_pulse_axis_tdatas[1][7]} {dacs_pulse_axis_tdatas[1][8]} {dacs_pulse_axis_tdatas[1][9]} {dacs_pulse_axis_tdatas[1][10]} {dacs_pulse_axis_tdatas[1][11]} {dacs_pulse_axis_tdatas[1][12]} {dacs_pulse_axis_tdatas[1][13]} {dacs_pulse_axis_tdatas[1][14]} {dacs_pulse_axis_tdatas[1][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {fifo_axis0_tdata[0]} {fifo_axis0_tdata[1]} {fifo_axis0_tdata[2]} {fifo_axis0_tdata[3]} {fifo_axis0_tdata[4]} {fifo_axis0_tdata[5]} {fifo_axis0_tdata[6]} {fifo_axis0_tdata[7]} {fifo_axis0_tdata[8]} {fifo_axis0_tdata[9]} {fifo_axis0_tdata[10]} {fifo_axis0_tdata[11]} {fifo_axis0_tdata[12]} {fifo_axis0_tdata[13]} {fifo_axis0_tdata[14]} {fifo_axis0_tdata[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 16 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {fifo_axis1_tdata[0]} {fifo_axis1_tdata[1]} {fifo_axis1_tdata[2]} {fifo_axis1_tdata[3]} {fifo_axis1_tdata[4]} {fifo_axis1_tdata[5]} {fifo_axis1_tdata[6]} {fifo_axis1_tdata[7]} {fifo_axis1_tdata[8]} {fifo_axis1_tdata[9]} {fifo_axis1_tdata[10]} {fifo_axis1_tdata[11]} {fifo_axis1_tdata[12]} {fifo_axis1_tdata[13]} {fifo_axis1_tdata[14]} {fifo_axis1_tdata[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 13 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {cpu_addr[0]} {cpu_addr[1]} {cpu_addr[2]} {cpu_addr[3]} {cpu_addr[4]} {cpu_addr[5]} {cpu_addr[6]} {cpu_addr[7]} {cpu_addr[8]} {cpu_addr[9]} {cpu_addr[10]} {cpu_addr[11]} {cpu_addr[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ps_gpout[0]} {ps_gpout[1]} {ps_gpout[2]} {ps_gpout[3]} {ps_gpout[4]} {ps_gpout[5]} {ps_gpout[6]} {ps_gpout[7]} {ps_gpout[8]} {ps_gpout[9]} {ps_gpout[10]} {ps_gpout[11]} {ps_gpout[12]} {ps_gpout[13]} {ps_gpout[14]} {ps_gpout[15]} {ps_gpout[16]} {ps_gpout[17]} {ps_gpout[18]} {ps_gpout[19]} {ps_gpout[20]} {ps_gpout[21]} {ps_gpout[22]} {ps_gpout[23]} {ps_gpout[24]} {ps_gpout[25]} {ps_gpout[26]} {ps_gpout[27]} {ps_gpout[28]} {ps_gpout[29]} {ps_gpout[30]} {ps_gpout[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {pulse_errors[1][0]} {pulse_errors[1][1]} {pulse_errors[1][2]} {pulse_errors[1][3]} {pulse_errors[1][4]} {pulse_errors[1][5]} {pulse_errors[1][6]} {pulse_errors[1][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {dacs_pulse_axis_tdatas[0][0]} {dacs_pulse_axis_tdatas[0][1]} {dacs_pulse_axis_tdatas[0][2]} {dacs_pulse_axis_tdatas[0][3]} {dacs_pulse_axis_tdatas[0][4]} {dacs_pulse_axis_tdatas[0][5]} {dacs_pulse_axis_tdatas[0][6]} {dacs_pulse_axis_tdatas[0][7]} {dacs_pulse_axis_tdatas[0][8]} {dacs_pulse_axis_tdatas[0][9]} {dacs_pulse_axis_tdatas[0][10]} {dacs_pulse_axis_tdatas[0][11]} {dacs_pulse_axis_tdatas[0][12]} {dacs_pulse_axis_tdatas[0][13]} {dacs_pulse_axis_tdatas[0][14]} {dacs_pulse_axis_tdatas[0][15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {p_leds_OBUF[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list dacs_pulse_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list fifo_almost_empty0]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list fifo_almost_empty1]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list fifo_axis0_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list fifo_axis0_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list fifo_axis1_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list fifo_axis1_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list fifo_axis1_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list p2p0_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list p2p1_busy]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list p_dc2_cs_n_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list p_dc3_cs_n_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list trigger_dacs_pulse]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list u_cif_n_33]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list p_dc0_cs_n_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list p_dc1_cs_n_OBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
