<?xml version="1.0" encoding="UTF-8" ?>
<document>
<!--The data in this file is primarily intended for consumption by Xilinx tools.
The structure and the elements are likely to change over the next few releases.
This means code written to parse this file will need to be revisited each subsequent release.-->
<application name="pa" timeStamp="Wed Mar 06 16:32:32 2019">
<section name="Project Information" visible="false">
<property name="ProjectID" value="43e421c56ea24253a9d48a4abc8b1359" type="ProjectID"/>
<property name="ProjectIteration" value="1" type="ProjectIteration"/>
</section>
<section name="PlanAhead Usage" visible="true">
<item name="Project Data">
<property name="SrcSetCount" value="1" type="SrcSetCount"/>
<property name="ConstraintSetCount" value="1" type="ConstraintSetCount"/>
<property name="DesignMode" value="RTL" type="DesignMode"/>
<property name="SynthesisStrategy" value="Vivado Synthesis Defaults" type="SynthesisStrategy"/>
<property name="ImplStrategy" value="Vivado Implementation Defaults" type="ImplStrategy"/>
</item>
<item name="Java Command Handlers">
<property name="AddExistingIPHandler" value="2" type="JavaHandler"/>
<property name="CopyIPHandler" value="1" type="JavaHandler"/>
<property name="CustomizeCore" value="5" type="JavaHandler"/>
<property name="EditDelete" value="2" type="JavaHandler"/>
<property name="NewIPLocationHandler" value="1" type="JavaHandler"/>
<property name="OpenIPLocationHandler" value="7" type="JavaHandler"/>
<property name="OpenPreviousIPHandler" value="6" type="JavaHandler"/>
<property name="RecustomizeCore" value="11" type="JavaHandler"/>
<property name="ToolsTemplates" value="8" type="JavaHandler"/>
</item>
<item name="Gui Resources Info">
<property name="FileSetPanel_FILE_SET_PANEL_TREE" value="10" type="GuiResourceData"/>
<property name="GettingStartedView_MANAGE_IP" value="1" type="GuiResourceData"/>
<property name="PACommandNames_OPEN_IP_LOCATION" value="1" type="GuiResourceData"/>
<property name="PAResourceCommand.PACommandNames_LANGUAGE_TEMPLATES, Language Templates" value="1" type="GuiResourceData"/>
<property name="PAResourceEtoH.GettingStartedView_RECENT_IP_LOCATIONS, C:/SOC_IT/cnn_layer_accel/hardware/ip/xcku115, 0" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, SystemVerilog], 2" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, SystemVerilog], 2, true" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, VHDL], 1, true" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Always], 7" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Attributes], 8" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Coding Examples, RAM], 23" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Coding Examples, RAM], 23, true" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Coding Examples], 9" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM, True Dual Port, 1 Clock, No Change Mode], 21, false" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM, True Dual Port, 1 Clock], 20" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM, True Dual Port], 19" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM, True Dual Port], 19, true" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM], 16" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM, BlockRAM], 16, true" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules, RAM], 15" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs, Example Modules], 12" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog, Synthesis Constructs], 6" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.LanguageTemplatesDialog_TEMPLATES_TREE, [Templates, Verilog], 0" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.MainMenuMgr_REPORT, Report" value="1" type="GuiResourceData"/>
<property name="PAResourceItoN.MainMenuMgr_TOOLS, Tools" value="2" type="GuiResourceData"/>
<property name="PAResourceItoN.MainMenuMgr_WINDOW, Window" value="2" type="GuiResourceData"/>
<property name="RDIResource.MainWinMenuMgr_LAYOUT, Layout" value="2" type="GuiResourceData"/>
<property name="RDIResourceCommand.RDICommands_CUSTOM_COMMANDS, Customize Commands" value="1" type="GuiResourceData"/>
</item>
<item name="Other">
<property name="GuiMode" value="5" type="GuiMode"/>
<property name="BatchMode" value="0" type="BatchMode"/>
<property name="TclMode" value="2" type="TclMode"/>
</item>
</section>
</application>
</document>
