--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v
3 -s 2L -n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr
mips_top.pcf -ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 237010 paths analyzed, 8244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.560ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/debug_data_signal_16 (SLICE_X26Y44.C1), 2676 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.588ns (Levels of Logic = 6)
  Clock Path Skew:      -0.109ns (4.090 - 4.199)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/debug_data_signal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y64.AQ       Tcko                  0.259   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X9Y65.C2       net (fanout=9)        0.584   VGA/v_count<4>
    SLICE_X9Y65.C        Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X27Y43.A3      net (fanout=64)       1.258   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X32Y47.C5      net (fanout=150)      0.492   debug_addr<4>
    SLICE_X32Y47.CMUX    Tilo                  0.137   MIPS/MIPS_CORE/MEM_WB/WB_PCFour<23>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511
    SLICE_X31Y41.C1      net (fanout=17)       0.699   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51
    SLICE_X31Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333
    SLICE_X26Y44.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332
    SLICE_X26Y44.A       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338
    SLICE_X26Y44.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337
    SLICE_X26Y44.CLK     Tas                  -0.008   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339
                                                       MIPS/MIPS_CORE/debug_data_signal_16
    -------------------------------------------------  ---------------------------
    Total                                      4.588ns (0.560ns logic, 4.028ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.559ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (4.090 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/debug_data_signal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.CQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X10Y67.B1      net (fanout=9)        0.628   VGA/v_count<2>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X32Y47.C5      net (fanout=150)      0.492   debug_addr<4>
    SLICE_X32Y47.CMUX    Tilo                  0.137   MIPS/MIPS_CORE/MEM_WB/WB_PCFour<23>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511
    SLICE_X31Y41.C1      net (fanout=17)       0.699   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51
    SLICE_X31Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333
    SLICE_X26Y44.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332
    SLICE_X26Y44.A       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338
    SLICE_X26Y44.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337
    SLICE_X26Y44.CLK     Tas                  -0.008   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339
                                                       MIPS/MIPS_CORE/debug_data_signal_16
    -------------------------------------------------  ---------------------------
    Total                                      4.559ns (0.560ns logic, 3.999ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (4.090 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/debug_data_signal_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.AQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X10Y67.B3      net (fanout=11)       0.601   VGA/v_count<0>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X32Y47.C5      net (fanout=150)      0.492   debug_addr<4>
    SLICE_X32Y47.CMUX    Tilo                  0.137   MIPS/MIPS_CORE/MEM_WB/WB_PCFour<23>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT511
    SLICE_X31Y41.C1      net (fanout=17)       0.699   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT51
    SLICE_X31Y41.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT33
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT333
    SLICE_X26Y44.A1      net (fanout=1)        0.636   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT332
    SLICE_X26Y44.A       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT338
    SLICE_X26Y44.C1      net (fanout=1)        0.359   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT337
    SLICE_X26Y44.CLK     Tas                  -0.008   MIPS/MIPS_CORE/debug_data_signal<17>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT339
                                                       MIPS/MIPS_CORE/debug_data_signal_16
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (0.560ns logic, 3.972ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/debug_data_signal_27 (SLICE_X36Y52.C4), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.399ns (Levels of Logic = 6)
  Clock Path Skew:      -0.284ns (3.915 - 4.199)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y64.AQ       Tcko                  0.259   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X9Y65.C2       net (fanout=9)        0.584   VGA/v_count<4>
    SLICE_X9Y65.C        Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X27Y43.A3      net (fanout=64)       1.258   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X39Y50.A2      net (fanout=150)      1.021   debug_addr<4>
    SLICE_X39Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.B6      net (fanout=1)        0.378   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822
    SLICE_X35Y52.B       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X35Y52.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825
    SLICE_X36Y52.C4      net (fanout=1)        0.443   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X36Y52.CLK     Tas                   0.009   MIPS/MIPS_CORE/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828
                                                       MIPS/MIPS_CORE/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                      4.399ns (0.483ns logic, 3.916ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.370ns (Levels of Logic = 6)
  Clock Path Skew:      -0.286ns (3.915 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.CQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X10Y67.B1      net (fanout=9)        0.628   VGA/v_count<2>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X39Y50.A2      net (fanout=150)      1.021   debug_addr<4>
    SLICE_X39Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.B6      net (fanout=1)        0.378   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822
    SLICE_X35Y52.B       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X35Y52.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825
    SLICE_X36Y52.C4      net (fanout=1)        0.443   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X36Y52.CLK     Tas                   0.009   MIPS/MIPS_CORE/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828
                                                       MIPS/MIPS_CORE/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                      4.370ns (0.483ns logic, 3.887ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.286ns (3.915 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/debug_data_signal_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.AQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X10Y67.B3      net (fanout=11)       0.601   VGA/v_count<0>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X39Y50.A2      net (fanout=150)      1.021   debug_addr<4>
    SLICE_X39Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT995
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.B6      net (fanout=1)        0.378   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT822
    SLICE_X35Y52.B       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X35Y52.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT823
    SLICE_X35Y52.A       Tilo                  0.043   MIPS/MIPS_CORE/MEM_WB/WB_Res<31>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT825
    SLICE_X36Y52.C4      net (fanout=1)        0.443   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT824
    SLICE_X36Y52.CLK     Tas                   0.009   MIPS/MIPS_CORE/debug_data_signal<27>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT828
                                                       MIPS/MIPS_CORE/debug_data_signal_27
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (0.483ns logic, 3.860ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/debug_data_signal_29 (SLICE_X36Y50.B6), 119 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_4 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 6)
  Clock Path Skew:      -0.284ns (3.915 - 4.199)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_4 to MIPS/MIPS_CORE/debug_data_signal_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y64.AQ       Tcko                  0.259   VGA/v_count<7>
                                                       VGA/v_count_4
    SLICE_X9Y65.C2       net (fanout=9)        0.584   VGA/v_count<4>
    SLICE_X9Y65.C        Tilo                  0.043   VGA_DEBUG/strdata<18>
                                                       VGA_DEBUG/Msub_row_addr_xor<5>11
    SLICE_X27Y43.A3      net (fanout=64)       1.258   VGA_DEBUG/Msub_char_index_row_cy<1>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y50.A1      net (fanout=150)      1.113   debug_addr<4>
    SLICE_X41Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/B<25>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.D2      net (fanout=1)        0.548   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902
    SLICE_X34Y50.D       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X34Y50.C5      net (fanout=1)        0.159   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905
    SLICE_X36Y50.B6      net (fanout=1)        0.200   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X36Y50.CLK     Tas                   0.010   MIPS/MIPS_CORE/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908
                                                       MIPS/MIPS_CORE/debug_data_signal_29
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (0.484ns logic, 3.862ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.317ns (Levels of Logic = 6)
  Clock Path Skew:      -0.286ns (3.915 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/debug_data_signal_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.CQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_2
    SLICE_X10Y67.B1      net (fanout=9)        0.628   VGA/v_count<2>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y50.A1      net (fanout=150)      1.113   debug_addr<4>
    SLICE_X41Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/B<25>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.D2      net (fanout=1)        0.548   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902
    SLICE_X34Y50.D       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X34Y50.C5      net (fanout=1)        0.159   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905
    SLICE_X36Y50.B6      net (fanout=1)        0.200   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X36Y50.CLK     Tas                   0.010   MIPS/MIPS_CORE/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908
                                                       MIPS/MIPS_CORE/debug_data_signal_29
    -------------------------------------------------  ---------------------------
    Total                                      4.317ns (0.484ns logic, 3.833ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/debug_data_signal_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.290ns (Levels of Logic = 6)
  Clock Path Skew:      -0.286ns (3.915 - 4.201)
  Source Clock:         clk_disp rising at 80.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/debug_data_signal_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y63.AQ       Tcko                  0.259   VGA/v_count<3>
                                                       VGA/v_count_0
    SLICE_X10Y67.B3      net (fanout=11)       0.601   VGA/v_count<0>
    SLICE_X10Y67.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X27Y43.A6      net (fanout=32)       1.185   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X27Y43.A       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT375
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X41Y50.A1      net (fanout=150)      1.113   debug_addr<4>
    SLICE_X41Y50.A       Tilo                  0.043   MIPS/MIPS_CORE/B<25>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.D2      net (fanout=1)        0.548   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT902
    SLICE_X34Y50.D       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X34Y50.C5      net (fanout=1)        0.159   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
    SLICE_X34Y50.C       Tilo                  0.043   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT903
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT905
    SLICE_X36Y50.B6      net (fanout=1)        0.200   MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT904
    SLICE_X36Y50.CLK     Tas                   0.010   MIPS/MIPS_CORE/debug_data_signal<30>
                                                       MIPS/MIPS_CORE/Mmux_debug_addr[4]_FINAL_RegData[31]_wide_mux_8_OUT908
                                                       MIPS/MIPS_CORE/debug_data_signal_29
    -------------------------------------------------  ---------------------------
    Total                                      4.290ns (0.484ns logic, 3.806ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/PC/register_29 (SLICE_X44Y49.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29 (FF)
  Destination:          MIPS/MIPS_CORE/PC/register_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.782 - 0.519)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Destination Clock:    MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29 to MIPS/MIPS_CORE/PC/register_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.BQ      Tcko                  0.100   MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA<31>
                                                       MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_29
    SLICE_X44Y49.B6      net (fanout=1)        0.198   MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA<29>
    SLICE_X44Y49.CLK     Tah         (-Th)     0.032   MIPS/MIPS_CORE/PC/register<31>
                                                       MIPS/MIPS_CORE/Nxt_PC/Mmux_o221
                                                       MIPS/MIPS_CORE/PC/register_29
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.068ns logic, 0.198ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/PC/register_25 (SLICE_X46Y48.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23 (FF)
  Destination:          MIPS/MIPS_CORE/PC/register_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (0.780 - 0.521)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Destination Clock:    MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23 to MIPS/MIPS_CORE/PC/register_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.AQ      Tcko                  0.118   MIPS/MIPS_CORE/EXE_MEM/MEM_Inst<26>
                                                       MIPS/MIPS_CORE/EXE_MEM/MEM_Inst_23
    SLICE_X46Y48.B3      net (fanout=3)        0.257   MIPS/MIPS_CORE/EXE_MEM/MEM_Inst<23>
    SLICE_X46Y48.CLK     Tah         (-Th)     0.059   MIPS/MIPS_CORE/PC/register<27>
                                                       MIPS/MIPS_CORE/Nxt_PC/Mmux_o181
                                                       MIPS/MIPS_CORE/PC/register_25
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.059ns logic, 0.257ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/PC/register_31 (SLICE_X44Y49.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31 (FF)
  Destination:          MIPS/MIPS_CORE/PC/register_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.782 - 0.519)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Destination Clock:    MIPS/MIPS_CORE/clk_pc_BUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31 to MIPS/MIPS_CORE/PC/register_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.DQ      Tcko                  0.100   MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA<31>
                                                       MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA_31
    SLICE_X44Y49.D2      net (fanout=1)        0.277   MIPS/MIPS_CORE/EXE_MEM/MEM_RDataA<31>
    SLICE_X44Y49.CLK     Tah         (-Th)     0.033   MIPS/MIPS_CORE/PC/register<31>
                                                       MIPS/MIPS_CORE/Nxt_PC/Mmux_o251
                                                       MIPS/MIPS_CORE/PC/register_31
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.067ns logic, 0.277ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X1Y8.CLKARDCLKU
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: MIPS/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X1Y8.CLKBWRCLKL
  Clock network: clk_cpu
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31367 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  33.608ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X18Y54.AI), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_64 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 3)
  Clock Path Skew:      -4.764ns (3.925 - 8.689)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_64 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.AQ      Tcko                  0.263   MIPS/MIPS_CORE/U2_2/register_31<69>
                                                       MIPS/MIPS_CORE/U2_2/register_31_64
    SLICE_X10Y33.A4      net (fanout=4)        0.900   MIPS/MIPS_CORE/U2_2/register_31<64>
    SLICE_X10Y33.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_978
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_9
    SLICE_X14Y29.C6      net (fanout=1)        0.512   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_9
    SLICE_X14Y29.CMUX    Tilo                  0.239   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_3
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7
    SLICE_X24Y40.B5      net (fanout=1)        0.677   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<0>
    SLICE_X24Y40.B       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/Mmux_debug_data110
    SLICE_X18Y54.AI      net (fanout=1)        0.650   debug_data<0>
    SLICE_X18Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.684ns logic, 2.739ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_640 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 3)
  Clock Path Skew:      -4.759ns (3.925 - 8.684)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_640 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.AQ      Tcko                  0.263   MIPS/MIPS_CORE/U2_2/register_31<645>
                                                       MIPS/MIPS_CORE/U2_2/register_31_640
    SLICE_X13Y29.A5      net (fanout=4)        0.606   MIPS/MIPS_CORE/U2_2/register_31<640>
    SLICE_X13Y29.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_R_addr_A[4]_register[31][31]_wide_mux_1_OUT_93
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_92
    SLICE_X14Y29.D4      net (fanout=1)        0.543   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_92
    SLICE_X14Y29.CMUX    Topdc                 0.237   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_4
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7
    SLICE_X24Y40.B5      net (fanout=1)        0.677   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<0>
    SLICE_X24Y40.B       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/Mmux_debug_data110
    SLICE_X18Y54.AI      net (fanout=1)        0.650   debug_data<0>
    SLICE_X18Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.682ns logic, 2.476ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_960 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 3)
  Clock Path Skew:      -4.762ns (3.925 - 8.687)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_960 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.263   MIPS/MIPS_CORE/U2_2/register_31<965>
                                                       MIPS/MIPS_CORE/U2_2/register_31_960
    SLICE_X14Y29.A3      net (fanout=4)        0.725   MIPS/MIPS_CORE/U2_2/register_31<960>
    SLICE_X14Y29.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_82
    SLICE_X14Y29.D5      net (fanout=1)        0.358   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_82
    SLICE_X14Y29.CMUX    Topdc                 0.237   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_7
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_4
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7
    SLICE_X24Y40.B5      net (fanout=1)        0.677   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<0>
    SLICE_X24Y40.B       Tilo                  0.043   MIPS/MIPS_CORE/debug_data_signal<15>
                                                       MIPS/MIPS_CORE/Mmux_debug_data110
    SLICE_X18Y54.AI      net (fanout=1)        0.650   debug_data<0>
    SLICE_X18Y54.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.682ns logic, 2.410ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf3_RAMB (SLICE_X20Y47.BI), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_462 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.435ns (Levels of Logic = 3)
  Clock Path Skew:      -4.585ns (4.094 - 8.679)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_462 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y19.CMUX    Tshcko                0.290   MIPS/MIPS_CORE/U2_2/register_31<463>
                                                       MIPS/MIPS_CORE/U2_2/register_31_462
    SLICE_X26Y18.B4      net (fanout=4)        0.783   MIPS/MIPS_CORE/U2_2/register_31<462>
    SLICE_X26Y18.B       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
    SLICE_X26Y18.C4      net (fanout=1)        0.428   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
    SLICE_X26Y18.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_35
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4
    SLICE_X26Y35.D6      net (fanout=1)        0.805   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<14>
    SLICE_X26Y35.D       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/register_31<931>
                                                       MIPS/MIPS_CORE/Mmux_debug_data61
    SLICE_X20Y47.BI      net (fanout=1)        0.688   debug_data<14>
    SLICE_X20Y47.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.435ns (0.731ns logic, 2.704ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_782 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 3)
  Clock Path Skew:      -4.594ns (4.094 - 8.688)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_782 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y14.CMUX    Tshcko                0.321   MIPS/MIPS_CORE/U2_2/register_31<783>
                                                       MIPS/MIPS_CORE/U2_2/register_31_782
    SLICE_X20Y15.A5      net (fanout=4)        0.428   MIPS/MIPS_CORE/U2_2/register_31<782>
    SLICE_X20Y15.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_916
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_916
    SLICE_X26Y18.D4      net (fanout=1)        0.571   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_916
    SLICE_X26Y18.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_45
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4
    SLICE_X26Y35.D6      net (fanout=1)        0.805   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<14>
    SLICE_X26Y35.D       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/register_31<931>
                                                       MIPS/MIPS_CORE/Mmux_debug_data61
    SLICE_X20Y47.BI      net (fanout=1)        0.688   debug_data<14>
    SLICE_X20Y47.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.760ns logic, 2.492ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_974 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf3_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 3)
  Clock Path Skew:      -4.581ns (4.094 - 8.675)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_974 to VGA_DEBUG/Mram_data_buf3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.CMUX    Tshcko                0.290   MIPS/MIPS_CORE/U2_2/register_31<975>
                                                       MIPS/MIPS_CORE/U2_2/register_31_974
    SLICE_X26Y18.A3      net (fanout=4)        0.675   MIPS/MIPS_CORE/U2_2/register_31<974>
    SLICE_X26Y18.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_817
    SLICE_X26Y18.D1      net (fanout=1)        0.360   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_817
    SLICE_X26Y18.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_75
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_45
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_4
    SLICE_X26Y35.D6      net (fanout=1)        0.805   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<14>
    SLICE_X26Y35.D       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/register_31<931>
                                                       MIPS/MIPS_CORE/Mmux_debug_data61
    SLICE_X20Y47.BI      net (fanout=1)        0.688   debug_data<14>
    SLICE_X20Y47.CLK     Tds                   0.111   VGA_DEBUG/Sh45
                                                       VGA_DEBUG/Mram_data_buf3_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (0.729ns logic, 2.528ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf2_RAMC_D1 (SLICE_X18Y47.CX), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_395 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.318ns (Levels of Logic = 3)
  Clock Path Skew:      -4.585ns (4.095 - 8.680)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_395 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.BQ      Tcko                  0.228   MIPS/MIPS_CORE/U2_2/register_31<399>
                                                       MIPS/MIPS_CORE/U2_2/register_31_395
    SLICE_X26Y15.B3      net (fanout=4)        0.722   MIPS/MIPS_CORE/U2_2/register_31<395>
    SLICE_X26Y15.B       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
    SLICE_X26Y15.C3      net (fanout=1)        0.461   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
    SLICE_X26Y15.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_32
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1
    SLICE_X24Y36.D6      net (fanout=1)        0.795   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<11>
    SLICE_X24Y36.D       Tilo                  0.043   debug_data<11>
                                                       MIPS/MIPS_CORE/Mmux_debug_data33
    SLICE_X18Y47.CX      net (fanout=1)        0.635   debug_data<11>
    SLICE_X18Y47.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.318ns (0.705ns logic, 2.613ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_939 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 3)
  Clock Path Skew:      -4.582ns (4.095 - 8.677)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_939 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CQ      Tcko                  0.228   MIPS/MIPS_CORE/U2_2/register_31<939>
                                                       MIPS/MIPS_CORE/U2_2/register_31_939
    SLICE_X26Y15.A6      net (fanout=4)        0.770   MIPS/MIPS_CORE/U2_2/register_31<939>
    SLICE_X26Y15.A       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_88
    SLICE_X26Y15.D5      net (fanout=1)        0.349   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_88
    SLICE_X26Y15.CMUX    Topdc                 0.242   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_42
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1
    SLICE_X24Y36.D6      net (fanout=1)        0.795   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<11>
    SLICE_X24Y36.D       Tilo                  0.043   debug_data<11>
                                                       MIPS/MIPS_CORE/Mmux_debug_data33
    SLICE_X18Y47.CX      net (fanout=1)        0.635   debug_data<11>
    SLICE_X18Y47.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.703ns logic, 2.549ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/U2_2/register_31_139 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf2_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 3)
  Clock Path Skew:      -4.592ns (4.095 - 8.687)
  Source Clock:         MIPS/MIPS_CORE/clk_pc_BUFG falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/U2_2/register_31_139 to VGA_DEBUG/Mram_data_buf2_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y11.BQ      Tcko                  0.228   MIPS/MIPS_CORE/U2_2/register_31<143>
                                                       MIPS/MIPS_CORE/U2_2/register_31_139
    SLICE_X27Y13.D3      net (fanout=4)        0.579   MIPS/MIPS_CORE/U2_2/register_31<139>
    SLICE_X27Y13.D       Tilo                  0.043   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87
    SLICE_X26Y15.C5      net (fanout=1)        0.428   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_87
    SLICE_X26Y15.CMUX    Tilo                  0.244   MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_72
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_32
                                                       MIPS/MIPS_CORE/U2_2/Mmux_debug_addr[4]_register[31][31]_wide_mux_75_OUT_2_f7_1
    SLICE_X24Y36.D6      net (fanout=1)        0.795   MIPS/MIPS_CORE/U2_2/debug_addr[4]_register[31][31]_wide_mux_75_OUT<11>
    SLICE_X24Y36.D       Tilo                  0.043   debug_data<11>
                                                       MIPS/MIPS_CORE/Mmux_debug_data33
    SLICE_X18Y47.CX      net (fanout=1)        0.635   debug_data<11>
    SLICE_X18Y47.CLK     Tds                   0.147   VGA_DEBUG/Sh39
                                                       VGA_DEBUG/Mram_data_buf2_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.705ns logic, 2.437ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_4 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.396 - 0.335)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_4 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X10Y64.DQ            Tcko                  0.118   VGA_DEBUG/ascii_code<4>
                                                             VGA_DEBUG/ascii_code_4
    RAMB18_X0Y25.ADDRARDADDR11 net (fanout=1)        0.193   VGA_DEBUG/ascii_code<4>
    RAMB18_X0Y25.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.128ns (-0.065ns logic, 0.193ns route)
                                                             (-50.8% logic, 150.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_6 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.396 - 0.335)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_6 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X10Y63.CQ            Tcko                  0.118   VGA_DEBUG/ascii_code<6>
                                                             VGA_DEBUG/ascii_code_6
    RAMB18_X0Y25.ADDRARDADDR13 net (fanout=1)        0.196   VGA_DEBUG/ascii_code<6>
    RAMB18_X0Y25.CLKARDCLK     Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                             VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    -------------------------------------------------------  ---------------------------
    Total                                            0.131ns (-0.065ns logic, 0.196ns route)
                                                             (-49.6% logic, 149.6% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X0Y25.ADDRARDADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_1 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.153ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.396 - 0.335)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_1 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X11Y63.BQ           Tcko                  0.100   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_1
    RAMB18_X0Y25.ADDRARDADDR8 net (fanout=1)        0.236   VGA_DEBUG/ascii_code<1>
    RAMB18_X0Y25.CLKARDCLK    Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.153ns (-0.083ns logic, 0.236ns route)
                                                            (-54.2% logic, 154.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X0Y25.CLKARDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh39/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf2_RAMA/CLK
  Location pin: SLICE_X18Y47.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      4.201ns|            0|            0|            0|       268377|
| TS_CLK_GEN_clkout3            |    100.000ns|     24.560ns|          N/A|            0|            0|       237010|            0|
| TS_CLK_GEN_clkout2            |     40.000ns|     33.608ns|          N/A|            0|            0|        31367|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   12.287|    9.630|    6.958|    1.350|
CLK_200M_P     |   12.287|    9.630|    6.958|    1.350|
SW<0>          |   12.287|    9.630|    6.958|    1.350|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   12.287|    9.630|    6.958|    1.350|
CLK_200M_P     |   12.287|    9.630|    6.958|    1.350|
SW<0>          |   12.287|    9.630|    6.958|    1.350|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |    7.791|    3.533|    4.327|    1.350|
CLK_200M_P     |    7.791|    3.533|    4.327|    1.350|
SW<0>          |    6.796|    3.533|    4.327|    1.350|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 268377 paths, 0 nets, and 19420 connections

Design statistics:
   Minimum period:  33.608ns{1}   (Maximum frequency:  29.755MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 16 13:17:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5306 MB



