$date
	Sat Oct 22 18:47:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#198829
b10010 !
1"
#198830
b10010 &
b10010 %
1$
#198831
0"
#198834
b1001 &
b1001 %
#198838
b11100 &
b11100 %
#198842
b1110 &
b1110 %
#198846
b111 &
b111 %
#198850
b10110 &
b10110 %
#198854
b1011 &
b1011 %
#198858
b100010 &
b100010 %
#198862
b10001 &
b10001 %
#198866
b110100 &
b110100 %
#198870
b11010 &
b11010 %
#198874
b1101 &
b1101 %
#198878
b101000 &
b101000 %
#198882
b10100 &
b10100 %
#198886
b1010 &
b1010 %
#198890
b101 &
b101 %
#198894
b10000 &
b10000 %
#198898
b1000 &
b1000 %
#198902
b100 &
b100 %
#198906
b10 &
b10 %
#198910
b1 &
1#
b1 %
#198914
b0 &
b0 %
0#
0$
#1149317
b11000 !
1"
#1149318
b11000 &
b11000 %
1$
#1149319
0"
#1149322
b1100 &
b1100 %
#1149326
b110 &
b110 %
#1149330
b11 &
b11 %
#1149334
b1010 &
b1010 %
#1149338
b101 &
b101 %
#1149342
b10000 &
b10000 %
#1149346
b1000 &
b1000 %
#1149350
b100 &
b100 %
#1149354
b10 &
b10 %
#1149358
b1 &
1#
b1 %
#1149362
b0 &
b0 %
0#
0$
#2214867
b100 !
1"
#2214870
b100 &
b100 %
1$
#2214871
0"
#2214874
b10 &
b10 %
#2214878
b1 &
1#
b1 %
#2214882
b0 &
b0 %
0#
0$
#4500012
