;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN <-30, 9
	SUB -12, @-3
	MOV -11, <-20
	SPL <-30, 9
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	JMZ 0, <753
	JMZ 0, <753
	MOV @121, @106
	ADD 30, @9
	DJN <-30, 9
	SUB @121, @106
	SPL 0, <753
	SUB -0, 10
	SUB -0, 10
	DJN -1, @-20
	DJN <-30, 9
	SPL 0, <753
	DJN 112, #300
	SUB -12, @-3
	SPL 40, <402
	ADD 30, @9
	JMN 121, 2
	MOV @121, 103
	SLT -1, <-20
	MOV @121, 103
	SUB #800, 300
	SPL 0, <753
	JMN <121, 106
	SUB @121, 106
	ADD 210, 60
	ADD 211, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -0, 10
	MOV -1, <-20
	ADD 211, 60
	SUB #800, 300
	ADD 211, 60
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <753
	SPL 0, <753
	CMP -207, <-120
