// Generated by CIRCT firtool-1.74.0
module bosc_XSTop(
  input          peripheral_awready,
  output         peripheral_awvalid,
  output [1:0]   peripheral_awid,
  output [30:0]  peripheral_awaddr,
  output [7:0]   peripheral_awlen,
  output [2:0]   peripheral_awsize,
  output [1:0]   peripheral_awburst,
  output         peripheral_awlock,
  output [3:0]   peripheral_awcache,
  output [2:0]   peripheral_awprot,
  output [3:0]   peripheral_awqos,
  input          peripheral_wready,
  output         peripheral_wvalid,
  output [63:0]  peripheral_wdata,
  output [7:0]   peripheral_wstrb,
  output         peripheral_wlast,
  output         peripheral_bready,
  input          peripheral_bvalid,
  input  [1:0]   peripheral_bid,
  input  [1:0]   peripheral_bresp,
  input          peripheral_arready,
  output         peripheral_arvalid,
  output [1:0]   peripheral_arid,
  output [30:0]  peripheral_araddr,
  output [7:0]   peripheral_arlen,
  output [2:0]   peripheral_arsize,
  output [1:0]   peripheral_arburst,
  output         peripheral_arlock,
  output [3:0]   peripheral_arcache,
  output [2:0]   peripheral_arprot,
  output [3:0]   peripheral_arqos,
  output         peripheral_rready,
  input          peripheral_rvalid,
  input  [1:0]   peripheral_rid,
  input  [63:0]  peripheral_rdata,
  input  [1:0]   peripheral_rresp,
  input          peripheral_rlast,
  input          memory_awready,
  output         memory_awvalid,
  output [13:0]  memory_awid,
  output [35:0]  memory_awaddr,
  output [7:0]   memory_awlen,
  output [2:0]   memory_awsize,
  output [1:0]   memory_awburst,
  output         memory_awlock,
  output [3:0]   memory_awcache,
  output [2:0]   memory_awprot,
  output [3:0]   memory_awqos,
  input          memory_wready,
  output         memory_wvalid,
  output [255:0] memory_wdata,
  output [31:0]  memory_wstrb,
  output         memory_wlast,
  output         memory_bready,
  input          memory_bvalid,
  input  [13:0]  memory_bid,
  input  [1:0]   memory_bresp,
  input          memory_arready,
  output         memory_arvalid,
  output [13:0]  memory_arid,
  output [35:0]  memory_araddr,
  output [7:0]   memory_arlen,
  output [2:0]   memory_arsize,
  output [1:0]   memory_arburst,
  output         memory_arlock,
  output [3:0]   memory_arcache,
  output [2:0]   memory_arprot,
  output [3:0]   memory_arqos,
  output         memory_rready,
  input          memory_rvalid,
  input  [13:0]  memory_rid,
  input  [255:0] memory_rdata,
  input  [1:0]   memory_rresp,
  input          memory_rlast,
  input          io_clock,
  input          io_reset,
  input  [15:0]  io_sram_config,
  input  [63:0]  io_extIntrs,
  input          io_pll0_lock,
  output [31:0]  io_pll0_ctrl_0,
  output [31:0]  io_pll0_ctrl_1,
  output [31:0]  io_pll0_ctrl_2,
  output [31:0]  io_pll0_ctrl_3,
  output [31:0]  io_pll0_ctrl_4,
  output [31:0]  io_pll0_ctrl_5,
  input          io_systemjtag_jtag_TCK,
  input          io_systemjtag_jtag_TMS,
  input          io_systemjtag_jtag_TDI,
  output         io_systemjtag_jtag_TDO_data,
  output         io_systemjtag_jtag_TDO_driven,
  input          io_systemjtag_reset,
  input  [10:0]  io_systemjtag_mfr_id,
  input  [15:0]  io_systemjtag_part_number,
  input  [3:0]   io_systemjtag_version,
  output         io_debug_reset,
  input          io_rtc_clock,
  input          io_cacheable_check_req_0_valid,
  input  [35:0]  io_cacheable_check_req_0_bits_addr,
  input  [1:0]   io_cacheable_check_req_0_bits_size,
  input  [2:0]   io_cacheable_check_req_0_bits_cmd,
  input          io_cacheable_check_req_1_valid,
  input  [35:0]  io_cacheable_check_req_1_bits_addr,
  input  [1:0]   io_cacheable_check_req_1_bits_size,
  input  [2:0]   io_cacheable_check_req_1_bits_cmd,
  output         io_cacheable_check_resp_0_ld,
  output         io_cacheable_check_resp_0_st,
  output         io_cacheable_check_resp_0_instr,
  output         io_cacheable_check_resp_0_mmio,
  output         io_cacheable_check_resp_0_atomic,
  output         io_cacheable_check_resp_1_ld,
  output         io_cacheable_check_resp_1_st,
  output         io_cacheable_check_resp_1_instr,
  output         io_cacheable_check_resp_1_mmio,
  output         io_cacheable_check_resp_1_atomic,
  output         io_riscv_halt_0,
  input  [37:0]  io_riscv_rst_vec_0
);

  wire         _resetGen_o_reset;
  wire         _jtag_reset_sync_resetSync_o_reset;
  wire         _reset_sync_resetSync_o_reset;
  wire         _intBuffer_auto_out_0;
  wire         _chi_dummyllc_opt_auto_axi4_out_aw_valid;
  wire [36:0]  _chi_dummyllc_opt_auto_axi4_out_aw_bits_addr;
  wire [7:0]   _chi_dummyllc_opt_auto_axi4_out_aw_bits_len;
  wire [2:0]   _chi_dummyllc_opt_auto_axi4_out_aw_bits_size;
  wire [3:0]   _chi_dummyllc_opt_auto_axi4_out_aw_bits_cache;
  wire         _chi_dummyllc_opt_auto_axi4_out_w_valid;
  wire [255:0] _chi_dummyllc_opt_auto_axi4_out_w_bits_data;
  wire [31:0]  _chi_dummyllc_opt_auto_axi4_out_w_bits_strb;
  wire         _chi_dummyllc_opt_auto_axi4_out_w_bits_last;
  wire         _chi_dummyllc_opt_auto_axi4_out_b_ready;
  wire         _chi_dummyllc_opt_auto_axi4_out_ar_valid;
  wire [36:0]  _chi_dummyllc_opt_auto_axi4_out_ar_bits_addr;
  wire [7:0]   _chi_dummyllc_opt_auto_axi4_out_ar_bits_len;
  wire [2:0]   _chi_dummyllc_opt_auto_axi4_out_ar_bits_size;
  wire [3:0]   _chi_dummyllc_opt_auto_axi4_out_ar_bits_cache;
  wire         _chi_dummyllc_opt_auto_axi4_out_r_ready;
  wire         _chi_dummyllc_opt_io_rn_0_rxsactive;
  wire         _chi_dummyllc_opt_io_rn_0_tx_linkactiveack;
  wire         _chi_dummyllc_opt_io_rn_0_tx_req_lcrdv;
  wire         _chi_dummyllc_opt_io_rn_0_tx_rsp_lcrdv;
  wire         _chi_dummyllc_opt_io_rn_0_tx_dat_lcrdv;
  wire         _chi_dummyllc_opt_io_rn_0_rx_linkactivereq;
  wire         _chi_dummyllc_opt_io_rn_0_rx_rsp_flitpend;
  wire         _chi_dummyllc_opt_io_rn_0_rx_rsp_flitv;
  wire [50:0]  _chi_dummyllc_opt_io_rn_0_rx_rsp_flit;
  wire         _chi_dummyllc_opt_io_rn_0_rx_dat_flitpend;
  wire         _chi_dummyllc_opt_io_rn_0_rx_dat_flitv;
  wire [348:0] _chi_dummyllc_opt_io_rn_0_rx_dat_flit;
  wire         _chi_dummyllc_opt_io_rn_0_rx_snp_flitpend;
  wire         _chi_dummyllc_opt_io_rn_0_rx_snp_flitv;
  wire [87:0]  _chi_dummyllc_opt_io_rn_0_rx_snp_flit;
  wire         _core_with_l2_auto_l2top_beu_int_out_0;
  wire         _core_with_l2_io_chi_txsactive;
  wire         _core_with_l2_io_chi_tx_linkactivereq;
  wire         _core_with_l2_io_chi_tx_req_flitpend;
  wire         _core_with_l2_io_chi_tx_req_flitv;
  wire [124:0] _core_with_l2_io_chi_tx_req_flit;
  wire         _core_with_l2_io_chi_tx_rsp_flitpend;
  wire         _core_with_l2_io_chi_tx_rsp_flitv;
  wire [50:0]  _core_with_l2_io_chi_tx_rsp_flit;
  wire         _core_with_l2_io_chi_tx_dat_flitpend;
  wire         _core_with_l2_io_chi_tx_dat_flitv;
  wire [348:0] _core_with_l2_io_chi_tx_dat_flit;
  wire         _core_with_l2_io_chi_rx_linkactiveack;
  wire         _core_with_l2_io_chi_rx_rsp_lcrdv;
  wire         _core_with_l2_io_chi_rx_dat_lcrdv;
  wire         _core_with_l2_io_chi_rx_snp_lcrdv;
  wire         _nocMisc_auto_debugModule_debug_dmOuter_dmOuter_int_out_0;
  wire         _nocMisc_auto_plic_int_out_1_0;
  wire         _nocMisc_auto_plic_int_out_0_0;
  wire         _nocMisc_auto_clint_int_out_0;
  wire         _nocMisc_auto_clint_int_out_1;
  wire         _nocMisc_auto_axi4xbar_in_aw_ready;
  wire         _nocMisc_auto_axi4xbar_in_w_ready;
  wire         _nocMisc_auto_axi4xbar_in_b_valid;
  wire         _nocMisc_auto_axi4xbar_in_ar_ready;
  wire         _nocMisc_auto_axi4xbar_in_r_valid;
  wire [255:0] _nocMisc_auto_axi4xbar_in_r_bits_data;
  wire         _nocMisc_auto_axi4xbar_in_r_bits_last;
  wire         _nocMisc_debug_module_io_debugIO_dmactive;
  wire         _nocMisc_clintTime_valid;
  wire [63:0]  _nocMisc_clintTime_bits;
  MemMisc nocMisc (
    .clock                                              (io_clock),
    .reset                                              (_resetGen_o_reset),
    .auto_debugModule_debug_dmOuter_dmOuter_int_out_0
      (_nocMisc_auto_debugModule_debug_dmOuter_dmOuter_int_out_0),
    .auto_plic_int_in_0                                 (_intBuffer_auto_out_0),
    .auto_plic_int_out_1_0                              (_nocMisc_auto_plic_int_out_1_0),
    .auto_plic_int_out_0_0                              (_nocMisc_auto_plic_int_out_0_0),
    .auto_clint_int_out_0                               (_nocMisc_auto_clint_int_out_0),
    .auto_clint_int_out_1                               (_nocMisc_auto_clint_int_out_1),
    .auto_axi4xbar_in_aw_ready
      (_nocMisc_auto_axi4xbar_in_aw_ready),
    .auto_axi4xbar_in_aw_valid
      (_chi_dummyllc_opt_auto_axi4_out_aw_valid),
    .auto_axi4xbar_in_aw_bits_addr
      (_chi_dummyllc_opt_auto_axi4_out_aw_bits_addr),
    .auto_axi4xbar_in_aw_bits_len
      (_chi_dummyllc_opt_auto_axi4_out_aw_bits_len),
    .auto_axi4xbar_in_aw_bits_size
      (_chi_dummyllc_opt_auto_axi4_out_aw_bits_size),
    .auto_axi4xbar_in_aw_bits_cache
      (_chi_dummyllc_opt_auto_axi4_out_aw_bits_cache),
    .auto_axi4xbar_in_w_ready
      (_nocMisc_auto_axi4xbar_in_w_ready),
    .auto_axi4xbar_in_w_valid
      (_chi_dummyllc_opt_auto_axi4_out_w_valid),
    .auto_axi4xbar_in_w_bits_data
      (_chi_dummyllc_opt_auto_axi4_out_w_bits_data),
    .auto_axi4xbar_in_w_bits_strb
      (_chi_dummyllc_opt_auto_axi4_out_w_bits_strb),
    .auto_axi4xbar_in_w_bits_last
      (_chi_dummyllc_opt_auto_axi4_out_w_bits_last),
    .auto_axi4xbar_in_b_ready
      (_chi_dummyllc_opt_auto_axi4_out_b_ready),
    .auto_axi4xbar_in_b_valid
      (_nocMisc_auto_axi4xbar_in_b_valid),
    .auto_axi4xbar_in_ar_ready
      (_nocMisc_auto_axi4xbar_in_ar_ready),
    .auto_axi4xbar_in_ar_valid
      (_chi_dummyllc_opt_auto_axi4_out_ar_valid),
    .auto_axi4xbar_in_ar_bits_addr
      (_chi_dummyllc_opt_auto_axi4_out_ar_bits_addr),
    .auto_axi4xbar_in_ar_bits_len
      (_chi_dummyllc_opt_auto_axi4_out_ar_bits_len),
    .auto_axi4xbar_in_ar_bits_size
      (_chi_dummyllc_opt_auto_axi4_out_ar_bits_size),
    .auto_axi4xbar_in_ar_bits_cache
      (_chi_dummyllc_opt_auto_axi4_out_ar_bits_cache),
    .auto_axi4xbar_in_r_ready
      (_chi_dummyllc_opt_auto_axi4_out_r_ready),
    .auto_axi4xbar_in_r_valid
      (_nocMisc_auto_axi4xbar_in_r_valid),
    .auto_axi4xbar_in_r_bits_data
      (_nocMisc_auto_axi4xbar_in_r_bits_data),
    .auto_axi4xbar_in_r_bits_last
      (_nocMisc_auto_axi4xbar_in_r_bits_last),
    .memory_0_aw_ready                                  (memory_awready),
    .memory_0_aw_valid                                  (memory_awvalid),
    .memory_0_aw_bits_id                                (memory_awid),
    .memory_0_aw_bits_addr                              (memory_awaddr),
    .memory_0_aw_bits_len                               (memory_awlen),
    .memory_0_aw_bits_size                              (memory_awsize),
    .memory_0_aw_bits_burst                             (memory_awburst),
    .memory_0_aw_bits_lock                              (memory_awlock),
    .memory_0_aw_bits_cache                             (memory_awcache),
    .memory_0_aw_bits_prot                              (memory_awprot),
    .memory_0_aw_bits_qos                               (memory_awqos),
    .memory_0_w_ready                                   (memory_wready),
    .memory_0_w_valid                                   (memory_wvalid),
    .memory_0_w_bits_data                               (memory_wdata),
    .memory_0_w_bits_strb                               (memory_wstrb),
    .memory_0_w_bits_last                               (memory_wlast),
    .memory_0_b_ready                                   (memory_bready),
    .memory_0_b_valid                                   (memory_bvalid),
    .memory_0_b_bits_id                                 (memory_bid),
    .memory_0_b_bits_resp                               (memory_bresp),
    .memory_0_ar_ready                                  (memory_arready),
    .memory_0_ar_valid                                  (memory_arvalid),
    .memory_0_ar_bits_id                                (memory_arid),
    .memory_0_ar_bits_addr                              (memory_araddr),
    .memory_0_ar_bits_len                               (memory_arlen),
    .memory_0_ar_bits_size                              (memory_arsize),
    .memory_0_ar_bits_burst                             (memory_arburst),
    .memory_0_ar_bits_lock                              (memory_arlock),
    .memory_0_ar_bits_cache                             (memory_arcache),
    .memory_0_ar_bits_prot                              (memory_arprot),
    .memory_0_ar_bits_qos                               (memory_arqos),
    .memory_0_r_ready                                   (memory_rready),
    .memory_0_r_valid                                   (memory_rvalid),
    .memory_0_r_bits_id                                 (memory_rid),
    .memory_0_r_bits_data                               (memory_rdata),
    .memory_0_r_bits_resp                               (memory_rresp),
    .memory_0_r_bits_last                               (memory_rlast),
    .peripheral_0_aw_ready                              (peripheral_awready),
    .peripheral_0_aw_valid                              (peripheral_awvalid),
    .peripheral_0_aw_bits_id                            (peripheral_awid),
    .peripheral_0_aw_bits_addr                          (peripheral_awaddr),
    .peripheral_0_aw_bits_len                           (peripheral_awlen),
    .peripheral_0_aw_bits_size                          (peripheral_awsize),
    .peripheral_0_aw_bits_burst                         (peripheral_awburst),
    .peripheral_0_aw_bits_lock                          (peripheral_awlock),
    .peripheral_0_aw_bits_cache                         (peripheral_awcache),
    .peripheral_0_aw_bits_prot                          (peripheral_awprot),
    .peripheral_0_aw_bits_qos                           (peripheral_awqos),
    .peripheral_0_w_ready                               (peripheral_wready),
    .peripheral_0_w_valid                               (peripheral_wvalid),
    .peripheral_0_w_bits_data                           (peripheral_wdata),
    .peripheral_0_w_bits_strb                           (peripheral_wstrb),
    .peripheral_0_w_bits_last                           (peripheral_wlast),
    .peripheral_0_b_ready                               (peripheral_bready),
    .peripheral_0_b_valid                               (peripheral_bvalid),
    .peripheral_0_b_bits_id                             (peripheral_bid),
    .peripheral_0_b_bits_resp                           (peripheral_bresp),
    .peripheral_0_ar_ready                              (peripheral_arready),
    .peripheral_0_ar_valid                              (peripheral_arvalid),
    .peripheral_0_ar_bits_id                            (peripheral_arid),
    .peripheral_0_ar_bits_addr                          (peripheral_araddr),
    .peripheral_0_ar_bits_len                           (peripheral_arlen),
    .peripheral_0_ar_bits_size                          (peripheral_arsize),
    .peripheral_0_ar_bits_burst                         (peripheral_arburst),
    .peripheral_0_ar_bits_lock                          (peripheral_arlock),
    .peripheral_0_ar_bits_cache                         (peripheral_arcache),
    .peripheral_0_ar_bits_prot                          (peripheral_arprot),
    .peripheral_0_ar_bits_qos                           (peripheral_arqos),
    .peripheral_0_r_ready                               (peripheral_rready),
    .peripheral_0_r_valid                               (peripheral_rvalid),
    .peripheral_0_r_bits_id                             (peripheral_rid),
    .peripheral_0_r_bits_data                           (peripheral_rdata),
    .peripheral_0_r_bits_resp                           (peripheral_rresp),
    .peripheral_0_r_bits_last                           (peripheral_rlast),
    .debug_module_io_resetCtrl_hartIsInReset_0          (_resetGen_o_reset),
    .debug_module_io_debugIO_clock                      (io_clock),
    .debug_module_io_debugIO_reset                      (_resetGen_o_reset),
    .debug_module_io_debugIO_systemjtag_jtag_TCK        (io_systemjtag_jtag_TCK),
    .debug_module_io_debugIO_systemjtag_jtag_TMS        (io_systemjtag_jtag_TMS),
    .debug_module_io_debugIO_systemjtag_jtag_TDI        (io_systemjtag_jtag_TDI),
    .debug_module_io_debugIO_systemjtag_jtag_TDO_data   (io_systemjtag_jtag_TDO_data),
    .debug_module_io_debugIO_systemjtag_jtag_TDO_driven (io_systemjtag_jtag_TDO_driven),
    .debug_module_io_debugIO_systemjtag_reset
      (_jtag_reset_sync_resetSync_o_reset),
    .debug_module_io_debugIO_systemjtag_mfr_id          (io_systemjtag_mfr_id),
    .debug_module_io_debugIO_systemjtag_part_number     (io_systemjtag_part_number),
    .debug_module_io_debugIO_systemjtag_version         (io_systemjtag_version),
    .debug_module_io_debugIO_ndreset                    (io_debug_reset),
    .debug_module_io_debugIO_dmactive
      (_nocMisc_debug_module_io_debugIO_dmactive),
    .debug_module_io_debugIO_dmactiveAck
      (_nocMisc_debug_module_io_debugIO_dmactive),
    .debug_module_io_clock                              (io_clock),
    .debug_module_io_reset                              (_reset_sync_resetSync_o_reset),
    .ext_intrs                                          (io_extIntrs),
    .rtc_clock                                          (io_rtc_clock),
    .pll0_lock                                          (io_pll0_lock),
    .pll0_ctrl_0                                        (io_pll0_ctrl_0),
    .pll0_ctrl_1                                        (io_pll0_ctrl_1),
    .pll0_ctrl_2                                        (io_pll0_ctrl_2),
    .pll0_ctrl_3                                        (io_pll0_ctrl_3),
    .pll0_ctrl_4                                        (io_pll0_ctrl_4),
    .pll0_ctrl_5                                        (io_pll0_ctrl_5),
    .cacheable_check_req_0_bits_addr
      (io_cacheable_check_req_0_bits_addr),
    .cacheable_check_req_1_bits_addr
      (io_cacheable_check_req_1_bits_addr),
    .cacheable_check_resp_0_ld                          (io_cacheable_check_resp_0_ld),
    .cacheable_check_resp_0_st                          (io_cacheable_check_resp_0_st),
    .cacheable_check_resp_0_instr                       (io_cacheable_check_resp_0_instr),
    .cacheable_check_resp_0_mmio                        (io_cacheable_check_resp_0_mmio),
    .cacheable_check_resp_0_atomic
      (io_cacheable_check_resp_0_atomic),
    .cacheable_check_resp_1_ld                          (io_cacheable_check_resp_1_ld),
    .cacheable_check_resp_1_st                          (io_cacheable_check_resp_1_st),
    .cacheable_check_resp_1_instr                       (io_cacheable_check_resp_1_instr),
    .cacheable_check_resp_1_mmio                        (io_cacheable_check_resp_1_mmio),
    .cacheable_check_resp_1_atomic
      (io_cacheable_check_resp_1_atomic),
    .clintTime_valid                                    (_nocMisc_clintTime_valid),
    .clintTime_bits                                     (_nocMisc_clintTime_bits)
  );
  XSTile core_with_l2 (
    .clock                      (io_clock),
    .reset                      (_resetGen_o_reset),
    .auto_l2top_beu_int_out_0   (_core_with_l2_auto_l2top_beu_int_out_0),
    .auto_l2top_plic_int_in_1_0 (_nocMisc_auto_plic_int_out_1_0),
    .auto_l2top_plic_int_in_0_0 (_nocMisc_auto_plic_int_out_0_0),
    .auto_l2top_debug_int_in_0
      (_nocMisc_auto_debugModule_debug_dmOuter_dmOuter_int_out_0),
    .auto_l2top_clint_int_in_0  (_nocMisc_auto_clint_int_out_0),
    .auto_l2top_clint_int_in_1  (_nocMisc_auto_clint_int_out_1),
    .io_hartId                  (6'h0),
    .io_msiInfo_valid           (1'h0),
    .io_msiInfo_bits_info       (17'h0),
    .io_reset_vector            (io_riscv_rst_vec_0[35:0]),
    .io_cpu_halt                (io_riscv_halt_0),
    .io_chi_txsactive           (_core_with_l2_io_chi_txsactive),
    .io_chi_rxsactive           (_chi_dummyllc_opt_io_rn_0_rxsactive),
    .io_chi_tx_linkactivereq    (_core_with_l2_io_chi_tx_linkactivereq),
    .io_chi_tx_linkactiveack    (_chi_dummyllc_opt_io_rn_0_tx_linkactiveack),
    .io_chi_tx_req_flitpend     (_core_with_l2_io_chi_tx_req_flitpend),
    .io_chi_tx_req_flitv        (_core_with_l2_io_chi_tx_req_flitv),
    .io_chi_tx_req_flit         (_core_with_l2_io_chi_tx_req_flit),
    .io_chi_tx_req_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_req_lcrdv),
    .io_chi_tx_rsp_flitpend     (_core_with_l2_io_chi_tx_rsp_flitpend),
    .io_chi_tx_rsp_flitv        (_core_with_l2_io_chi_tx_rsp_flitv),
    .io_chi_tx_rsp_flit         (_core_with_l2_io_chi_tx_rsp_flit),
    .io_chi_tx_rsp_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_rsp_lcrdv),
    .io_chi_tx_dat_flitpend     (_core_with_l2_io_chi_tx_dat_flitpend),
    .io_chi_tx_dat_flitv        (_core_with_l2_io_chi_tx_dat_flitv),
    .io_chi_tx_dat_flit         (_core_with_l2_io_chi_tx_dat_flit),
    .io_chi_tx_dat_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_dat_lcrdv),
    .io_chi_rx_linkactivereq    (_chi_dummyllc_opt_io_rn_0_rx_linkactivereq),
    .io_chi_rx_linkactiveack    (_core_with_l2_io_chi_rx_linkactiveack),
    .io_chi_rx_rsp_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_rsp_flitpend),
    .io_chi_rx_rsp_flitv        (_chi_dummyllc_opt_io_rn_0_rx_rsp_flitv),
    .io_chi_rx_rsp_flit         (_chi_dummyllc_opt_io_rn_0_rx_rsp_flit),
    .io_chi_rx_rsp_lcrdv        (_core_with_l2_io_chi_rx_rsp_lcrdv),
    .io_chi_rx_dat_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_dat_flitpend),
    .io_chi_rx_dat_flitv        (_chi_dummyllc_opt_io_rn_0_rx_dat_flitv),
    .io_chi_rx_dat_flit         (_chi_dummyllc_opt_io_rn_0_rx_dat_flit),
    .io_chi_rx_dat_lcrdv        (_core_with_l2_io_chi_rx_dat_lcrdv),
    .io_chi_rx_snp_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_snp_flitpend),
    .io_chi_rx_snp_flitv        (_chi_dummyllc_opt_io_rn_0_rx_snp_flitv),
    .io_chi_rx_snp_flit         (_chi_dummyllc_opt_io_rn_0_rx_snp_flit),
    .io_chi_rx_snp_lcrdv        (_core_with_l2_io_chi_rx_snp_lcrdv),
    .io_nodeID                  (7'h0),
    .io_clintTime_valid         (_nocMisc_clintTime_valid),
    .io_clintTime_bits          (_nocMisc_clintTime_bits)
  );
  DummyLLC chi_dummyllc_opt (
    .clock                       (io_clock),
    .reset                       (_reset_sync_resetSync_o_reset),
    .auto_axi4_out_aw_ready      (_nocMisc_auto_axi4xbar_in_aw_ready),
    .auto_axi4_out_aw_valid      (_chi_dummyllc_opt_auto_axi4_out_aw_valid),
    .auto_axi4_out_aw_bits_addr  (_chi_dummyllc_opt_auto_axi4_out_aw_bits_addr),
    .auto_axi4_out_aw_bits_len   (_chi_dummyllc_opt_auto_axi4_out_aw_bits_len),
    .auto_axi4_out_aw_bits_size  (_chi_dummyllc_opt_auto_axi4_out_aw_bits_size),
    .auto_axi4_out_aw_bits_cache (_chi_dummyllc_opt_auto_axi4_out_aw_bits_cache),
    .auto_axi4_out_w_ready       (_nocMisc_auto_axi4xbar_in_w_ready),
    .auto_axi4_out_w_valid       (_chi_dummyllc_opt_auto_axi4_out_w_valid),
    .auto_axi4_out_w_bits_data   (_chi_dummyllc_opt_auto_axi4_out_w_bits_data),
    .auto_axi4_out_w_bits_strb   (_chi_dummyllc_opt_auto_axi4_out_w_bits_strb),
    .auto_axi4_out_w_bits_last   (_chi_dummyllc_opt_auto_axi4_out_w_bits_last),
    .auto_axi4_out_b_ready       (_chi_dummyllc_opt_auto_axi4_out_b_ready),
    .auto_axi4_out_b_valid       (_nocMisc_auto_axi4xbar_in_b_valid),
    .auto_axi4_out_ar_ready      (_nocMisc_auto_axi4xbar_in_ar_ready),
    .auto_axi4_out_ar_valid      (_chi_dummyllc_opt_auto_axi4_out_ar_valid),
    .auto_axi4_out_ar_bits_addr  (_chi_dummyllc_opt_auto_axi4_out_ar_bits_addr),
    .auto_axi4_out_ar_bits_len   (_chi_dummyllc_opt_auto_axi4_out_ar_bits_len),
    .auto_axi4_out_ar_bits_size  (_chi_dummyllc_opt_auto_axi4_out_ar_bits_size),
    .auto_axi4_out_ar_bits_cache (_chi_dummyllc_opt_auto_axi4_out_ar_bits_cache),
    .auto_axi4_out_r_ready       (_chi_dummyllc_opt_auto_axi4_out_r_ready),
    .auto_axi4_out_r_valid       (_nocMisc_auto_axi4xbar_in_r_valid),
    .auto_axi4_out_r_bits_data   (_nocMisc_auto_axi4xbar_in_r_bits_data),
    .auto_axi4_out_r_bits_last   (_nocMisc_auto_axi4xbar_in_r_bits_last),
    .io_rn_0_txsactive           (_core_with_l2_io_chi_txsactive),
    .io_rn_0_rxsactive           (_chi_dummyllc_opt_io_rn_0_rxsactive),
    .io_rn_0_tx_linkactivereq    (_core_with_l2_io_chi_tx_linkactivereq),
    .io_rn_0_tx_linkactiveack    (_chi_dummyllc_opt_io_rn_0_tx_linkactiveack),
    .io_rn_0_tx_req_flitpend     (_core_with_l2_io_chi_tx_req_flitpend),
    .io_rn_0_tx_req_flitv        (_core_with_l2_io_chi_tx_req_flitv),
    .io_rn_0_tx_req_flit         (_core_with_l2_io_chi_tx_req_flit),
    .io_rn_0_tx_req_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_req_lcrdv),
    .io_rn_0_tx_rsp_flitpend     (_core_with_l2_io_chi_tx_rsp_flitpend),
    .io_rn_0_tx_rsp_flitv        (_core_with_l2_io_chi_tx_rsp_flitv),
    .io_rn_0_tx_rsp_flit         (_core_with_l2_io_chi_tx_rsp_flit),
    .io_rn_0_tx_rsp_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_rsp_lcrdv),
    .io_rn_0_tx_dat_flitpend     (_core_with_l2_io_chi_tx_dat_flitpend),
    .io_rn_0_tx_dat_flitv        (_core_with_l2_io_chi_tx_dat_flitv),
    .io_rn_0_tx_dat_flit         (_core_with_l2_io_chi_tx_dat_flit),
    .io_rn_0_tx_dat_lcrdv        (_chi_dummyllc_opt_io_rn_0_tx_dat_lcrdv),
    .io_rn_0_rx_linkactivereq    (_chi_dummyllc_opt_io_rn_0_rx_linkactivereq),
    .io_rn_0_rx_linkactiveack    (_core_with_l2_io_chi_rx_linkactiveack),
    .io_rn_0_rx_rsp_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_rsp_flitpend),
    .io_rn_0_rx_rsp_flitv        (_chi_dummyllc_opt_io_rn_0_rx_rsp_flitv),
    .io_rn_0_rx_rsp_flit         (_chi_dummyllc_opt_io_rn_0_rx_rsp_flit),
    .io_rn_0_rx_rsp_lcrdv        (_core_with_l2_io_chi_rx_rsp_lcrdv),
    .io_rn_0_rx_dat_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_dat_flitpend),
    .io_rn_0_rx_dat_flitv        (_chi_dummyllc_opt_io_rn_0_rx_dat_flitv),
    .io_rn_0_rx_dat_flit         (_chi_dummyllc_opt_io_rn_0_rx_dat_flit),
    .io_rn_0_rx_dat_lcrdv        (_core_with_l2_io_chi_rx_dat_lcrdv),
    .io_rn_0_rx_snp_flitpend     (_chi_dummyllc_opt_io_rn_0_rx_snp_flitpend),
    .io_rn_0_rx_snp_flitv        (_chi_dummyllc_opt_io_rn_0_rx_snp_flitv),
    .io_rn_0_rx_snp_flit         (_chi_dummyllc_opt_io_rn_0_rx_snp_flit),
    .io_rn_0_rx_snp_lcrdv        (_core_with_l2_io_chi_rx_snp_lcrdv)
  );
  IntBuffer intBuffer (
    .clock      (io_clock),
    .reset      (_reset_sync_resetSync_o_reset),
    .auto_in_0  (_core_with_l2_auto_l2top_beu_int_out_0),
    .auto_out_0 (_intBuffer_auto_out_0)
  );
  ResetGen reset_sync_resetSync (
    .clock   (io_clock),
    .reset   (io_reset),
    .o_reset (_reset_sync_resetSync_o_reset)
  );
  ResetGen jtag_reset_sync_resetSync (
    .clock   (io_systemjtag_jtag_TCK),
    .reset   (io_systemjtag_reset),
    .o_reset (_jtag_reset_sync_resetSync_o_reset)
  );
  ResetGen resetGen (
    .clock   (io_clock),
    .reset   (_reset_sync_resetSync_o_reset),
    .o_reset (_resetGen_o_reset)
  );
endmodule

