
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002cb8  08002cb8  00012cb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cdc  08002cdc  00020140  2**0
                  CONTENTS
  4 .ARM          00000000  08002cdc  08002cdc  00020140  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cdc  08002cdc  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cdc  08002cdc  00012cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ce0  08002ce0  00012ce0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  08002ce4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000140  08002e24  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08002e24  000203ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fe52  00000000  00000000  00020169  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002694  00000000  00000000  0002ffbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af8  00000000  00000000  00032650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009c8  00000000  00000000  00033148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018387  00000000  00000000  00033b10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dedd  00000000  00000000  0004be97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085c11  00000000  00000000  00059d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000df985  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a84  00000000  00000000  000df9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000140 	.word	0x20000140
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ca0 	.word	0x08002ca0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000144 	.word	0x20000144
 8000148:	08002ca0 	.word	0x08002ca0

0800014c <clear_all_7seg_en>:
	{0,0,0,1,1,1,1}, //7
	{0,0,0,0,0,0,0}, //8
	{0,0,0,0,1,0,0} //9
};

void clear_all_7seg_en(void) {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, OFF);
 8000150:	2201      	movs	r2, #1
 8000152:	2110      	movs	r1, #16
 8000154:	4809      	ldr	r0, [pc, #36]	; (800017c <clear_all_7seg_en+0x30>)
 8000156:	f001 fd8e 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, OFF);
 800015a:	2201      	movs	r2, #1
 800015c:	2120      	movs	r1, #32
 800015e:	4807      	ldr	r0, [pc, #28]	; (800017c <clear_all_7seg_en+0x30>)
 8000160:	f001 fd89 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, OFF);
 8000164:	2201      	movs	r2, #1
 8000166:	2140      	movs	r1, #64	; 0x40
 8000168:	4804      	ldr	r0, [pc, #16]	; (800017c <clear_all_7seg_en+0x30>)
 800016a:	f001 fd84 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, OFF);
 800016e:	2201      	movs	r2, #1
 8000170:	2180      	movs	r1, #128	; 0x80
 8000172:	4802      	ldr	r0, [pc, #8]	; (800017c <clear_all_7seg_en+0x30>)
 8000174:	f001 fd7f 	bl	8001c76 <HAL_GPIO_WritePin>
}
 8000178:	bf00      	nop
 800017a:	bd80      	pop	{r7, pc}
 800017c:	40010c00 	.word	0x40010c00

08000180 <display7SEG_0>:

void display7SEG_0(int num) {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	if (num < 0 || num > 9) return;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2b00      	cmp	r3, #0
 800018c:	db71      	blt.n	8000272 <display7SEG_0+0xf2>
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	2b09      	cmp	r3, #9
 8000192:	dc6e      	bgt.n	8000272 <display7SEG_0+0xf2>

	HAL_GPIO_WritePin(SEG_A_0_GPIO_Port, SEG_A_0_Pin, digitSegment[num][0]);
 8000194:	4939      	ldr	r1, [pc, #228]	; (800027c <display7SEG_0+0xfc>)
 8000196:	687a      	ldr	r2, [r7, #4]
 8000198:	4613      	mov	r3, r2
 800019a:	00db      	lsls	r3, r3, #3
 800019c:	1a9b      	subs	r3, r3, r2
 800019e:	009b      	lsls	r3, r3, #2
 80001a0:	440b      	add	r3, r1
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	b2db      	uxtb	r3, r3
 80001a6:	461a      	mov	r2, r3
 80001a8:	2180      	movs	r1, #128	; 0x80
 80001aa:	4835      	ldr	r0, [pc, #212]	; (8000280 <display7SEG_0+0x100>)
 80001ac:	f001 fd63 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_B_0_GPIO_Port, SEG_B_0_Pin, digitSegment[num][1]);
 80001b0:	4932      	ldr	r1, [pc, #200]	; (800027c <display7SEG_0+0xfc>)
 80001b2:	687a      	ldr	r2, [r7, #4]
 80001b4:	4613      	mov	r3, r2
 80001b6:	00db      	lsls	r3, r3, #3
 80001b8:	1a9b      	subs	r3, r3, r2
 80001ba:	009b      	lsls	r3, r3, #2
 80001bc:	440b      	add	r3, r1
 80001be:	3304      	adds	r3, #4
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	b2db      	uxtb	r3, r3
 80001c4:	461a      	mov	r2, r3
 80001c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80001ca:	482d      	ldr	r0, [pc, #180]	; (8000280 <display7SEG_0+0x100>)
 80001cc:	f001 fd53 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_C_0_GPIO_Port, SEG_C_0_Pin, digitSegment[num][2]);
 80001d0:	492a      	ldr	r1, [pc, #168]	; (800027c <display7SEG_0+0xfc>)
 80001d2:	687a      	ldr	r2, [r7, #4]
 80001d4:	4613      	mov	r3, r2
 80001d6:	00db      	lsls	r3, r3, #3
 80001d8:	1a9b      	subs	r3, r3, r2
 80001da:	009b      	lsls	r3, r3, #2
 80001dc:	440b      	add	r3, r1
 80001de:	3308      	adds	r3, #8
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	b2db      	uxtb	r3, r3
 80001e4:	461a      	mov	r2, r3
 80001e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001ea:	4825      	ldr	r0, [pc, #148]	; (8000280 <display7SEG_0+0x100>)
 80001ec:	f001 fd43 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_D_0_GPIO_Port, SEG_D_0_Pin, digitSegment[num][3]);
 80001f0:	4922      	ldr	r1, [pc, #136]	; (800027c <display7SEG_0+0xfc>)
 80001f2:	687a      	ldr	r2, [r7, #4]
 80001f4:	4613      	mov	r3, r2
 80001f6:	00db      	lsls	r3, r3, #3
 80001f8:	1a9b      	subs	r3, r3, r2
 80001fa:	009b      	lsls	r3, r3, #2
 80001fc:	440b      	add	r3, r1
 80001fe:	330c      	adds	r3, #12
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	b2db      	uxtb	r3, r3
 8000204:	461a      	mov	r2, r3
 8000206:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800020a:	481d      	ldr	r0, [pc, #116]	; (8000280 <display7SEG_0+0x100>)
 800020c:	f001 fd33 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_E_0_GPIO_Port, SEG_E_0_Pin, digitSegment[num][4]);
 8000210:	491a      	ldr	r1, [pc, #104]	; (800027c <display7SEG_0+0xfc>)
 8000212:	687a      	ldr	r2, [r7, #4]
 8000214:	4613      	mov	r3, r2
 8000216:	00db      	lsls	r3, r3, #3
 8000218:	1a9b      	subs	r3, r3, r2
 800021a:	009b      	lsls	r3, r3, #2
 800021c:	440b      	add	r3, r1
 800021e:	3310      	adds	r3, #16
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	b2db      	uxtb	r3, r3
 8000224:	461a      	mov	r2, r3
 8000226:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800022a:	4815      	ldr	r0, [pc, #84]	; (8000280 <display7SEG_0+0x100>)
 800022c:	f001 fd23 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_F_0_GPIO_Port, SEG_F_0_Pin, digitSegment[num][5]);
 8000230:	4912      	ldr	r1, [pc, #72]	; (800027c <display7SEG_0+0xfc>)
 8000232:	687a      	ldr	r2, [r7, #4]
 8000234:	4613      	mov	r3, r2
 8000236:	00db      	lsls	r3, r3, #3
 8000238:	1a9b      	subs	r3, r3, r2
 800023a:	009b      	lsls	r3, r3, #2
 800023c:	440b      	add	r3, r1
 800023e:	3314      	adds	r3, #20
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	b2db      	uxtb	r3, r3
 8000244:	461a      	mov	r2, r3
 8000246:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800024a:	480d      	ldr	r0, [pc, #52]	; (8000280 <display7SEG_0+0x100>)
 800024c:	f001 fd13 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG_G_0_GPIO_Port, SEG_G_0_Pin, digitSegment[num][6]);
 8000250:	490a      	ldr	r1, [pc, #40]	; (800027c <display7SEG_0+0xfc>)
 8000252:	687a      	ldr	r2, [r7, #4]
 8000254:	4613      	mov	r3, r2
 8000256:	00db      	lsls	r3, r3, #3
 8000258:	1a9b      	subs	r3, r3, r2
 800025a:	009b      	lsls	r3, r3, #2
 800025c:	440b      	add	r3, r1
 800025e:	3318      	adds	r3, #24
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	b2db      	uxtb	r3, r3
 8000264:	461a      	mov	r2, r3
 8000266:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800026a:	4805      	ldr	r0, [pc, #20]	; (8000280 <display7SEG_0+0x100>)
 800026c:	f001 fd03 	bl	8001c76 <HAL_GPIO_WritePin>
 8000270:	e000      	b.n	8000274 <display7SEG_0+0xf4>
	if (num < 0 || num > 9) return;
 8000272:	bf00      	nop
}
 8000274:	3708      	adds	r7, #8
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	20000000 	.word	0x20000000
 8000280:	40010800 	.word	0x40010800

08000284 <set_7seg_buffer_0>:
	HAL_GPIO_WritePin(SEG_E_1_GPIO_Port, SEG_E_1_Pin, digitSegment[num][4]);
	HAL_GPIO_WritePin(SEG_F_1_GPIO_Port, SEG_F_1_Pin, digitSegment[num][5]);
	HAL_GPIO_WritePin(SEG_G_1_GPIO_Port, SEG_G_1_Pin, digitSegment[num][6]);
}

void set_7seg_buffer_0(int num) {
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
	led_7seg_buffer[0] = num / 10;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4a0d      	ldr	r2, [pc, #52]	; (80002c4 <set_7seg_buffer_0+0x40>)
 8000290:	fb82 1203 	smull	r1, r2, r2, r3
 8000294:	1092      	asrs	r2, r2, #2
 8000296:	17db      	asrs	r3, r3, #31
 8000298:	1ad3      	subs	r3, r2, r3
 800029a:	4a0b      	ldr	r2, [pc, #44]	; (80002c8 <set_7seg_buffer_0+0x44>)
 800029c:	6013      	str	r3, [r2, #0]
	led_7seg_buffer[1] = num % 10;
 800029e:	6879      	ldr	r1, [r7, #4]
 80002a0:	4b08      	ldr	r3, [pc, #32]	; (80002c4 <set_7seg_buffer_0+0x40>)
 80002a2:	fb83 2301 	smull	r2, r3, r3, r1
 80002a6:	109a      	asrs	r2, r3, #2
 80002a8:	17cb      	asrs	r3, r1, #31
 80002aa:	1ad2      	subs	r2, r2, r3
 80002ac:	4613      	mov	r3, r2
 80002ae:	009b      	lsls	r3, r3, #2
 80002b0:	4413      	add	r3, r2
 80002b2:	005b      	lsls	r3, r3, #1
 80002b4:	1aca      	subs	r2, r1, r3
 80002b6:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <set_7seg_buffer_0+0x44>)
 80002b8:	605a      	str	r2, [r3, #4]
}
 80002ba:	bf00      	nop
 80002bc:	370c      	adds	r7, #12
 80002be:	46bd      	mov	sp, r7
 80002c0:	bc80      	pop	{r7}
 80002c2:	4770      	bx	lr
 80002c4:	66666667 	.word	0x66666667
 80002c8:	20000190 	.word	0x20000190

080002cc <set_7seg_buffer_1>:

void set_7seg_buffer_1(int num) {
 80002cc:	b480      	push	{r7}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
	led_7seg_buffer[2] = num / 10;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	4a0d      	ldr	r2, [pc, #52]	; (800030c <set_7seg_buffer_1+0x40>)
 80002d8:	fb82 1203 	smull	r1, r2, r2, r3
 80002dc:	1092      	asrs	r2, r2, #2
 80002de:	17db      	asrs	r3, r3, #31
 80002e0:	1ad3      	subs	r3, r2, r3
 80002e2:	4a0b      	ldr	r2, [pc, #44]	; (8000310 <set_7seg_buffer_1+0x44>)
 80002e4:	6093      	str	r3, [r2, #8]
	led_7seg_buffer[3] = num % 10;
 80002e6:	6879      	ldr	r1, [r7, #4]
 80002e8:	4b08      	ldr	r3, [pc, #32]	; (800030c <set_7seg_buffer_1+0x40>)
 80002ea:	fb83 2301 	smull	r2, r3, r3, r1
 80002ee:	109a      	asrs	r2, r3, #2
 80002f0:	17cb      	asrs	r3, r1, #31
 80002f2:	1ad2      	subs	r2, r2, r3
 80002f4:	4613      	mov	r3, r2
 80002f6:	009b      	lsls	r3, r3, #2
 80002f8:	4413      	add	r3, r2
 80002fa:	005b      	lsls	r3, r3, #1
 80002fc:	1aca      	subs	r2, r1, r3
 80002fe:	4b04      	ldr	r3, [pc, #16]	; (8000310 <set_7seg_buffer_1+0x44>)
 8000300:	60da      	str	r2, [r3, #12]
}
 8000302:	bf00      	nop
 8000304:	370c      	adds	r7, #12
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr
 800030c:	66666667 	.word	0x66666667
 8000310:	20000190 	.word	0x20000190

08000314 <update_7seg_multiplex>:

static int led_7seg_idx = 0;
void update_7seg_multiplex(void) {
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
	clear_all_7seg_en();
 8000318:	f7ff ff18 	bl	800014c <clear_all_7seg_en>

	switch(led_7seg_idx) {
 800031c:	4b25      	ldr	r3, [pc, #148]	; (80003b4 <update_7seg_multiplex+0xa0>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	2b03      	cmp	r3, #3
 8000322:	d837      	bhi.n	8000394 <update_7seg_multiplex+0x80>
 8000324:	a201      	add	r2, pc, #4	; (adr r2, 800032c <update_7seg_multiplex+0x18>)
 8000326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800032a:	bf00      	nop
 800032c:	0800033d 	.word	0x0800033d
 8000330:	08000353 	.word	0x08000353
 8000334:	08000369 	.word	0x08000369
 8000338:	0800037f 	.word	0x0800037f
		case 0:
			display7SEG_0(led_7seg_buffer[0]);
 800033c:	4b1e      	ldr	r3, [pc, #120]	; (80003b8 <update_7seg_multiplex+0xa4>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4618      	mov	r0, r3
 8000342:	f7ff ff1d 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, ON);
 8000346:	2200      	movs	r2, #0
 8000348:	2110      	movs	r1, #16
 800034a:	481c      	ldr	r0, [pc, #112]	; (80003bc <update_7seg_multiplex+0xa8>)
 800034c:	f001 fc93 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000350:	e021      	b.n	8000396 <update_7seg_multiplex+0x82>
		case 1:
			display7SEG_0(led_7seg_buffer[1]);
 8000352:	4b19      	ldr	r3, [pc, #100]	; (80003b8 <update_7seg_multiplex+0xa4>)
 8000354:	685b      	ldr	r3, [r3, #4]
 8000356:	4618      	mov	r0, r3
 8000358:	f7ff ff12 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, ON);
 800035c:	2200      	movs	r2, #0
 800035e:	2120      	movs	r1, #32
 8000360:	4816      	ldr	r0, [pc, #88]	; (80003bc <update_7seg_multiplex+0xa8>)
 8000362:	f001 fc88 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000366:	e016      	b.n	8000396 <update_7seg_multiplex+0x82>
		case 2:
			display7SEG_0(led_7seg_buffer[2]);
 8000368:	4b13      	ldr	r3, [pc, #76]	; (80003b8 <update_7seg_multiplex+0xa4>)
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	4618      	mov	r0, r3
 800036e:	f7ff ff07 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, ON);
 8000372:	2200      	movs	r2, #0
 8000374:	2140      	movs	r1, #64	; 0x40
 8000376:	4811      	ldr	r0, [pc, #68]	; (80003bc <update_7seg_multiplex+0xa8>)
 8000378:	f001 fc7d 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 800037c:	e00b      	b.n	8000396 <update_7seg_multiplex+0x82>
		case 3:
			display7SEG_0(led_7seg_buffer[3]);
 800037e:	4b0e      	ldr	r3, [pc, #56]	; (80003b8 <update_7seg_multiplex+0xa4>)
 8000380:	68db      	ldr	r3, [r3, #12]
 8000382:	4618      	mov	r0, r3
 8000384:	f7ff fefc 	bl	8000180 <display7SEG_0>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, ON);
 8000388:	2200      	movs	r2, #0
 800038a:	2180      	movs	r1, #128	; 0x80
 800038c:	480b      	ldr	r0, [pc, #44]	; (80003bc <update_7seg_multiplex+0xa8>)
 800038e:	f001 fc72 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000392:	e000      	b.n	8000396 <update_7seg_multiplex+0x82>
		default: break;
 8000394:	bf00      	nop
	}

	++led_7seg_idx;
 8000396:	4b07      	ldr	r3, [pc, #28]	; (80003b4 <update_7seg_multiplex+0xa0>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	3301      	adds	r3, #1
 800039c:	4a05      	ldr	r2, [pc, #20]	; (80003b4 <update_7seg_multiplex+0xa0>)
 800039e:	6013      	str	r3, [r2, #0]
	if (led_7seg_idx >= 4) led_7seg_idx = 0;
 80003a0:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <update_7seg_multiplex+0xa0>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	2b03      	cmp	r3, #3
 80003a6:	dd02      	ble.n	80003ae <update_7seg_multiplex+0x9a>
 80003a8:	4b02      	ldr	r3, [pc, #8]	; (80003b4 <update_7seg_multiplex+0xa0>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	601a      	str	r2, [r3, #0]
}
 80003ae:	bf00      	nop
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	2000015c 	.word	0x2000015c
 80003b8:	20000190 	.word	0x20000190
 80003bc:	40010c00 	.word	0x40010c00

080003c0 <blink_debug_led>:
 */
#include "main.h"
#include "global.h"
#include "displayLED.h"

void blink_debug_led(void) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80003c4:	2101      	movs	r1, #1
 80003c6:	4802      	ldr	r0, [pc, #8]	; (80003d0 <blink_debug_led+0x10>)
 80003c8:	f001 fc6d 	bl	8001ca6 <HAL_GPIO_TogglePin>
}
 80003cc:	bf00      	nop
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	40010800 	.word	0x40010800

080003d4 <blink_red_LEDs>:

void blink_red_LEDs(void) {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin);
 80003d8:	2102      	movs	r1, #2
 80003da:	4804      	ldr	r0, [pc, #16]	; (80003ec <blink_red_LEDs+0x18>)
 80003dc:	f001 fc63 	bl	8001ca6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin);
 80003e0:	2110      	movs	r1, #16
 80003e2:	4802      	ldr	r0, [pc, #8]	; (80003ec <blink_red_LEDs+0x18>)
 80003e4:	f001 fc5f 	bl	8001ca6 <HAL_GPIO_TogglePin>
}
 80003e8:	bf00      	nop
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40010800 	.word	0x40010800

080003f0 <blink_amber_LEDs>:
void blink_amber_LEDs(void) {
 80003f0:	b580      	push	{r7, lr}
 80003f2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin);
 80003f4:	2104      	movs	r1, #4
 80003f6:	4804      	ldr	r0, [pc, #16]	; (8000408 <blink_amber_LEDs+0x18>)
 80003f8:	f001 fc55 	bl	8001ca6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin);
 80003fc:	2120      	movs	r1, #32
 80003fe:	4802      	ldr	r0, [pc, #8]	; (8000408 <blink_amber_LEDs+0x18>)
 8000400:	f001 fc51 	bl	8001ca6 <HAL_GPIO_TogglePin>
}
 8000404:	bf00      	nop
 8000406:	bd80      	pop	{r7, pc}
 8000408:	40010800 	.word	0x40010800

0800040c <blink_green_LEDs>:
void blink_green_LEDs(void) {
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin);
 8000410:	2108      	movs	r1, #8
 8000412:	4804      	ldr	r0, [pc, #16]	; (8000424 <blink_green_LEDs+0x18>)
 8000414:	f001 fc47 	bl	8001ca6 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin);
 8000418:	2140      	movs	r1, #64	; 0x40
 800041a:	4802      	ldr	r0, [pc, #8]	; (8000424 <blink_green_LEDs+0x18>)
 800041c:	f001 fc43 	bl	8001ca6 <HAL_GPIO_TogglePin>
}
 8000420:	bf00      	nop
 8000422:	bd80      	pop	{r7, pc}
 8000424:	40010800 	.word	0x40010800

08000428 <set_red_LEDs>:

void set_red_LEDs(int status_0, int status_1) {
 8000428:	b580      	push	{r7, lr}
 800042a:	b082      	sub	sp, #8
 800042c:	af00      	add	r7, sp, #0
 800042e:	6078      	str	r0, [r7, #4]
 8000430:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, status_0);
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	b2db      	uxtb	r3, r3
 8000436:	461a      	mov	r2, r3
 8000438:	2102      	movs	r1, #2
 800043a:	4807      	ldr	r0, [pc, #28]	; (8000458 <set_red_LEDs+0x30>)
 800043c:	f001 fc1b 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, status_1);
 8000440:	683b      	ldr	r3, [r7, #0]
 8000442:	b2db      	uxtb	r3, r3
 8000444:	461a      	mov	r2, r3
 8000446:	2110      	movs	r1, #16
 8000448:	4803      	ldr	r0, [pc, #12]	; (8000458 <set_red_LEDs+0x30>)
 800044a:	f001 fc14 	bl	8001c76 <HAL_GPIO_WritePin>
}
 800044e:	bf00      	nop
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}
 8000456:	bf00      	nop
 8000458:	40010800 	.word	0x40010800

0800045c <set_amber_LEDs>:

void set_amber_LEDs(int status_0, int status_1) {
 800045c:	b580      	push	{r7, lr}
 800045e:	b082      	sub	sp, #8
 8000460:	af00      	add	r7, sp, #0
 8000462:	6078      	str	r0, [r7, #4]
 8000464:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_AMBER_0_GPIO_Port, LED_AMBER_0_Pin, status_0);
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	b2db      	uxtb	r3, r3
 800046a:	461a      	mov	r2, r3
 800046c:	2104      	movs	r1, #4
 800046e:	4807      	ldr	r0, [pc, #28]	; (800048c <set_amber_LEDs+0x30>)
 8000470:	f001 fc01 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_AMBER_1_GPIO_Port, LED_AMBER_1_Pin, status_1);
 8000474:	683b      	ldr	r3, [r7, #0]
 8000476:	b2db      	uxtb	r3, r3
 8000478:	461a      	mov	r2, r3
 800047a:	2120      	movs	r1, #32
 800047c:	4803      	ldr	r0, [pc, #12]	; (800048c <set_amber_LEDs+0x30>)
 800047e:	f001 fbfa 	bl	8001c76 <HAL_GPIO_WritePin>
}
 8000482:	bf00      	nop
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40010800 	.word	0x40010800

08000490 <set_green_LEDs>:

void set_green_LEDs(int status_0, int status_1) {
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, status_0);
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	b2db      	uxtb	r3, r3
 800049e:	461a      	mov	r2, r3
 80004a0:	2108      	movs	r1, #8
 80004a2:	4807      	ldr	r0, [pc, #28]	; (80004c0 <set_green_LEDs+0x30>)
 80004a4:	f001 fbe7 	bl	8001c76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, status_1);
 80004a8:	683b      	ldr	r3, [r7, #0]
 80004aa:	b2db      	uxtb	r3, r3
 80004ac:	461a      	mov	r2, r3
 80004ae:	2140      	movs	r1, #64	; 0x40
 80004b0:	4803      	ldr	r0, [pc, #12]	; (80004c0 <set_green_LEDs+0x30>)
 80004b2:	f001 fbe0 	bl	8001c76 <HAL_GPIO_WritePin>
}
 80004b6:	bf00      	nop
 80004b8:	3708      	adds	r7, #8
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	40010800 	.word	0x40010800

080004c4 <clear_all_LEDs>:

void clear_all_LEDs(void) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
	set_red_LEDs(OFF, OFF);
 80004c8:	2101      	movs	r1, #1
 80004ca:	2001      	movs	r0, #1
 80004cc:	f7ff ffac 	bl	8000428 <set_red_LEDs>
	set_amber_LEDs(OFF, OFF);
 80004d0:	2101      	movs	r1, #1
 80004d2:	2001      	movs	r0, #1
 80004d4:	f7ff ffc2 	bl	800045c <set_amber_LEDs>
	set_green_LEDs(OFF, OFF);
 80004d8:	2101      	movs	r1, #1
 80004da:	2001      	movs	r0, #1
 80004dc:	f7ff ffd8 	bl	8000490 <set_green_LEDs>
}
 80004e0:	bf00      	nop
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <initAuto>:
int time_route1 = 0;

static int counter = 0;
#define COUNTER_CYCLE	10 //1000ms

void initAuto(void) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 80004e8:	f7ff ffec 	bl	80004c4 <clear_all_LEDs>
	clear_all_7seg_en();
 80004ec:	f7ff fe2e 	bl	800014c <clear_all_7seg_en>

	red_counter = red_counter_buffer;
 80004f0:	4b09      	ldr	r3, [pc, #36]	; (8000518 <initAuto+0x34>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	4a09      	ldr	r2, [pc, #36]	; (800051c <initAuto+0x38>)
 80004f6:	6013      	str	r3, [r2, #0]
	amber_counter = amber_counter_buffer;
 80004f8:	4b09      	ldr	r3, [pc, #36]	; (8000520 <initAuto+0x3c>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a09      	ldr	r2, [pc, #36]	; (8000524 <initAuto+0x40>)
 80004fe:	6013      	str	r3, [r2, #0]
	green_counter = green_counter_buffer;
 8000500:	4b09      	ldr	r3, [pc, #36]	; (8000528 <initAuto+0x44>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a09      	ldr	r2, [pc, #36]	; (800052c <initAuto+0x48>)
 8000506:	6013      	str	r3, [r2, #0]

	mode = AUTO_MODE;
 8000508:	4b09      	ldr	r3, [pc, #36]	; (8000530 <initAuto+0x4c>)
 800050a:	221e      	movs	r2, #30
 800050c:	601a      	str	r2, [r3, #0]
	status = AUTO_DIR0_GREEN;
 800050e:	4b09      	ldr	r3, [pc, #36]	; (8000534 <initAuto+0x50>)
 8000510:	2201      	movs	r2, #1
 8000512:	601a      	str	r2, [r3, #0]
}
 8000514:	bf00      	nop
 8000516:	bd80      	pop	{r7, pc}
 8000518:	20000128 	.word	0x20000128
 800051c:	20000118 	.word	0x20000118
 8000520:	2000012c 	.word	0x2000012c
 8000524:	2000011c 	.word	0x2000011c
 8000528:	20000130 	.word	0x20000130
 800052c:	20000120 	.word	0x20000120
 8000530:	20000124 	.word	0x20000124
 8000534:	2000017c 	.word	0x2000017c

08000538 <fsm_automatic_run>:

void fsm_automatic_run(void) {
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
	if (mode != AUTO_MODE) return;
 800053c:	4b87      	ldr	r3, [pc, #540]	; (800075c <fsm_automatic_run+0x224>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b1e      	cmp	r3, #30
 8000542:	f040 8109 	bne.w	8000758 <fsm_automatic_run+0x220>

	// BUTTON_MODE: change mode to manual mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000546:	2000      	movs	r0, #0
 8000548:	f000 fcb4 	bl	8000eb4 <is_button_pressed>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d009      	beq.n	8000566 <fsm_automatic_run+0x2e>
 8000552:	4b83      	ldr	r3, [pc, #524]	; (8000760 <fsm_automatic_run+0x228>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d105      	bne.n	8000566 <fsm_automatic_run+0x2e>
		is_mode_button_locked = 1;
 800055a:	4b81      	ldr	r3, [pc, #516]	; (8000760 <fsm_automatic_run+0x228>)
 800055c:	2201      	movs	r2, #1
 800055e:	601a      	str	r2, [r3, #0]

		initMan(); // Prepare resources for manual mode
 8000560:	f000 faca 	bl	8000af8 <initMan>

		return;
 8000564:	e0f9      	b.n	800075a <fsm_automatic_run+0x222>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 8000566:	2000      	movs	r0, #0
 8000568:	f000 fca4 	bl	8000eb4 <is_button_pressed>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d102      	bne.n	8000578 <fsm_automatic_run+0x40>
		is_mode_button_locked = 0;
 8000572:	4b7b      	ldr	r3, [pc, #492]	; (8000760 <fsm_automatic_run+0x228>)
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000578:	2003      	movs	r0, #3
 800057a:	f000 fcb5 	bl	8000ee8 <is_button_pressed_1s>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <fsm_automatic_run+0x50>
		initAuto();
 8000584:	f7ff ffae 	bl	80004e4 <initAuto>
	}

	// Use counter to increase delay to 1000ms
	if (counter <= 0) {
 8000588:	4b76      	ldr	r3, [pc, #472]	; (8000764 <fsm_automatic_run+0x22c>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	f300 80dd 	bgt.w	800074c <fsm_automatic_run+0x214>
		counter = COUNTER_CYCLE;
 8000592:	4b74      	ldr	r3, [pc, #464]	; (8000764 <fsm_automatic_run+0x22c>)
 8000594:	220a      	movs	r2, #10
 8000596:	601a      	str	r2, [r3, #0]
		switch(status) {
 8000598:	4b73      	ldr	r3, [pc, #460]	; (8000768 <fsm_automatic_run+0x230>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	2b04      	cmp	r3, #4
 800059e:	f200 80c6 	bhi.w	800072e <fsm_automatic_run+0x1f6>
 80005a2:	a201      	add	r2, pc, #4	; (adr r2, 80005a8 <fsm_automatic_run+0x70>)
 80005a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005a8:	080005bd 	.word	0x080005bd
 80005ac:	080005f3 	.word	0x080005f3
 80005b0:	08000645 	.word	0x08000645
 80005b4:	08000691 	.word	0x08000691
 80005b8:	080006e3 	.word	0x080006e3
			case INIT:
				red_counter = red_counter_buffer;
 80005bc:	4b6b      	ldr	r3, [pc, #428]	; (800076c <fsm_automatic_run+0x234>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a6b      	ldr	r2, [pc, #428]	; (8000770 <fsm_automatic_run+0x238>)
 80005c2:	6013      	str	r3, [r2, #0]
				amber_counter = amber_counter_buffer;
 80005c4:	4b6b      	ldr	r3, [pc, #428]	; (8000774 <fsm_automatic_run+0x23c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a6b      	ldr	r2, [pc, #428]	; (8000778 <fsm_automatic_run+0x240>)
 80005ca:	6013      	str	r3, [r2, #0]
				green_counter = green_counter_buffer;
 80005cc:	4b6b      	ldr	r3, [pc, #428]	; (800077c <fsm_automatic_run+0x244>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	4a6b      	ldr	r2, [pc, #428]	; (8000780 <fsm_automatic_run+0x248>)
 80005d2:	6013      	str	r3, [r2, #0]
				status = AUTO_DIR0_GREEN;
 80005d4:	4b64      	ldr	r3, [pc, #400]	; (8000768 <fsm_automatic_run+0x230>)
 80005d6:	2201      	movs	r2, #1
 80005d8:	601a      	str	r2, [r3, #0]

				time_route0 = green_counter;
 80005da:	4b69      	ldr	r3, [pc, #420]	; (8000780 <fsm_automatic_run+0x248>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a69      	ldr	r2, [pc, #420]	; (8000784 <fsm_automatic_run+0x24c>)
 80005e0:	6013      	str	r3, [r2, #0]
				time_route1 = green_counter + amber_counter;
 80005e2:	4b67      	ldr	r3, [pc, #412]	; (8000780 <fsm_automatic_run+0x248>)
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	4b64      	ldr	r3, [pc, #400]	; (8000778 <fsm_automatic_run+0x240>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	4413      	add	r3, r2
 80005ec:	4a66      	ldr	r2, [pc, #408]	; (8000788 <fsm_automatic_run+0x250>)
 80005ee:	6013      	str	r3, [r2, #0]
				break;
 80005f0:	e0a1      	b.n	8000736 <fsm_automatic_run+0x1fe>

			case AUTO_DIR0_GREEN:
				set_red_LEDs(OFF , ON);
 80005f2:	2100      	movs	r1, #0
 80005f4:	2001      	movs	r0, #1
 80005f6:	f7ff ff17 	bl	8000428 <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 80005fa:	2101      	movs	r1, #1
 80005fc:	2001      	movs	r0, #1
 80005fe:	f7ff ff2d 	bl	800045c <set_amber_LEDs>
				set_green_LEDs(ON, OFF);
 8000602:	2101      	movs	r1, #1
 8000604:	2000      	movs	r0, #0
 8000606:	f7ff ff43 	bl	8000490 <set_green_LEDs>

				time_route0 = green_counter;
 800060a:	4b5d      	ldr	r3, [pc, #372]	; (8000780 <fsm_automatic_run+0x248>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a5d      	ldr	r2, [pc, #372]	; (8000784 <fsm_automatic_run+0x24c>)
 8000610:	6013      	str	r3, [r2, #0]
				time_route1 = green_counter + amber_counter_buffer;
 8000612:	4b5b      	ldr	r3, [pc, #364]	; (8000780 <fsm_automatic_run+0x248>)
 8000614:	681a      	ldr	r2, [r3, #0]
 8000616:	4b57      	ldr	r3, [pc, #348]	; (8000774 <fsm_automatic_run+0x23c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4413      	add	r3, r2
 800061c:	4a5a      	ldr	r2, [pc, #360]	; (8000788 <fsm_automatic_run+0x250>)
 800061e:	6013      	str	r3, [r2, #0]

				if (green_counter <= 0) {
 8000620:	4b57      	ldr	r3, [pc, #348]	; (8000780 <fsm_automatic_run+0x248>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b00      	cmp	r3, #0
 8000626:	dc07      	bgt.n	8000638 <fsm_automatic_run+0x100>
					status = AUTO_DIR0_AMBER;
 8000628:	4b4f      	ldr	r3, [pc, #316]	; (8000768 <fsm_automatic_run+0x230>)
 800062a:	2202      	movs	r2, #2
 800062c:	601a      	str	r2, [r3, #0]
					amber_counter = amber_counter_buffer;
 800062e:	4b51      	ldr	r3, [pc, #324]	; (8000774 <fsm_automatic_run+0x23c>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	4a51      	ldr	r2, [pc, #324]	; (8000778 <fsm_automatic_run+0x240>)
 8000634:	6013      	str	r3, [r2, #0]
				} else {
					green_counter--;
				}
				break;
 8000636:	e07e      	b.n	8000736 <fsm_automatic_run+0x1fe>
					green_counter--;
 8000638:	4b51      	ldr	r3, [pc, #324]	; (8000780 <fsm_automatic_run+0x248>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	3b01      	subs	r3, #1
 800063e:	4a50      	ldr	r2, [pc, #320]	; (8000780 <fsm_automatic_run+0x248>)
 8000640:	6013      	str	r3, [r2, #0]
				break;
 8000642:	e078      	b.n	8000736 <fsm_automatic_run+0x1fe>

			case AUTO_DIR0_AMBER:
				set_red_LEDs(OFF, ON);
 8000644:	2100      	movs	r1, #0
 8000646:	2001      	movs	r0, #1
 8000648:	f7ff feee 	bl	8000428 <set_red_LEDs>
				set_amber_LEDs(ON, OFF);
 800064c:	2101      	movs	r1, #1
 800064e:	2000      	movs	r0, #0
 8000650:	f7ff ff04 	bl	800045c <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 8000654:	2101      	movs	r1, #1
 8000656:	2001      	movs	r0, #1
 8000658:	f7ff ff1a 	bl	8000490 <set_green_LEDs>

				time_route0 = amber_counter;
 800065c:	4b46      	ldr	r3, [pc, #280]	; (8000778 <fsm_automatic_run+0x240>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a48      	ldr	r2, [pc, #288]	; (8000784 <fsm_automatic_run+0x24c>)
 8000662:	6013      	str	r3, [r2, #0]
				time_route1 = amber_counter;
 8000664:	4b44      	ldr	r3, [pc, #272]	; (8000778 <fsm_automatic_run+0x240>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	4a47      	ldr	r2, [pc, #284]	; (8000788 <fsm_automatic_run+0x250>)
 800066a:	6013      	str	r3, [r2, #0]

				if (amber_counter <= 0) {
 800066c:	4b42      	ldr	r3, [pc, #264]	; (8000778 <fsm_automatic_run+0x240>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	dc07      	bgt.n	8000684 <fsm_automatic_run+0x14c>
					status = AUTO_DIR1_GREEN;
 8000674:	4b3c      	ldr	r3, [pc, #240]	; (8000768 <fsm_automatic_run+0x230>)
 8000676:	2203      	movs	r2, #3
 8000678:	601a      	str	r2, [r3, #0]
					green_counter = green_counter_buffer;
 800067a:	4b40      	ldr	r3, [pc, #256]	; (800077c <fsm_automatic_run+0x244>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a40      	ldr	r2, [pc, #256]	; (8000780 <fsm_automatic_run+0x248>)
 8000680:	6013      	str	r3, [r2, #0]
				} else {
					amber_counter--;
				}
				break;
 8000682:	e058      	b.n	8000736 <fsm_automatic_run+0x1fe>
					amber_counter--;
 8000684:	4b3c      	ldr	r3, [pc, #240]	; (8000778 <fsm_automatic_run+0x240>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b01      	subs	r3, #1
 800068a:	4a3b      	ldr	r2, [pc, #236]	; (8000778 <fsm_automatic_run+0x240>)
 800068c:	6013      	str	r3, [r2, #0]
				break;
 800068e:	e052      	b.n	8000736 <fsm_automatic_run+0x1fe>

			case AUTO_DIR1_GREEN:
				set_red_LEDs(ON, OFF);
 8000690:	2101      	movs	r1, #1
 8000692:	2000      	movs	r0, #0
 8000694:	f7ff fec8 	bl	8000428 <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000698:	2101      	movs	r1, #1
 800069a:	2001      	movs	r0, #1
 800069c:	f7ff fede 	bl	800045c <set_amber_LEDs>
				set_green_LEDs(OFF, ON);
 80006a0:	2100      	movs	r1, #0
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff fef4 	bl	8000490 <set_green_LEDs>

				time_route0 = green_counter + amber_counter_buffer;
 80006a8:	4b35      	ldr	r3, [pc, #212]	; (8000780 <fsm_automatic_run+0x248>)
 80006aa:	681a      	ldr	r2, [r3, #0]
 80006ac:	4b31      	ldr	r3, [pc, #196]	; (8000774 <fsm_automatic_run+0x23c>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4413      	add	r3, r2
 80006b2:	4a34      	ldr	r2, [pc, #208]	; (8000784 <fsm_automatic_run+0x24c>)
 80006b4:	6013      	str	r3, [r2, #0]
				time_route1 = green_counter;
 80006b6:	4b32      	ldr	r3, [pc, #200]	; (8000780 <fsm_automatic_run+0x248>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4a33      	ldr	r2, [pc, #204]	; (8000788 <fsm_automatic_run+0x250>)
 80006bc:	6013      	str	r3, [r2, #0]

				if (green_counter <= 0) {
 80006be:	4b30      	ldr	r3, [pc, #192]	; (8000780 <fsm_automatic_run+0x248>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	dc07      	bgt.n	80006d6 <fsm_automatic_run+0x19e>
					status = AUTO_DIR1_AMBER;
 80006c6:	4b28      	ldr	r3, [pc, #160]	; (8000768 <fsm_automatic_run+0x230>)
 80006c8:	2204      	movs	r2, #4
 80006ca:	601a      	str	r2, [r3, #0]
					amber_counter = amber_counter_buffer;
 80006cc:	4b29      	ldr	r3, [pc, #164]	; (8000774 <fsm_automatic_run+0x23c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a29      	ldr	r2, [pc, #164]	; (8000778 <fsm_automatic_run+0x240>)
 80006d2:	6013      	str	r3, [r2, #0]
				} else {
					green_counter--;
				}
				break;
 80006d4:	e02f      	b.n	8000736 <fsm_automatic_run+0x1fe>
					green_counter--;
 80006d6:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <fsm_automatic_run+0x248>)
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	3b01      	subs	r3, #1
 80006dc:	4a28      	ldr	r2, [pc, #160]	; (8000780 <fsm_automatic_run+0x248>)
 80006de:	6013      	str	r3, [r2, #0]
				break;
 80006e0:	e029      	b.n	8000736 <fsm_automatic_run+0x1fe>

			case AUTO_DIR1_AMBER:
				set_red_LEDs(ON, OFF);
 80006e2:	2101      	movs	r1, #1
 80006e4:	2000      	movs	r0, #0
 80006e6:	f7ff fe9f 	bl	8000428 <set_red_LEDs>
				set_amber_LEDs(OFF, ON);
 80006ea:	2100      	movs	r1, #0
 80006ec:	2001      	movs	r0, #1
 80006ee:	f7ff feb5 	bl	800045c <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 80006f2:	2101      	movs	r1, #1
 80006f4:	2001      	movs	r0, #1
 80006f6:	f7ff fecb 	bl	8000490 <set_green_LEDs>

				time_route0 = amber_counter;
 80006fa:	4b1f      	ldr	r3, [pc, #124]	; (8000778 <fsm_automatic_run+0x240>)
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	4a21      	ldr	r2, [pc, #132]	; (8000784 <fsm_automatic_run+0x24c>)
 8000700:	6013      	str	r3, [r2, #0]
				time_route1 = amber_counter;
 8000702:	4b1d      	ldr	r3, [pc, #116]	; (8000778 <fsm_automatic_run+0x240>)
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	4a20      	ldr	r2, [pc, #128]	; (8000788 <fsm_automatic_run+0x250>)
 8000708:	6013      	str	r3, [r2, #0]

				if (amber_counter <= 0) {
 800070a:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <fsm_automatic_run+0x240>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	dc07      	bgt.n	8000722 <fsm_automatic_run+0x1ea>
					status = AUTO_DIR0_GREEN;
 8000712:	4b15      	ldr	r3, [pc, #84]	; (8000768 <fsm_automatic_run+0x230>)
 8000714:	2201      	movs	r2, #1
 8000716:	601a      	str	r2, [r3, #0]
					green_counter = green_counter_buffer;
 8000718:	4b18      	ldr	r3, [pc, #96]	; (800077c <fsm_automatic_run+0x244>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a18      	ldr	r2, [pc, #96]	; (8000780 <fsm_automatic_run+0x248>)
 800071e:	6013      	str	r3, [r2, #0]
				} else {
					amber_counter--;
				}
				break;
 8000720:	e009      	b.n	8000736 <fsm_automatic_run+0x1fe>
					amber_counter--;
 8000722:	4b15      	ldr	r3, [pc, #84]	; (8000778 <fsm_automatic_run+0x240>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	3b01      	subs	r3, #1
 8000728:	4a13      	ldr	r2, [pc, #76]	; (8000778 <fsm_automatic_run+0x240>)
 800072a:	6013      	str	r3, [r2, #0]
				break;
 800072c:	e003      	b.n	8000736 <fsm_automatic_run+0x1fe>

			default:
				status = INIT;
 800072e:	4b0e      	ldr	r3, [pc, #56]	; (8000768 <fsm_automatic_run+0x230>)
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
				break;
 8000734:	bf00      	nop
		}

		set_7seg_buffer_0(time_route0);
 8000736:	4b13      	ldr	r3, [pc, #76]	; (8000784 <fsm_automatic_run+0x24c>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff fda2 	bl	8000284 <set_7seg_buffer_0>
		set_7seg_buffer_1(time_route1);
 8000740:	4b11      	ldr	r3, [pc, #68]	; (8000788 <fsm_automatic_run+0x250>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4618      	mov	r0, r3
 8000746:	f7ff fdc1 	bl	80002cc <set_7seg_buffer_1>
 800074a:	e006      	b.n	800075a <fsm_automatic_run+0x222>
	} else --counter;
 800074c:	4b05      	ldr	r3, [pc, #20]	; (8000764 <fsm_automatic_run+0x22c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	3b01      	subs	r3, #1
 8000752:	4a04      	ldr	r2, [pc, #16]	; (8000764 <fsm_automatic_run+0x22c>)
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	e000      	b.n	800075a <fsm_automatic_run+0x222>
	if (mode != AUTO_MODE) return;
 8000758:	bf00      	nop

//	update_7seg_multiplex();
}
 800075a:	bd80      	pop	{r7, pc}
 800075c:	20000124 	.word	0x20000124
 8000760:	20000180 	.word	0x20000180
 8000764:	20000168 	.word	0x20000168
 8000768:	2000017c 	.word	0x2000017c
 800076c:	20000128 	.word	0x20000128
 8000770:	20000118 	.word	0x20000118
 8000774:	2000012c 	.word	0x2000012c
 8000778:	2000011c 	.word	0x2000011c
 800077c:	20000130 	.word	0x20000130
 8000780:	20000120 	.word	0x20000120
 8000784:	20000160 	.word	0x20000160
 8000788:	20000164 	.word	0x20000164

0800078c <initConfig>:
int auto_up_flag = 0;

static int blink_counter = 0;
#define BLINK_CYCLE	5 //500ms

void initConfig(void) {
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 8000790:	f7ff fe98 	bl	80004c4 <clear_all_LEDs>
	clear_all_7seg_en();
 8000794:	f7ff fcda 	bl	800014c <clear_all_7seg_en>

	auto_up_flag = 0;
 8000798:	4b08      	ldr	r3, [pc, #32]	; (80007bc <initConfig+0x30>)
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
	blink_counter = 0;
 800079e:	4b08      	ldr	r3, [pc, #32]	; (80007c0 <initConfig+0x34>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]

	mode = CONFIG_MODE;
 80007a4:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <initConfig+0x38>)
 80007a6:	2220      	movs	r2, #32
 80007a8:	601a      	str	r2, [r3, #0]
	status = CONFIG_RED;
 80007aa:	4b07      	ldr	r3, [pc, #28]	; (80007c8 <initConfig+0x3c>)
 80007ac:	2214      	movs	r2, #20
 80007ae:	601a      	str	r2, [r3, #0]
	temp_counter = red_counter_buffer;
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <initConfig+0x40>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a06      	ldr	r2, [pc, #24]	; (80007d0 <initConfig+0x44>)
 80007b6:	6013      	str	r3, [r2, #0]
}
 80007b8:	bf00      	nop
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20000170 	.word	0x20000170
 80007c0:	20000174 	.word	0x20000174
 80007c4:	20000124 	.word	0x20000124
 80007c8:	2000017c 	.word	0x2000017c
 80007cc:	20000128 	.word	0x20000128
 80007d0:	2000016c 	.word	0x2000016c

080007d4 <balanceCounter>:

void balanceCounter(void) {
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
    // amber = 20% of red, integer math
    amber_counter_buffer = red_counter_buffer / 5;
 80007d8:	4b1b      	ldr	r3, [pc, #108]	; (8000848 <balanceCounter+0x74>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a1b      	ldr	r2, [pc, #108]	; (800084c <balanceCounter+0x78>)
 80007de:	fb82 1203 	smull	r1, r2, r2, r3
 80007e2:	1052      	asrs	r2, r2, #1
 80007e4:	17db      	asrs	r3, r3, #31
 80007e6:	1ad3      	subs	r3, r2, r3
 80007e8:	4a19      	ldr	r2, [pc, #100]	; (8000850 <balanceCounter+0x7c>)
 80007ea:	6013      	str	r3, [r2, #0]
    if (amber_counter_buffer < 1) amber_counter_buffer = 1;
 80007ec:	4b18      	ldr	r3, [pc, #96]	; (8000850 <balanceCounter+0x7c>)
 80007ee:	681b      	ldr	r3, [r3, #0]
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	dc02      	bgt.n	80007fa <balanceCounter+0x26>
 80007f4:	4b16      	ldr	r3, [pc, #88]	; (8000850 <balanceCounter+0x7c>)
 80007f6:	2201      	movs	r2, #1
 80007f8:	601a      	str	r2, [r3, #0]

    green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 80007fa:	4b13      	ldr	r3, [pc, #76]	; (8000848 <balanceCounter+0x74>)
 80007fc:	681a      	ldr	r2, [r3, #0]
 80007fe:	4b14      	ldr	r3, [pc, #80]	; (8000850 <balanceCounter+0x7c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	4a13      	ldr	r2, [pc, #76]	; (8000854 <balanceCounter+0x80>)
 8000806:	6013      	str	r3, [r2, #0]
    if (green_counter_buffer <= 0) {
 8000808:	4b12      	ldr	r3, [pc, #72]	; (8000854 <balanceCounter+0x80>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dc17      	bgt.n	8000840 <balanceCounter+0x6c>
        amber_counter_buffer = (red_counter_buffer >= 2) ? 1 : 0;
 8000810:	4b0d      	ldr	r3, [pc, #52]	; (8000848 <balanceCounter+0x74>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b01      	cmp	r3, #1
 8000816:	bfcc      	ite	gt
 8000818:	2301      	movgt	r3, #1
 800081a:	2300      	movle	r3, #0
 800081c:	b2db      	uxtb	r3, r3
 800081e:	461a      	mov	r2, r3
 8000820:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <balanceCounter+0x7c>)
 8000822:	601a      	str	r2, [r3, #0]
        green_counter_buffer = red_counter_buffer - amber_counter_buffer;
 8000824:	4b08      	ldr	r3, [pc, #32]	; (8000848 <balanceCounter+0x74>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <balanceCounter+0x7c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	4a09      	ldr	r2, [pc, #36]	; (8000854 <balanceCounter+0x80>)
 8000830:	6013      	str	r3, [r2, #0]
        if (green_counter_buffer <= 0) green_counter_buffer = 1;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <balanceCounter+0x80>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	2b00      	cmp	r3, #0
 8000838:	dc02      	bgt.n	8000840 <balanceCounter+0x6c>
 800083a:	4b06      	ldr	r3, [pc, #24]	; (8000854 <balanceCounter+0x80>)
 800083c:	2201      	movs	r2, #1
 800083e:	601a      	str	r2, [r3, #0]
    }
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	bc80      	pop	{r7}
 8000846:	4770      	bx	lr
 8000848:	20000128 	.word	0x20000128
 800084c:	66666667 	.word	0x66666667
 8000850:	2000012c 	.word	0x2000012c
 8000854:	20000130 	.word	0x20000130

08000858 <fsm_config_run>:


void fsm_config_run(void) {
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
	if (mode != CONFIG_MODE) {
 800085c:	4b9a      	ldr	r3, [pc, #616]	; (8000ac8 <fsm_config_run+0x270>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b20      	cmp	r3, #32
 8000862:	f040 812e 	bne.w	8000ac2 <fsm_config_run+0x26a>
		return;
	}

	// BUTTON_MODE: change mode to auto mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000866:	2000      	movs	r0, #0
 8000868:	f000 fb24 	bl	8000eb4 <is_button_pressed>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d00e      	beq.n	8000890 <fsm_config_run+0x38>
 8000872:	4b96      	ldr	r3, [pc, #600]	; (8000acc <fsm_config_run+0x274>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d10a      	bne.n	8000890 <fsm_config_run+0x38>
		is_mode_button_locked = 1;
 800087a:	4b94      	ldr	r3, [pc, #592]	; (8000acc <fsm_config_run+0x274>)
 800087c:	2201      	movs	r2, #1
 800087e:	601a      	str	r2, [r3, #0]

		balanceCounter();
 8000880:	f7ff ffa8 	bl	80007d4 <balanceCounter>
		initAuto(); // Prepare resources for auto mode
 8000884:	f7ff fe2e 	bl	80004e4 <initAuto>

		is_mode_button_locked = 1;
 8000888:	4b90      	ldr	r3, [pc, #576]	; (8000acc <fsm_config_run+0x274>)
 800088a:	2201      	movs	r2, #1
 800088c:	601a      	str	r2, [r3, #0]
		return;
 800088e:	e119      	b.n	8000ac4 <fsm_config_run+0x26c>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 8000890:	2000      	movs	r0, #0
 8000892:	f000 fb0f 	bl	8000eb4 <is_button_pressed>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d102      	bne.n	80008a2 <fsm_config_run+0x4a>
		is_mode_button_locked = 0;
 800089c:	4b8b      	ldr	r3, [pc, #556]	; (8000acc <fsm_config_run+0x274>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP: count up temp_counter
	if (is_button_pressed(BUTTON_NEXT_OR_UP) && is_up_button_locked == 0) {
 80008a2:	2001      	movs	r0, #1
 80008a4:	f000 fb06 	bl	8000eb4 <is_button_pressed>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d013      	beq.n	80008d6 <fsm_config_run+0x7e>
 80008ae:	4b88      	ldr	r3, [pc, #544]	; (8000ad0 <fsm_config_run+0x278>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d10f      	bne.n	80008d6 <fsm_config_run+0x7e>
		is_up_button_locked = 1;
 80008b6:	4b86      	ldr	r3, [pc, #536]	; (8000ad0 <fsm_config_run+0x278>)
 80008b8:	2201      	movs	r2, #1
 80008ba:	601a      	str	r2, [r3, #0]
		temp_counter += 1;
 80008bc:	4b85      	ldr	r3, [pc, #532]	; (8000ad4 <fsm_config_run+0x27c>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	3301      	adds	r3, #1
 80008c2:	4a84      	ldr	r2, [pc, #528]	; (8000ad4 <fsm_config_run+0x27c>)
 80008c4:	6013      	str	r3, [r2, #0]
		if (temp_counter > 99) temp_counter = 0;
 80008c6:	4b83      	ldr	r3, [pc, #524]	; (8000ad4 <fsm_config_run+0x27c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b63      	cmp	r3, #99	; 0x63
 80008cc:	dd0c      	ble.n	80008e8 <fsm_config_run+0x90>
 80008ce:	4b81      	ldr	r3, [pc, #516]	; (8000ad4 <fsm_config_run+0x27c>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	e008      	b.n	80008e8 <fsm_config_run+0x90>
	} else if (!is_button_pressed(BUTTON_NEXT_OR_UP)) {
 80008d6:	2001      	movs	r0, #1
 80008d8:	f000 faec 	bl	8000eb4 <is_button_pressed>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d102      	bne.n	80008e8 <fsm_config_run+0x90>
		is_up_button_locked = 0;
 80008e2:	4b7b      	ldr	r3, [pc, #492]	; (8000ad0 <fsm_config_run+0x278>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP (long press): auto count up temp_counter every 500ms
	if (is_button_pressed_1s(BUTTON_NEXT_OR_UP)) {
 80008e8:	2001      	movs	r0, #1
 80008ea:	f000 fafd 	bl	8000ee8 <is_button_pressed_1s>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d003      	beq.n	80008fc <fsm_config_run+0xa4>
		auto_up_flag = 1;
 80008f4:	4b78      	ldr	r3, [pc, #480]	; (8000ad8 <fsm_config_run+0x280>)
 80008f6:	2201      	movs	r2, #1
 80008f8:	601a      	str	r2, [r3, #0]
 80008fa:	e008      	b.n	800090e <fsm_config_run+0xb6>
	} else if (!is_button_pressed_1s(BUTTON_NEXT_OR_UP)) {
 80008fc:	2001      	movs	r0, #1
 80008fe:	f000 faf3 	bl	8000ee8 <is_button_pressed_1s>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d102      	bne.n	800090e <fsm_config_run+0xb6>
		auto_up_flag = 0;
 8000908:	4b73      	ldr	r3, [pc, #460]	; (8000ad8 <fsm_config_run+0x280>)
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_SET: set temp_counter to counter
	if (is_button_pressed(BUTTON_SET) && is_set_button_locked == 0) {
 800090e:	2002      	movs	r0, #2
 8000910:	f000 fad0 	bl	8000eb4 <is_button_pressed>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d038      	beq.n	800098c <fsm_config_run+0x134>
 800091a:	4b70      	ldr	r3, [pc, #448]	; (8000adc <fsm_config_run+0x284>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d134      	bne.n	800098c <fsm_config_run+0x134>
		is_set_button_locked = 1;
 8000922:	4b6e      	ldr	r3, [pc, #440]	; (8000adc <fsm_config_run+0x284>)
 8000924:	2201      	movs	r2, #1
 8000926:	601a      	str	r2, [r3, #0]

		if (status == CONFIG_RED) {
 8000928:	4b6d      	ldr	r3, [pc, #436]	; (8000ae0 <fsm_config_run+0x288>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	2b14      	cmp	r3, #20
 800092e:	d10b      	bne.n	8000948 <fsm_config_run+0xf0>
			red_counter_buffer = temp_counter;
 8000930:	4b68      	ldr	r3, [pc, #416]	; (8000ad4 <fsm_config_run+0x27c>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a6b      	ldr	r2, [pc, #428]	; (8000ae4 <fsm_config_run+0x28c>)
 8000936:	6013      	str	r3, [r2, #0]
			temp_counter = amber_counter_buffer;
 8000938:	4b6b      	ldr	r3, [pc, #428]	; (8000ae8 <fsm_config_run+0x290>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a65      	ldr	r2, [pc, #404]	; (8000ad4 <fsm_config_run+0x27c>)
 800093e:	6013      	str	r3, [r2, #0]
			status = CONFIG_AMBER;
 8000940:	4b67      	ldr	r3, [pc, #412]	; (8000ae0 <fsm_config_run+0x288>)
 8000942:	2215      	movs	r2, #21
 8000944:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 8000946:	e02b      	b.n	80009a0 <fsm_config_run+0x148>
		}
		else if (status == CONFIG_AMBER) {
 8000948:	4b65      	ldr	r3, [pc, #404]	; (8000ae0 <fsm_config_run+0x288>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b15      	cmp	r3, #21
 800094e:	d10b      	bne.n	8000968 <fsm_config_run+0x110>
			amber_counter_buffer = temp_counter;
 8000950:	4b60      	ldr	r3, [pc, #384]	; (8000ad4 <fsm_config_run+0x27c>)
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a64      	ldr	r2, [pc, #400]	; (8000ae8 <fsm_config_run+0x290>)
 8000956:	6013      	str	r3, [r2, #0]
			temp_counter = green_counter_buffer;
 8000958:	4b64      	ldr	r3, [pc, #400]	; (8000aec <fsm_config_run+0x294>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a5d      	ldr	r2, [pc, #372]	; (8000ad4 <fsm_config_run+0x27c>)
 800095e:	6013      	str	r3, [r2, #0]
			status = CONFIG_GREEN;
 8000960:	4b5f      	ldr	r3, [pc, #380]	; (8000ae0 <fsm_config_run+0x288>)
 8000962:	2216      	movs	r2, #22
 8000964:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 8000966:	e01b      	b.n	80009a0 <fsm_config_run+0x148>
		}
		else if (status == CONFIG_GREEN) {
 8000968:	4b5d      	ldr	r3, [pc, #372]	; (8000ae0 <fsm_config_run+0x288>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2b16      	cmp	r3, #22
 800096e:	d117      	bne.n	80009a0 <fsm_config_run+0x148>
			green_counter_buffer = temp_counter;
 8000970:	4b58      	ldr	r3, [pc, #352]	; (8000ad4 <fsm_config_run+0x27c>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a5d      	ldr	r2, [pc, #372]	; (8000aec <fsm_config_run+0x294>)
 8000976:	6013      	str	r3, [r2, #0]
			balanceCounter();
 8000978:	f7ff ff2c 	bl	80007d4 <balanceCounter>
			temp_counter = red_counter_buffer;
 800097c:	4b59      	ldr	r3, [pc, #356]	; (8000ae4 <fsm_config_run+0x28c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a54      	ldr	r2, [pc, #336]	; (8000ad4 <fsm_config_run+0x27c>)
 8000982:	6013      	str	r3, [r2, #0]
			status = CONFIG_RED;
 8000984:	4b56      	ldr	r3, [pc, #344]	; (8000ae0 <fsm_config_run+0x288>)
 8000986:	2214      	movs	r2, #20
 8000988:	601a      	str	r2, [r3, #0]
		if (status == CONFIG_RED) {
 800098a:	e009      	b.n	80009a0 <fsm_config_run+0x148>
		}
	} else if (!is_button_pressed(BUTTON_SET)) {
 800098c:	2002      	movs	r0, #2
 800098e:	f000 fa91 	bl	8000eb4 <is_button_pressed>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d104      	bne.n	80009a2 <fsm_config_run+0x14a>
		is_set_button_locked = 0;
 8000998:	4b50      	ldr	r3, [pc, #320]	; (8000adc <fsm_config_run+0x284>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e000      	b.n	80009a2 <fsm_config_run+0x14a>
		if (status == CONFIG_RED) {
 80009a0:	bf00      	nop
	}

	// BUTTON_RESET (just click): reset temp_counter to the lastest counter
	if (is_button_pressed(BUTTON_RESET) && is_reset_button_locked == 0) {
 80009a2:	2003      	movs	r0, #3
 80009a4:	f000 fa86 	bl	8000eb4 <is_button_pressed>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d021      	beq.n	80009f2 <fsm_config_run+0x19a>
 80009ae:	4b50      	ldr	r3, [pc, #320]	; (8000af0 <fsm_config_run+0x298>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d11d      	bne.n	80009f2 <fsm_config_run+0x19a>
		is_reset_button_locked = 1;
 80009b6:	4b4e      	ldr	r3, [pc, #312]	; (8000af0 <fsm_config_run+0x298>)
 80009b8:	2201      	movs	r2, #1
 80009ba:	601a      	str	r2, [r3, #0]

		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 80009bc:	4b48      	ldr	r3, [pc, #288]	; (8000ae0 <fsm_config_run+0x288>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b14      	cmp	r3, #20
 80009c2:	d104      	bne.n	80009ce <fsm_config_run+0x176>
 80009c4:	4b47      	ldr	r3, [pc, #284]	; (8000ae4 <fsm_config_run+0x28c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a42      	ldr	r2, [pc, #264]	; (8000ad4 <fsm_config_run+0x27c>)
 80009ca:	6013      	str	r3, [r2, #0]
 80009cc:	e01b      	b.n	8000a06 <fsm_config_run+0x1ae>
		else if (status == CONFIG_AMBER) temp_counter = amber_counter_buffer;
 80009ce:	4b44      	ldr	r3, [pc, #272]	; (8000ae0 <fsm_config_run+0x288>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b15      	cmp	r3, #21
 80009d4:	d104      	bne.n	80009e0 <fsm_config_run+0x188>
 80009d6:	4b44      	ldr	r3, [pc, #272]	; (8000ae8 <fsm_config_run+0x290>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a3e      	ldr	r2, [pc, #248]	; (8000ad4 <fsm_config_run+0x27c>)
 80009dc:	6013      	str	r3, [r2, #0]
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 80009de:	e012      	b.n	8000a06 <fsm_config_run+0x1ae>
		else if (status == CONFIG_GREEN) temp_counter = green_counter_buffer;
 80009e0:	4b3f      	ldr	r3, [pc, #252]	; (8000ae0 <fsm_config_run+0x288>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	2b16      	cmp	r3, #22
 80009e6:	d10e      	bne.n	8000a06 <fsm_config_run+0x1ae>
 80009e8:	4b40      	ldr	r3, [pc, #256]	; (8000aec <fsm_config_run+0x294>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4a39      	ldr	r2, [pc, #228]	; (8000ad4 <fsm_config_run+0x27c>)
 80009ee:	6013      	str	r3, [r2, #0]
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 80009f0:	e009      	b.n	8000a06 <fsm_config_run+0x1ae>
	} else if (!is_button_pressed(BUTTON_RESET)) {
 80009f2:	2003      	movs	r0, #3
 80009f4:	f000 fa5e 	bl	8000eb4 <is_button_pressed>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d104      	bne.n	8000a08 <fsm_config_run+0x1b0>
		is_reset_button_locked = 0;
 80009fe:	4b3c      	ldr	r3, [pc, #240]	; (8000af0 <fsm_config_run+0x298>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	e000      	b.n	8000a08 <fsm_config_run+0x1b0>
		if (status == CONFIG_RED) temp_counter = red_counter_buffer;
 8000a06:	bf00      	nop
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000a08:	2003      	movs	r0, #3
 8000a0a:	f000 fa6d 	bl	8000ee8 <is_button_pressed_1s>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d001      	beq.n	8000a18 <fsm_config_run+0x1c0>
		initConfig();
 8000a14:	f7ff feba 	bl	800078c <initConfig>
	}

	// Use a counter to increase the delay to 500ms
	if (blink_counter <= 0) {
 8000a18:	4b36      	ldr	r3, [pc, #216]	; (8000af4 <fsm_config_run+0x29c>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	dc4a      	bgt.n	8000ab6 <fsm_config_run+0x25e>
		blink_counter = BLINK_CYCLE;
 8000a20:	4b34      	ldr	r3, [pc, #208]	; (8000af4 <fsm_config_run+0x29c>)
 8000a22:	2205      	movs	r2, #5
 8000a24:	601a      	str	r2, [r3, #0]

		if (auto_up_flag == 1) {
 8000a26:	4b2c      	ldr	r3, [pc, #176]	; (8000ad8 <fsm_config_run+0x280>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	2b01      	cmp	r3, #1
 8000a2c:	d104      	bne.n	8000a38 <fsm_config_run+0x1e0>
			++temp_counter;
 8000a2e:	4b29      	ldr	r3, [pc, #164]	; (8000ad4 <fsm_config_run+0x27c>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	3301      	adds	r3, #1
 8000a34:	4a27      	ldr	r2, [pc, #156]	; (8000ad4 <fsm_config_run+0x27c>)
 8000a36:	6013      	str	r3, [r2, #0]
		}

		switch(status) {
 8000a38:	4b29      	ldr	r3, [pc, #164]	; (8000ae0 <fsm_config_run+0x288>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	2b16      	cmp	r3, #22
 8000a3e:	d022      	beq.n	8000a86 <fsm_config_run+0x22e>
 8000a40:	2b16      	cmp	r3, #22
 8000a42:	dc2e      	bgt.n	8000aa2 <fsm_config_run+0x24a>
 8000a44:	2b14      	cmp	r3, #20
 8000a46:	d002      	beq.n	8000a4e <fsm_config_run+0x1f6>
 8000a48:	2b15      	cmp	r3, #21
 8000a4a:	d00e      	beq.n	8000a6a <fsm_config_run+0x212>
 8000a4c:	e029      	b.n	8000aa2 <fsm_config_run+0x24a>
			case CONFIG_RED:
				set_7seg_buffer_0(1);
 8000a4e:	2001      	movs	r0, #1
 8000a50:	f7ff fc18 	bl	8000284 <set_7seg_buffer_0>
				blink_red_LEDs();
 8000a54:	f7ff fcbe 	bl	80003d4 <blink_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000a58:	2101      	movs	r1, #1
 8000a5a:	2001      	movs	r0, #1
 8000a5c:	f7ff fcfe 	bl	800045c <set_amber_LEDs>
				set_green_LEDs(OFF, OFF);
 8000a60:	2101      	movs	r1, #1
 8000a62:	2001      	movs	r0, #1
 8000a64:	f7ff fd14 	bl	8000490 <set_green_LEDs>
				break;
 8000a68:	e01f      	b.n	8000aaa <fsm_config_run+0x252>
			case CONFIG_AMBER:
				set_7seg_buffer_0(2);
 8000a6a:	2002      	movs	r0, #2
 8000a6c:	f7ff fc0a 	bl	8000284 <set_7seg_buffer_0>
				blink_amber_LEDs();
 8000a70:	f7ff fcbe 	bl	80003f0 <blink_amber_LEDs>
				set_red_LEDs(OFF, OFF);
 8000a74:	2101      	movs	r1, #1
 8000a76:	2001      	movs	r0, #1
 8000a78:	f7ff fcd6 	bl	8000428 <set_red_LEDs>
				set_green_LEDs(OFF, OFF);
 8000a7c:	2101      	movs	r1, #1
 8000a7e:	2001      	movs	r0, #1
 8000a80:	f7ff fd06 	bl	8000490 <set_green_LEDs>
				break;
 8000a84:	e011      	b.n	8000aaa <fsm_config_run+0x252>
			case CONFIG_GREEN:
				set_7seg_buffer_0(3);
 8000a86:	2003      	movs	r0, #3
 8000a88:	f7ff fbfc 	bl	8000284 <set_7seg_buffer_0>
				blink_green_LEDs();
 8000a8c:	f7ff fcbe 	bl	800040c <blink_green_LEDs>
				set_red_LEDs(OFF, OFF);
 8000a90:	2101      	movs	r1, #1
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fcc8 	bl	8000428 <set_red_LEDs>
				set_amber_LEDs(OFF, OFF);
 8000a98:	2101      	movs	r1, #1
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f7ff fcde 	bl	800045c <set_amber_LEDs>
				break;
 8000aa0:	e003      	b.n	8000aaa <fsm_config_run+0x252>
			default:
				status = CONFIG_RED;
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	; (8000ae0 <fsm_config_run+0x288>)
 8000aa4:	2214      	movs	r2, #20
 8000aa6:	601a      	str	r2, [r3, #0]
				break;
 8000aa8:	bf00      	nop
		}

		set_7seg_buffer_1(temp_counter);
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	; (8000ad4 <fsm_config_run+0x27c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fc0c 	bl	80002cc <set_7seg_buffer_1>
 8000ab4:	e006      	b.n	8000ac4 <fsm_config_run+0x26c>
	} else {
		blink_counter--;
 8000ab6:	4b0f      	ldr	r3, [pc, #60]	; (8000af4 <fsm_config_run+0x29c>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	3b01      	subs	r3, #1
 8000abc:	4a0d      	ldr	r2, [pc, #52]	; (8000af4 <fsm_config_run+0x29c>)
 8000abe:	6013      	str	r3, [r2, #0]
 8000ac0:	e000      	b.n	8000ac4 <fsm_config_run+0x26c>
		return;
 8000ac2:	bf00      	nop
	}

//	update_7seg_multiplex();
}
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000124 	.word	0x20000124
 8000acc:	20000180 	.word	0x20000180
 8000ad0:	20000184 	.word	0x20000184
 8000ad4:	2000016c 	.word	0x2000016c
 8000ad8:	20000170 	.word	0x20000170
 8000adc:	20000188 	.word	0x20000188
 8000ae0:	2000017c 	.word	0x2000017c
 8000ae4:	20000128 	.word	0x20000128
 8000ae8:	2000012c 	.word	0x2000012c
 8000aec:	20000130 	.word	0x20000130
 8000af0:	2000018c 	.word	0x2000018c
 8000af4:	20000174 	.word	0x20000174

08000af8 <initMan>:
#include "scheduler.h"

static int counter;
#define COUNTER_CYCLE 10 //1000ms

void initMan(void) {
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
	clear_all_LEDs();
 8000afc:	f7ff fce2 	bl	80004c4 <clear_all_LEDs>
	clear_all_7seg_en();
 8000b00:	f7ff fb24 	bl	800014c <clear_all_7seg_en>

	mode = MAN_MODE;
 8000b04:	4b06      	ldr	r3, [pc, #24]	; (8000b20 <initMan+0x28>)
 8000b06:	221f      	movs	r2, #31
 8000b08:	601a      	str	r2, [r3, #0]
	status = MAN_DIR0_GREEN;
 8000b0a:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <initMan+0x2c>)
 8000b0c:	220a      	movs	r2, #10
 8000b0e:	601a      	str	r2, [r3, #0]
	set_7seg_buffer_0(99);
 8000b10:	2063      	movs	r0, #99	; 0x63
 8000b12:	f7ff fbb7 	bl	8000284 <set_7seg_buffer_0>
	set_7seg_buffer_1(99);
 8000b16:	2063      	movs	r0, #99	; 0x63
 8000b18:	f7ff fbd8 	bl	80002cc <set_7seg_buffer_1>
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	20000124 	.word	0x20000124
 8000b24:	2000017c 	.word	0x2000017c

08000b28 <fsm_manual_run>:

void fsm_manual_run(void) {
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
	if (mode != MAN_MODE) return;
 8000b2c:	4b83      	ldr	r3, [pc, #524]	; (8000d3c <fsm_manual_run+0x214>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b1f      	cmp	r3, #31
 8000b32:	f040 8101 	bne.w	8000d38 <fsm_manual_run+0x210>

	// BUTTON_MODE: change mode to config mode
	if (is_button_pressed(BUTTON_MODE) && is_mode_button_locked == 0) {
 8000b36:	2000      	movs	r0, #0
 8000b38:	f000 f9bc 	bl	8000eb4 <is_button_pressed>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d009      	beq.n	8000b56 <fsm_manual_run+0x2e>
 8000b42:	4b7f      	ldr	r3, [pc, #508]	; (8000d40 <fsm_manual_run+0x218>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d105      	bne.n	8000b56 <fsm_manual_run+0x2e>
		is_mode_button_locked = 1;
 8000b4a:	4b7d      	ldr	r3, [pc, #500]	; (8000d40 <fsm_manual_run+0x218>)
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	601a      	str	r2, [r3, #0]

		initConfig(); // Prepare resources for config mode
 8000b50:	f7ff fe1c 	bl	800078c <initConfig>
		return;
 8000b54:	e0f1      	b.n	8000d3a <fsm_manual_run+0x212>
	} else if (!is_button_pressed(BUTTON_MODE)) {
 8000b56:	2000      	movs	r0, #0
 8000b58:	f000 f9ac 	bl	8000eb4 <is_button_pressed>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d102      	bne.n	8000b68 <fsm_manual_run+0x40>
		is_mode_button_locked = 0;
 8000b62:	4b77      	ldr	r3, [pc, #476]	; (8000d40 <fsm_manual_run+0x218>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
	}

	// BUTTON_NEXT_OR_UP: decide which direction to free
	if (is_button_pressed(BUTTON_NEXT_OR_UP) && is_up_button_locked == 0) {
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 f9a3 	bl	8000eb4 <is_button_pressed>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d02c      	beq.n	8000bce <fsm_manual_run+0xa6>
 8000b74:	4b73      	ldr	r3, [pc, #460]	; (8000d44 <fsm_manual_run+0x21c>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d128      	bne.n	8000bce <fsm_manual_run+0xa6>
		is_up_button_locked = 1;
 8000b7c:	4b71      	ldr	r3, [pc, #452]	; (8000d44 <fsm_manual_run+0x21c>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	601a      	str	r2, [r3, #0]

		if (status == MAN_DIR1_GREEN) {
 8000b82:	4b71      	ldr	r3, [pc, #452]	; (8000d48 <fsm_manual_run+0x220>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	2b0c      	cmp	r3, #12
 8000b88:	d10e      	bne.n	8000ba8 <fsm_manual_run+0x80>
			clear_all_7seg_en();
 8000b8a:	f7ff fadf 	bl	800014c <clear_all_7seg_en>
			counter = amber_counter_buffer * COUNTER_CYCLE;
 8000b8e:	4b6f      	ldr	r3, [pc, #444]	; (8000d4c <fsm_manual_run+0x224>)
 8000b90:	681a      	ldr	r2, [r3, #0]
 8000b92:	4613      	mov	r3, r2
 8000b94:	009b      	lsls	r3, r3, #2
 8000b96:	4413      	add	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	461a      	mov	r2, r3
 8000b9c:	4b6c      	ldr	r3, [pc, #432]	; (8000d50 <fsm_manual_run+0x228>)
 8000b9e:	601a      	str	r2, [r3, #0]
			status = MAN_DIR1_AMBER;
 8000ba0:	4b69      	ldr	r3, [pc, #420]	; (8000d48 <fsm_manual_run+0x220>)
 8000ba2:	220d      	movs	r2, #13
 8000ba4:	601a      	str	r2, [r3, #0]
		if (status == MAN_DIR1_GREEN) {
 8000ba6:	e01c      	b.n	8000be2 <fsm_manual_run+0xba>
		}

		else if (status == MAN_DIR0_GREEN) {
 8000ba8:	4b67      	ldr	r3, [pc, #412]	; (8000d48 <fsm_manual_run+0x220>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b0a      	cmp	r3, #10
 8000bae:	d118      	bne.n	8000be2 <fsm_manual_run+0xba>
			clear_all_7seg_en();
 8000bb0:	f7ff facc 	bl	800014c <clear_all_7seg_en>
			counter = amber_counter_buffer * COUNTER_CYCLE;
 8000bb4:	4b65      	ldr	r3, [pc, #404]	; (8000d4c <fsm_manual_run+0x224>)
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	4413      	add	r3, r2
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	461a      	mov	r2, r3
 8000bc2:	4b63      	ldr	r3, [pc, #396]	; (8000d50 <fsm_manual_run+0x228>)
 8000bc4:	601a      	str	r2, [r3, #0]
			status = MAN_DIR0_AMBER;
 8000bc6:	4b60      	ldr	r3, [pc, #384]	; (8000d48 <fsm_manual_run+0x220>)
 8000bc8:	220b      	movs	r2, #11
 8000bca:	601a      	str	r2, [r3, #0]
		if (status == MAN_DIR1_GREEN) {
 8000bcc:	e009      	b.n	8000be2 <fsm_manual_run+0xba>
		}
	} else if (!is_button_pressed(BUTTON_NEXT_OR_UP)) {
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f000 f970 	bl	8000eb4 <is_button_pressed>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	2b00      	cmp	r3, #0
 8000bd8:	d104      	bne.n	8000be4 <fsm_manual_run+0xbc>
		is_up_button_locked = 0;
 8000bda:	4b5a      	ldr	r3, [pc, #360]	; (8000d44 <fsm_manual_run+0x21c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	e000      	b.n	8000be4 <fsm_manual_run+0xbc>
		if (status == MAN_DIR1_GREEN) {
 8000be2:	bf00      	nop
	}

	// AMBER count-down before switching to RED
	if (status == MAN_DIR1_AMBER) {
 8000be4:	4b58      	ldr	r3, [pc, #352]	; (8000d48 <fsm_manual_run+0x220>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b0d      	cmp	r3, #13
 8000bea:	d128      	bne.n	8000c3e <fsm_manual_run+0x116>
		if (counter <= 0) {
 8000bec:	4b58      	ldr	r3, [pc, #352]	; (8000d50 <fsm_manual_run+0x228>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	dc09      	bgt.n	8000c08 <fsm_manual_run+0xe0>
			status = MAN_DIR0_GREEN;
 8000bf4:	4b54      	ldr	r3, [pc, #336]	; (8000d48 <fsm_manual_run+0x220>)
 8000bf6:	220a      	movs	r2, #10
 8000bf8:	601a      	str	r2, [r3, #0]
			set_7seg_buffer_0(99);
 8000bfa:	2063      	movs	r0, #99	; 0x63
 8000bfc:	f7ff fb42 	bl	8000284 <set_7seg_buffer_0>
			set_7seg_buffer_1(99);
 8000c00:	2063      	movs	r0, #99	; 0x63
 8000c02:	f7ff fb63 	bl	80002cc <set_7seg_buffer_1>
 8000c06:	e01a      	b.n	8000c3e <fsm_manual_run+0x116>
		} else {
			--counter;
 8000c08:	4b51      	ldr	r3, [pc, #324]	; (8000d50 <fsm_manual_run+0x228>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	3b01      	subs	r3, #1
 8000c0e:	4a50      	ldr	r2, [pc, #320]	; (8000d50 <fsm_manual_run+0x228>)
 8000c10:	6013      	str	r3, [r2, #0]
			set_7seg_buffer_0(counter / 10);
 8000c12:	4b4f      	ldr	r3, [pc, #316]	; (8000d50 <fsm_manual_run+0x228>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	4a4f      	ldr	r2, [pc, #316]	; (8000d54 <fsm_manual_run+0x22c>)
 8000c18:	fb82 1203 	smull	r1, r2, r2, r3
 8000c1c:	1092      	asrs	r2, r2, #2
 8000c1e:	17db      	asrs	r3, r3, #31
 8000c20:	1ad3      	subs	r3, r2, r3
 8000c22:	4618      	mov	r0, r3
 8000c24:	f7ff fb2e 	bl	8000284 <set_7seg_buffer_0>
			set_7seg_buffer_1(counter / 10);
 8000c28:	4b49      	ldr	r3, [pc, #292]	; (8000d50 <fsm_manual_run+0x228>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a49      	ldr	r2, [pc, #292]	; (8000d54 <fsm_manual_run+0x22c>)
 8000c2e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c32:	1092      	asrs	r2, r2, #2
 8000c34:	17db      	asrs	r3, r3, #31
 8000c36:	1ad3      	subs	r3, r2, r3
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f7ff fb47 	bl	80002cc <set_7seg_buffer_1>
		}
	}

	if (status == MAN_DIR0_AMBER) {
 8000c3e:	4b42      	ldr	r3, [pc, #264]	; (8000d48 <fsm_manual_run+0x220>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	2b0b      	cmp	r3, #11
 8000c44:	d128      	bne.n	8000c98 <fsm_manual_run+0x170>
		if (counter <= 0) {
 8000c46:	4b42      	ldr	r3, [pc, #264]	; (8000d50 <fsm_manual_run+0x228>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	dc09      	bgt.n	8000c62 <fsm_manual_run+0x13a>
			status = MAN_DIR1_GREEN;
 8000c4e:	4b3e      	ldr	r3, [pc, #248]	; (8000d48 <fsm_manual_run+0x220>)
 8000c50:	220c      	movs	r2, #12
 8000c52:	601a      	str	r2, [r3, #0]
			set_7seg_buffer_0(99);
 8000c54:	2063      	movs	r0, #99	; 0x63
 8000c56:	f7ff fb15 	bl	8000284 <set_7seg_buffer_0>
			set_7seg_buffer_1(99);
 8000c5a:	2063      	movs	r0, #99	; 0x63
 8000c5c:	f7ff fb36 	bl	80002cc <set_7seg_buffer_1>
 8000c60:	e01a      	b.n	8000c98 <fsm_manual_run+0x170>
		} else {
			--counter;
 8000c62:	4b3b      	ldr	r3, [pc, #236]	; (8000d50 <fsm_manual_run+0x228>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	3b01      	subs	r3, #1
 8000c68:	4a39      	ldr	r2, [pc, #228]	; (8000d50 <fsm_manual_run+0x228>)
 8000c6a:	6013      	str	r3, [r2, #0]
			set_7seg_buffer_0(counter / 10);
 8000c6c:	4b38      	ldr	r3, [pc, #224]	; (8000d50 <fsm_manual_run+0x228>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a38      	ldr	r2, [pc, #224]	; (8000d54 <fsm_manual_run+0x22c>)
 8000c72:	fb82 1203 	smull	r1, r2, r2, r3
 8000c76:	1092      	asrs	r2, r2, #2
 8000c78:	17db      	asrs	r3, r3, #31
 8000c7a:	1ad3      	subs	r3, r2, r3
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fb01 	bl	8000284 <set_7seg_buffer_0>
			set_7seg_buffer_1(counter / 10);
 8000c82:	4b33      	ldr	r3, [pc, #204]	; (8000d50 <fsm_manual_run+0x228>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a33      	ldr	r2, [pc, #204]	; (8000d54 <fsm_manual_run+0x22c>)
 8000c88:	fb82 1203 	smull	r1, r2, r2, r3
 8000c8c:	1092      	asrs	r2, r2, #2
 8000c8e:	17db      	asrs	r3, r3, #31
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff fb1a 	bl	80002cc <set_7seg_buffer_1>
		}
	}

	// BUTTON_RESET (long press): reset state
	if (is_button_pressed_1s(BUTTON_RESET)) {
 8000c98:	2003      	movs	r0, #3
 8000c9a:	f000 f925 	bl	8000ee8 <is_button_pressed_1s>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <fsm_manual_run+0x180>
		initMan();
 8000ca4:	f7ff ff28 	bl	8000af8 <initMan>
	}

	// Display
	switch(status) {
 8000ca8:	4b27      	ldr	r3, [pc, #156]	; (8000d48 <fsm_manual_run+0x220>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	3b0a      	subs	r3, #10
 8000cae:	2b03      	cmp	r3, #3
 8000cb0:	d83e      	bhi.n	8000d30 <fsm_manual_run+0x208>
 8000cb2:	a201      	add	r2, pc, #4	; (adr r2, 8000cb8 <fsm_manual_run+0x190>)
 8000cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cb8:	08000ce3 	.word	0x08000ce3
 8000cbc:	08000cc9 	.word	0x08000cc9
 8000cc0:	08000d17 	.word	0x08000d17
 8000cc4:	08000cfd 	.word	0x08000cfd
		case MAN_DIR0_AMBER: // RED - AMBER
			set_red_LEDs(ON, OFF);
 8000cc8:	2101      	movs	r1, #1
 8000cca:	2000      	movs	r0, #0
 8000ccc:	f7ff fbac 	bl	8000428 <set_red_LEDs>
			set_amber_LEDs(OFF, ON);
 8000cd0:	2100      	movs	r1, #0
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	f7ff fbc2 	bl	800045c <set_amber_LEDs>
			set_green_LEDs(OFF, OFF);
 8000cd8:	2101      	movs	r1, #1
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f7ff fbd8 	bl	8000490 <set_green_LEDs>
			break;
 8000ce0:	e02b      	b.n	8000d3a <fsm_manual_run+0x212>
		case MAN_DIR0_GREEN: // RED - GREEN
			set_red_LEDs(ON, OFF);
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	2000      	movs	r0, #0
 8000ce6:	f7ff fb9f 	bl	8000428 <set_red_LEDs>
			set_amber_LEDs(OFF, OFF);
 8000cea:	2101      	movs	r1, #1
 8000cec:	2001      	movs	r0, #1
 8000cee:	f7ff fbb5 	bl	800045c <set_amber_LEDs>
			set_green_LEDs(OFF, ON);
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	2001      	movs	r0, #1
 8000cf6:	f7ff fbcb 	bl	8000490 <set_green_LEDs>
			break;
 8000cfa:	e01e      	b.n	8000d3a <fsm_manual_run+0x212>
		case MAN_DIR1_AMBER: // AMBER - RED
			set_red_LEDs(OFF, ON);
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	2001      	movs	r0, #1
 8000d00:	f7ff fb92 	bl	8000428 <set_red_LEDs>
			set_amber_LEDs(ON, OFF);
 8000d04:	2101      	movs	r1, #1
 8000d06:	2000      	movs	r0, #0
 8000d08:	f7ff fba8 	bl	800045c <set_amber_LEDs>
			set_green_LEDs(OFF, OFF);
 8000d0c:	2101      	movs	r1, #1
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f7ff fbbe 	bl	8000490 <set_green_LEDs>
			break;
 8000d14:	e011      	b.n	8000d3a <fsm_manual_run+0x212>
		case MAN_DIR1_GREEN: // GREEN - RED
			set_red_LEDs(OFF, ON);
 8000d16:	2100      	movs	r1, #0
 8000d18:	2001      	movs	r0, #1
 8000d1a:	f7ff fb85 	bl	8000428 <set_red_LEDs>
			set_amber_LEDs(OFF, OFF);
 8000d1e:	2101      	movs	r1, #1
 8000d20:	2001      	movs	r0, #1
 8000d22:	f7ff fb9b 	bl	800045c <set_amber_LEDs>
			set_green_LEDs(ON, OFF);
 8000d26:	2101      	movs	r1, #1
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f7ff fbb1 	bl	8000490 <set_green_LEDs>
			break;
 8000d2e:	e004      	b.n	8000d3a <fsm_manual_run+0x212>
		default:
			status = MAN_DIR0_GREEN;
 8000d30:	4b05      	ldr	r3, [pc, #20]	; (8000d48 <fsm_manual_run+0x220>)
 8000d32:	220a      	movs	r2, #10
 8000d34:	601a      	str	r2, [r3, #0]
			break;
 8000d36:	e000      	b.n	8000d3a <fsm_manual_run+0x212>
	if (mode != MAN_MODE) return;
 8000d38:	bf00      	nop
	}
}
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000124 	.word	0x20000124
 8000d40:	20000180 	.word	0x20000180
 8000d44:	20000184 	.word	0x20000184
 8000d48:	2000017c 	.word	0x2000017c
 8000d4c:	2000012c 	.word	0x2000012c
 8000d50:	20000178 	.word	0x20000178
 8000d54:	66666667 	.word	0x66666667

08000d58 <button_reading>:
static GPIO_PinState debounceButtonBuffer2[N0_OF_BUTTONS];

static uint8_t flagForButtonPress1s[N0_OF_BUTTONS];
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];

void button_reading(void) {
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
	for (int button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000d5e:	2300      	movs	r3, #0
 8000d60:	607b      	str	r3, [r7, #4]
 8000d62:	e090      	b.n	8000e86 <button_reading+0x12e>

		debounceButtonBuffer2[button_id] = debounceButtonBuffer1[button_id];
 8000d64:	4a4c      	ldr	r2, [pc, #304]	; (8000e98 <button_reading+0x140>)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	7819      	ldrb	r1, [r3, #0]
 8000d6c:	4a4b      	ldr	r2, [pc, #300]	; (8000e9c <button_reading+0x144>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	460a      	mov	r2, r1
 8000d74:	701a      	strb	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	2b03      	cmp	r3, #3
 8000d7a:	d83c      	bhi.n	8000df6 <button_reading+0x9e>
 8000d7c:	a201      	add	r2, pc, #4	; (adr r2, 8000d84 <button_reading+0x2c>)
 8000d7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d82:	bf00      	nop
 8000d84:	08000d95 	.word	0x08000d95
 8000d88:	08000dad 	.word	0x08000dad
 8000d8c:	08000dc5 	.word	0x08000dc5
 8000d90:	08000ddd 	.word	0x08000ddd

		switch (button_id) {
			case 0: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin); break;
 8000d94:	2101      	movs	r1, #1
 8000d96:	4842      	ldr	r0, [pc, #264]	; (8000ea0 <button_reading+0x148>)
 8000d98:	f000 ff56 	bl	8001c48 <HAL_GPIO_ReadPin>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4a3d      	ldr	r2, [pc, #244]	; (8000e98 <button_reading+0x140>)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	460a      	mov	r2, r1
 8000da8:	701a      	strb	r2, [r3, #0]
 8000daa:	e025      	b.n	8000df8 <button_reading+0xa0>
			case 1: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin); break;
 8000dac:	2102      	movs	r1, #2
 8000dae:	483c      	ldr	r0, [pc, #240]	; (8000ea0 <button_reading+0x148>)
 8000db0:	f000 ff4a 	bl	8001c48 <HAL_GPIO_ReadPin>
 8000db4:	4603      	mov	r3, r0
 8000db6:	4619      	mov	r1, r3
 8000db8:	4a37      	ldr	r2, [pc, #220]	; (8000e98 <button_reading+0x140>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4413      	add	r3, r2
 8000dbe:	460a      	mov	r2, r1
 8000dc0:	701a      	strb	r2, [r3, #0]
 8000dc2:	e019      	b.n	8000df8 <button_reading+0xa0>
			case 2: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin); break;
 8000dc4:	2104      	movs	r1, #4
 8000dc6:	4836      	ldr	r0, [pc, #216]	; (8000ea0 <button_reading+0x148>)
 8000dc8:	f000 ff3e 	bl	8001c48 <HAL_GPIO_ReadPin>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4a31      	ldr	r2, [pc, #196]	; (8000e98 <button_reading+0x140>)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	460a      	mov	r2, r1
 8000dd8:	701a      	strb	r2, [r3, #0]
 8000dda:	e00d      	b.n	8000df8 <button_reading+0xa0>
			case 3: debounceButtonBuffer1[button_id] = HAL_GPIO_ReadPin(BUTTON_4_GPIO_Port, BUTTON_4_Pin); break;
 8000ddc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000de0:	4830      	ldr	r0, [pc, #192]	; (8000ea4 <button_reading+0x14c>)
 8000de2:	f000 ff31 	bl	8001c48 <HAL_GPIO_ReadPin>
 8000de6:	4603      	mov	r3, r0
 8000de8:	4619      	mov	r1, r3
 8000dea:	4a2b      	ldr	r2, [pc, #172]	; (8000e98 <button_reading+0x140>)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	460a      	mov	r2, r1
 8000df2:	701a      	strb	r2, [r3, #0]
 8000df4:	e000      	b.n	8000df8 <button_reading+0xa0>
			default:
				break;
 8000df6:	bf00      	nop
		}

		if (debounceButtonBuffer1[button_id] == debounceButtonBuffer2[button_id]) {
 8000df8:	4a27      	ldr	r2, [pc, #156]	; (8000e98 <button_reading+0x140>)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	781a      	ldrb	r2, [r3, #0]
 8000e00:	4926      	ldr	r1, [pc, #152]	; (8000e9c <button_reading+0x144>)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	440b      	add	r3, r1
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d139      	bne.n	8000e80 <button_reading+0x128>

			buttonBuffer[button_id] = debounceButtonBuffer1[button_id];
 8000e0c:	4a22      	ldr	r2, [pc, #136]	; (8000e98 <button_reading+0x140>)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	4413      	add	r3, r2
 8000e12:	7819      	ldrb	r1, [r3, #0]
 8000e14:	4a24      	ldr	r2, [pc, #144]	; (8000ea8 <button_reading+0x150>)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	4413      	add	r3, r2
 8000e1a:	460a      	mov	r2, r1
 8000e1c:	701a      	strb	r2, [r3, #0]

			if (buttonBuffer[button_id] == BUTTON_IS_PRESSED) {
 8000e1e:	4a22      	ldr	r2, [pc, #136]	; (8000ea8 <button_reading+0x150>)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	4413      	add	r3, r2
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d120      	bne.n	8000e6c <button_reading+0x114>
				if (flagForButtonPress1s[button_id] == 0) {
 8000e2a:	4a20      	ldr	r2, [pc, #128]	; (8000eac <button_reading+0x154>)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	4413      	add	r3, r2
 8000e30:	781b      	ldrb	r3, [r3, #0]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d109      	bne.n	8000e4a <button_reading+0xf2>
					--counterForButtonPress1s[button_id];
 8000e36:	4a1e      	ldr	r2, [pc, #120]	; (8000eb0 <button_reading+0x158>)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	b299      	uxth	r1, r3
 8000e42:	4a1b      	ldr	r2, [pc, #108]	; (8000eb0 <button_reading+0x158>)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				}
				if (counterForButtonPress1s[button_id] <= 0) {
 8000e4a:	4a19      	ldr	r2, [pc, #100]	; (8000eb0 <button_reading+0x158>)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d114      	bne.n	8000e80 <button_reading+0x128>
					flagForButtonPress1s[button_id] = 1;
 8000e56:	4a15      	ldr	r2, [pc, #84]	; (8000eac <button_reading+0x154>)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	701a      	strb	r2, [r3, #0]
					counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000e60:	4a13      	ldr	r2, [pc, #76]	; (8000eb0 <button_reading+0x158>)
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2164      	movs	r1, #100	; 0x64
 8000e66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000e6a:	e009      	b.n	8000e80 <button_reading+0x128>
				}
			} else { // Reset
				counterForButtonPress1s[button_id] = DURATION_FOR_AUTO_INCREASE;
 8000e6c:	4a10      	ldr	r2, [pc, #64]	; (8000eb0 <button_reading+0x158>)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2164      	movs	r1, #100	; 0x64
 8000e72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				flagForButtonPress1s[button_id] = 0;
 8000e76:	4a0d      	ldr	r2, [pc, #52]	; (8000eac <button_reading+0x154>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	701a      	strb	r2, [r3, #0]
	for (int button_id = 0; button_id < N0_OF_BUTTONS; ++button_id) {
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3301      	adds	r3, #1
 8000e84:	607b      	str	r3, [r7, #4]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b03      	cmp	r3, #3
 8000e8a:	f77f af6b 	ble.w	8000d64 <button_reading+0xc>
			}
		}
	}
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	200001a4 	.word	0x200001a4
 8000e9c:	200001a8 	.word	0x200001a8
 8000ea0:	40010c00 	.word	0x40010c00
 8000ea4:	40010800 	.word	0x40010800
 8000ea8:	200001a0 	.word	0x200001a0
 8000eac:	200001ac 	.word	0x200001ac
 8000eb0:	200001b0 	.word	0x200001b0

08000eb4 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	d901      	bls.n	8000ec8 <is_button_pressed+0x14>
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	e007      	b.n	8000ed8 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	4a06      	ldr	r2, [pc, #24]	; (8000ee4 <is_button_pressed+0x30>)
 8000ecc:	5cd3      	ldrb	r3, [r2, r3]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	bf0c      	ite	eq
 8000ed2:	2301      	moveq	r3, #1
 8000ed4:	2300      	movne	r3, #0
 8000ed6:	b2db      	uxtb	r3, r3
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	370c      	adds	r7, #12
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bc80      	pop	{r7}
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop
 8000ee4:	200001a0 	.word	0x200001a0

08000ee8 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000ef2:	79fb      	ldrb	r3, [r7, #7]
 8000ef4:	2b03      	cmp	r3, #3
 8000ef6:	d901      	bls.n	8000efc <is_button_pressed_1s+0x14>
 8000ef8:	2300      	movs	r3, #0
 8000efa:	e007      	b.n	8000f0c <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000efc:	79fb      	ldrb	r3, [r7, #7]
 8000efe:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <is_button_pressed_1s+0x30>)
 8000f00:	5cd3      	ldrb	r3, [r2, r3]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	bf0c      	ite	eq
 8000f06:	2301      	moveq	r3, #1
 8000f08:	2300      	movne	r3, #0
 8000f0a:	b2db      	uxtb	r3, r3
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bc80      	pop	{r7}
 8000f14:	4770      	bx	lr
 8000f16:	bf00      	nop
 8000f18:	200001ac 	.word	0x200001ac

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f20:	f000 fba8 	bl	8001674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f24:	f000 f83c 	bl	8000fa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f28:	f000 f8c2 	bl	80010b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000f2c:	f000 f874 	bl	8001018 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f30:	4814      	ldr	r0, [pc, #80]	; (8000f84 <main+0x68>)
 8000f32:	f001 fafd 	bl	8002530 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000f36:	f000 f991 	bl	800125c <SCH_Init>

  // Add task: 3 FSM
  SCH_Add_Task(fsm_automatic_run, 100, 100);
 8000f3a:	2264      	movs	r2, #100	; 0x64
 8000f3c:	2164      	movs	r1, #100	; 0x64
 8000f3e:	4812      	ldr	r0, [pc, #72]	; (8000f88 <main+0x6c>)
 8000f40:	f000 f9e6 	bl	8001310 <SCH_Add_Task>
  SCH_Add_Task(fsm_manual_run, 100, 100);
 8000f44:	2264      	movs	r2, #100	; 0x64
 8000f46:	2164      	movs	r1, #100	; 0x64
 8000f48:	4810      	ldr	r0, [pc, #64]	; (8000f8c <main+0x70>)
 8000f4a:	f000 f9e1 	bl	8001310 <SCH_Add_Task>
  SCH_Add_Task(fsm_config_run, 100, 100);
 8000f4e:	2264      	movs	r2, #100	; 0x64
 8000f50:	2164      	movs	r1, #100	; 0x64
 8000f52:	480f      	ldr	r0, [pc, #60]	; (8000f90 <main+0x74>)
 8000f54:	f000 f9dc 	bl	8001310 <SCH_Add_Task>

  // Add task: other helper functions
  SCH_Add_Task(update_7seg_multiplex, 0, 125);
 8000f58:	227d      	movs	r2, #125	; 0x7d
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	480d      	ldr	r0, [pc, #52]	; (8000f94 <main+0x78>)
 8000f5e:	f000 f9d7 	bl	8001310 <SCH_Add_Task>
  SCH_Add_Task(blink_debug_led, 1000, 1000);
 8000f62:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000f66:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f6a:	480b      	ldr	r0, [pc, #44]	; (8000f98 <main+0x7c>)
 8000f6c:	f000 f9d0 	bl	8001310 <SCH_Add_Task>
  SCH_Add_Task(button_reading, 0, 10);
 8000f70:	220a      	movs	r2, #10
 8000f72:	2100      	movs	r1, #0
 8000f74:	4809      	ldr	r0, [pc, #36]	; (8000f9c <main+0x80>)
 8000f76:	f000 f9cb 	bl	8001310 <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000f7a:	f000 fa81 	bl	8001480 <SCH_Dispatch_Tasks>
	  __WFI(); //Wait for interrupt
 8000f7e:	bf30      	wfi
	  SCH_Dispatch_Tasks();
 8000f80:	e7fb      	b.n	8000f7a <main+0x5e>
 8000f82:	bf00      	nop
 8000f84:	200001c0 	.word	0x200001c0
 8000f88:	08000539 	.word	0x08000539
 8000f8c:	08000b29 	.word	0x08000b29
 8000f90:	08000859 	.word	0x08000859
 8000f94:	08000315 	.word	0x08000315
 8000f98:	080003c1 	.word	0x080003c1
 8000f9c:	08000d59 	.word	0x08000d59

08000fa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b090      	sub	sp, #64	; 0x40
 8000fa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa6:	f107 0318 	add.w	r3, r7, #24
 8000faa:	2228      	movs	r2, #40	; 0x28
 8000fac:	2100      	movs	r1, #0
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f001 fe6e 	bl	8002c90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
 8000fc0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fca:	2310      	movs	r3, #16
 8000fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd2:	f107 0318 	add.w	r3, r7, #24
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 fe7e 	bl	8001cd8 <HAL_RCC_OscConfig>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000fe2:	f000 f8df 	bl	80011a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe6:	230f      	movs	r3, #15
 8000fe8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fea:	2300      	movs	r3, #0
 8000fec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ffa:	1d3b      	adds	r3, r7, #4
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f001 f8ea 	bl	80021d8 <HAL_RCC_ClockConfig>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800100a:	f000 f8cb 	bl	80011a4 <Error_Handler>
  }
}
 800100e:	bf00      	nop
 8001010:	3740      	adds	r7, #64	; 0x40
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800101e:	f107 0308 	add.w	r3, r7, #8
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
 8001028:	609a      	str	r2, [r3, #8]
 800102a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800102c:	463b      	mov	r3, r7
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001034:	4b1d      	ldr	r3, [pc, #116]	; (80010ac <MX_TIM2_Init+0x94>)
 8001036:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800103a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800103c:	4b1b      	ldr	r3, [pc, #108]	; (80010ac <MX_TIM2_Init+0x94>)
 800103e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001042:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001044:	4b19      	ldr	r3, [pc, #100]	; (80010ac <MX_TIM2_Init+0x94>)
 8001046:	2200      	movs	r2, #0
 8001048:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800104a:	4b18      	ldr	r3, [pc, #96]	; (80010ac <MX_TIM2_Init+0x94>)
 800104c:	2209      	movs	r2, #9
 800104e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001050:	4b16      	ldr	r3, [pc, #88]	; (80010ac <MX_TIM2_Init+0x94>)
 8001052:	2200      	movs	r2, #0
 8001054:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001056:	4b15      	ldr	r3, [pc, #84]	; (80010ac <MX_TIM2_Init+0x94>)
 8001058:	2200      	movs	r2, #0
 800105a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800105c:	4813      	ldr	r0, [pc, #76]	; (80010ac <MX_TIM2_Init+0x94>)
 800105e:	f001 fa17 	bl	8002490 <HAL_TIM_Base_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001068:	f000 f89c 	bl	80011a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800106c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001070:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001072:	f107 0308 	add.w	r3, r7, #8
 8001076:	4619      	mov	r1, r3
 8001078:	480c      	ldr	r0, [pc, #48]	; (80010ac <MX_TIM2_Init+0x94>)
 800107a:	f001 fb95 	bl	80027a8 <HAL_TIM_ConfigClockSource>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001084:	f000 f88e 	bl	80011a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001088:	2300      	movs	r3, #0
 800108a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800108c:	2300      	movs	r3, #0
 800108e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001090:	463b      	mov	r3, r7
 8001092:	4619      	mov	r1, r3
 8001094:	4805      	ldr	r0, [pc, #20]	; (80010ac <MX_TIM2_Init+0x94>)
 8001096:	f001 fd6d 	bl	8002b74 <HAL_TIMEx_MasterConfigSynchronization>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010a0:	f000 f880 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80010a4:	bf00      	nop
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	200001c0 	.word	0x200001c0

080010b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b6:	f107 0308 	add.w	r3, r7, #8
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]
 80010c0:	609a      	str	r2, [r3, #8]
 80010c2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c4:	4b2f      	ldr	r3, [pc, #188]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	4a2e      	ldr	r2, [pc, #184]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	6193      	str	r3, [r2, #24]
 80010d0:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010dc:	4b29      	ldr	r3, [pc, #164]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	4a28      	ldr	r2, [pc, #160]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010e2:	f043 0308 	orr.w	r3, r3, #8
 80010e6:	6193      	str	r3, [r2, #24]
 80010e8:	4b26      	ldr	r3, [pc, #152]	; (8001184 <MX_GPIO_Init+0xd4>)
 80010ea:	699b      	ldr	r3, [r3, #24]
 80010ec:	f003 0308 	and.w	r3, r3, #8
 80010f0:	603b      	str	r3, [r7, #0]
 80010f2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 80010f4:	2200      	movs	r2, #0
 80010f6:	f643 71ff 	movw	r1, #16383	; 0x3fff
 80010fa:	4823      	ldr	r0, [pc, #140]	; (8001188 <MX_GPIO_Init+0xd8>)
 80010fc:	f000 fdbb 	bl	8001c76 <HAL_GPIO_WritePin>
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 8001100:	2200      	movs	r2, #0
 8001102:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 8001106:	4821      	ldr	r0, [pc, #132]	; (800118c <MX_GPIO_Init+0xdc>)
 8001108:	f000 fdb5 	bl	8001c76 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin LED_RED_0_Pin LED_AMBER_0_Pin LED_GREEN_0_Pin
                           LED_RED_1_Pin LED_AMBER_1_Pin LED_GREEN_1_Pin SEG_A_0_Pin
                           SEG_B_0_Pin SEG_C_0_Pin SEG_D_0_Pin SEG_E_0_Pin
                           SEG_F_0_Pin SEG_G_0_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|LED_RED_0_Pin|LED_AMBER_0_Pin|LED_GREEN_0_Pin
 800110c:	f643 73ff 	movw	r3, #16383	; 0x3fff
 8001110:	60bb      	str	r3, [r7, #8]
                          |LED_RED_1_Pin|LED_AMBER_1_Pin|LED_GREEN_1_Pin|SEG_A_0_Pin
                          |SEG_B_0_Pin|SEG_C_0_Pin|SEG_D_0_Pin|SEG_E_0_Pin
                          |SEG_F_0_Pin|SEG_G_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001112:	2301      	movs	r3, #1
 8001114:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2302      	movs	r3, #2
 800111c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4619      	mov	r1, r3
 8001124:	4818      	ldr	r0, [pc, #96]	; (8001188 <MX_GPIO_Init+0xd8>)
 8001126:	f000 fc15 	bl	8001954 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 800112a:	2307      	movs	r3, #7
 800112c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112e:	2300      	movs	r3, #0
 8001130:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001132:	2301      	movs	r3, #1
 8001134:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001136:	f107 0308 	add.w	r3, r7, #8
 800113a:	4619      	mov	r1, r3
 800113c:	4813      	ldr	r0, [pc, #76]	; (800118c <MX_GPIO_Init+0xdc>)
 800113e:	f000 fc09 	bl	8001954 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG_B_1_Pin SEG_C_1_Pin SEG_D_1_Pin SEG_E_1_Pin
                           SEG_F_1_Pin SEG_G_1_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin SEG_A_1_Pin */
  GPIO_InitStruct.Pin = SEG_B_1_Pin|SEG_C_1_Pin|SEG_D_1_Pin|SEG_E_1_Pin
 8001142:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 8001146:	60bb      	str	r3, [r7, #8]
                          |SEG_F_1_Pin|SEG_G_1_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin|SEG_A_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001148:	2301      	movs	r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001150:	2302      	movs	r3, #2
 8001152:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001154:	f107 0308 	add.w	r3, r7, #8
 8001158:	4619      	mov	r1, r3
 800115a:	480c      	ldr	r0, [pc, #48]	; (800118c <MX_GPIO_Init+0xdc>)
 800115c:	f000 fbfa 	bl	8001954 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_4_Pin */
  GPIO_InitStruct.Pin = BUTTON_4_Pin;
 8001160:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001164:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800116a:	2301      	movs	r3, #1
 800116c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(BUTTON_4_GPIO_Port, &GPIO_InitStruct);
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4619      	mov	r1, r3
 8001174:	4804      	ldr	r0, [pc, #16]	; (8001188 <MX_GPIO_Init+0xd8>)
 8001176:	f000 fbed 	bl	8001954 <HAL_GPIO_Init>

}
 800117a:	bf00      	nop
 800117c:	3718      	adds	r7, #24
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	40021000 	.word	0x40021000
 8001188:	40010800 	.word	0x40010800
 800118c:	40010c00 	.word	0x40010c00

08001190 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 4 */
void initState(void) {

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001198:	f000 f950 	bl	800143c <SCH_Update>
//	SCH_Dispatch_Tasks();
}
 800119c:	bf00      	nop
 800119e:	3708      	adds	r7, #8
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a8:	b672      	cpsid	i
}
 80011aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011ac:	e7fe      	b.n	80011ac <Error_Handler+0x8>
	...

080011b0 <getFreeNode>:
sTasks SCH_tasks_node_pool[SCH_MAX_TASKS];
sTasks *SCH_tasks_list_head = NULL;


// Get a free node in pool
static sTasks* getFreeNode(void) {
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	607b      	str	r3, [r7, #4]
 80011ba:	e015      	b.n	80011e8 <getFreeNode+0x38>
		if (SCH_tasks_node_pool[i].TaskID == 0) {
 80011bc:	490f      	ldr	r1, [pc, #60]	; (80011fc <getFreeNode+0x4c>)
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	4613      	mov	r3, r2
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	4413      	add	r3, r2
 80011c6:	00db      	lsls	r3, r3, #3
 80011c8:	440b      	add	r3, r1
 80011ca:	3310      	adds	r3, #16
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d107      	bne.n	80011e2 <getFreeNode+0x32>
			return &SCH_tasks_node_pool[i];
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	00db      	lsls	r3, r3, #3
 80011dc:	4a07      	ldr	r2, [pc, #28]	; (80011fc <getFreeNode+0x4c>)
 80011de:	4413      	add	r3, r2
 80011e0:	e006      	b.n	80011f0 <getFreeNode+0x40>
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	3301      	adds	r3, #1
 80011e6:	607b      	str	r3, [r7, #4]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2b13      	cmp	r3, #19
 80011ec:	dde6      	ble.n	80011bc <getFreeNode+0xc>
		}
	}
	return NULL; // Run out of memory
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bc80      	pop	{r7}
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop
 80011fc:	20000208 	.word	0x20000208

08001200 <releaseNode>:

// Put node into pool
static void releaseNode(sTasks* node) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	if (node != NULL) {
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d008      	beq.n	8001220 <releaseNode+0x20>
		node->TaskID = NO_TASK_ID;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	2200      	movs	r2, #0
 8001212:	611a      	str	r2, [r3, #16]
		node->pTask = 0;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	601a      	str	r2, [r3, #0]
		node->pNext = NULL;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	615a      	str	r2, [r3, #20]
	}
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
	...

0800122c <getNewTaskID>:

// Get new taskID
static uint32_t newTaskID = 0;
static uint32_t getNewTaskID(void) {
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
	newTaskID++;
 8001230:	4b09      	ldr	r3, [pc, #36]	; (8001258 <getNewTaskID+0x2c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	3301      	adds	r3, #1
 8001236:	4a08      	ldr	r2, [pc, #32]	; (8001258 <getNewTaskID+0x2c>)
 8001238:	6013      	str	r3, [r2, #0]
	if (newTaskID == NO_TASK_ID) {
 800123a:	4b07      	ldr	r3, [pc, #28]	; (8001258 <getNewTaskID+0x2c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d104      	bne.n	800124c <getNewTaskID+0x20>
		newTaskID++; //Skip NO_TASK_ID value
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <getNewTaskID+0x2c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	3301      	adds	r3, #1
 8001248:	4a03      	ldr	r2, [pc, #12]	; (8001258 <getNewTaskID+0x2c>)
 800124a:	6013      	str	r3, [r2, #0]
	}
	return newTaskID;
 800124c:	4b02      	ldr	r3, [pc, #8]	; (8001258 <getNewTaskID+0x2c>)
 800124e:	681b      	ldr	r3, [r3, #0]
}
 8001250:	4618      	mov	r0, r3
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	200001bc 	.word	0x200001bc

0800125c <SCH_Init>:

void SCH_Init(void) {
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
	SCH_tasks_list_head = NULL;
 8001262:	4b28      	ldr	r3, [pc, #160]	; (8001304 <SCH_Init+0xa8>)
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
	newTaskID = 0;
 8001268:	4b27      	ldr	r3, [pc, #156]	; (8001308 <SCH_Init+0xac>)
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 800126e:	2300      	movs	r3, #0
 8001270:	607b      	str	r3, [r7, #4]
 8001272:	e03d      	b.n	80012f0 <SCH_Init+0x94>
		SCH_tasks_node_pool[i].TaskID = 0;
 8001274:	4925      	ldr	r1, [pc, #148]	; (800130c <SCH_Init+0xb0>)
 8001276:	687a      	ldr	r2, [r7, #4]
 8001278:	4613      	mov	r3, r2
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	4413      	add	r3, r2
 800127e:	00db      	lsls	r3, r3, #3
 8001280:	440b      	add	r3, r1
 8001282:	3310      	adds	r3, #16
 8001284:	2200      	movs	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].pTask = 0;
 8001288:	4920      	ldr	r1, [pc, #128]	; (800130c <SCH_Init+0xb0>)
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	4613      	mov	r3, r2
 800128e:	005b      	lsls	r3, r3, #1
 8001290:	4413      	add	r3, r2
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	440b      	add	r3, r1
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].Delay = 0;
 800129a:	491c      	ldr	r1, [pc, #112]	; (800130c <SCH_Init+0xb0>)
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	4613      	mov	r3, r2
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	4413      	add	r3, r2
 80012a4:	00db      	lsls	r3, r3, #3
 80012a6:	440b      	add	r3, r1
 80012a8:	3304      	adds	r3, #4
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].Period = 0;
 80012ae:	4917      	ldr	r1, [pc, #92]	; (800130c <SCH_Init+0xb0>)
 80012b0:	687a      	ldr	r2, [r7, #4]
 80012b2:	4613      	mov	r3, r2
 80012b4:	005b      	lsls	r3, r3, #1
 80012b6:	4413      	add	r3, r2
 80012b8:	00db      	lsls	r3, r3, #3
 80012ba:	440b      	add	r3, r1
 80012bc:	3308      	adds	r3, #8
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
		SCH_tasks_node_pool[i].RunMe = 0;
 80012c2:	4912      	ldr	r1, [pc, #72]	; (800130c <SCH_Init+0xb0>)
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	4613      	mov	r3, r2
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	4413      	add	r3, r2
 80012cc:	00db      	lsls	r3, r3, #3
 80012ce:	440b      	add	r3, r1
 80012d0:	330c      	adds	r3, #12
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
		SCH_tasks_node_pool[i].pNext = NULL;
 80012d6:	490d      	ldr	r1, [pc, #52]	; (800130c <SCH_Init+0xb0>)
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	4613      	mov	r3, r2
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	4413      	add	r3, r2
 80012e0:	00db      	lsls	r3, r3, #3
 80012e2:	440b      	add	r3, r1
 80012e4:	3314      	adds	r3, #20
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < SCH_MAX_TASKS; ++i) {
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3301      	adds	r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b13      	cmp	r3, #19
 80012f4:	ddbe      	ble.n	8001274 <SCH_Init+0x18>
	}
}
 80012f6:	bf00      	nop
 80012f8:	bf00      	nop
 80012fa:	370c      	adds	r7, #12
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	200001b8 	.word	0x200001b8
 8001308:	200001bc 	.word	0x200001bc
 800130c:	20000208 	.word	0x20000208

08001310 <SCH_Add_Task>:

uint32_t SCH_Add_Task(void (*pFunc)(), uint32_t DELAY, uint32_t PERIOD) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	60f8      	str	r0, [r7, #12]
 8001318:	60b9      	str	r1, [r7, #8]
 800131a:	607a      	str	r2, [r7, #4]
	uint32_t _DELAY = DELAY / TIMER_CYCLE;
 800131c:	68bb      	ldr	r3, [r7, #8]
 800131e:	4a45      	ldr	r2, [pc, #276]	; (8001434 <SCH_Add_Task+0x124>)
 8001320:	fba2 2303 	umull	r2, r3, r2, r3
 8001324:	08db      	lsrs	r3, r3, #3
 8001326:	61bb      	str	r3, [r7, #24]
	uint32_t _PERIOD = PERIOD / TIMER_CYCLE;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a42      	ldr	r2, [pc, #264]	; (8001434 <SCH_Add_Task+0x124>)
 800132c:	fba2 2303 	umull	r2, r3, r2, r3
 8001330:	08db      	lsrs	r3, r3, #3
 8001332:	617b      	str	r3, [r7, #20]

	sTasks *newTask = getFreeNode();
 8001334:	f7ff ff3c 	bl	80011b0 <getFreeNode>
 8001338:	6138      	str	r0, [r7, #16]
	if (newTask == NULL) return NO_TASK_ID;
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d101      	bne.n	8001344 <SCH_Add_Task+0x34>
 8001340:	2300      	movs	r3, #0
 8001342:	e072      	b.n	800142a <SCH_Add_Task+0x11a>

	newTask->pTask = pFunc;
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	68fa      	ldr	r2, [r7, #12]
 8001348:	601a      	str	r2, [r3, #0]
	newTask->Delay = _DELAY;
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	605a      	str	r2, [r3, #4]
	newTask->Period = _PERIOD;
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	697a      	ldr	r2, [r7, #20]
 8001354:	609a      	str	r2, [r3, #8]
	newTask->RunMe = 0;
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	2200      	movs	r2, #0
 800135a:	731a      	strb	r2, [r3, #12]
	newTask->TaskID = getNewTaskID();
 800135c:	f7ff ff66 	bl	800122c <getNewTaskID>
 8001360:	4602      	mov	r2, r0
 8001362:	693b      	ldr	r3, [r7, #16]
 8001364:	611a      	str	r2, [r3, #16]
	newTask->pNext = NULL;
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	2200      	movs	r2, #0
 800136a:	615a      	str	r2, [r3, #20]

	if (SCH_tasks_list_head == NULL) {
 800136c:	4b32      	ldr	r3, [pc, #200]	; (8001438 <SCH_Add_Task+0x128>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d105      	bne.n	8001380 <SCH_Add_Task+0x70>
		SCH_tasks_list_head = newTask;
 8001374:	4a30      	ldr	r2, [pc, #192]	; (8001438 <SCH_Add_Task+0x128>)
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	6013      	str	r3, [r2, #0]
		return newTask->TaskID;
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	e054      	b.n	800142a <SCH_Add_Task+0x11a>
	}

	if (_DELAY < SCH_tasks_list_head->Delay) {
 8001380:	4b2d      	ldr	r3, [pc, #180]	; (8001438 <SCH_Add_Task+0x128>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	429a      	cmp	r2, r3
 800138a:	d20f      	bcs.n	80013ac <SCH_Add_Task+0x9c>
		SCH_tasks_list_head->Delay -= _DELAY;
 800138c:	4b2a      	ldr	r3, [pc, #168]	; (8001438 <SCH_Add_Task+0x128>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6859      	ldr	r1, [r3, #4]
 8001392:	4b29      	ldr	r3, [pc, #164]	; (8001438 <SCH_Add_Task+0x128>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	69ba      	ldr	r2, [r7, #24]
 8001398:	1a8a      	subs	r2, r1, r2
 800139a:	605a      	str	r2, [r3, #4]
		newTask->pNext = SCH_tasks_list_head;
 800139c:	4b26      	ldr	r3, [pc, #152]	; (8001438 <SCH_Add_Task+0x128>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	615a      	str	r2, [r3, #20]
		SCH_tasks_list_head = newTask;
 80013a4:	4a24      	ldr	r2, [pc, #144]	; (8001438 <SCH_Add_Task+0x128>)
 80013a6:	693b      	ldr	r3, [r7, #16]
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	e035      	b.n	8001418 <SCH_Add_Task+0x108>
	} else {
		sTasks *curr = SCH_tasks_list_head;
 80013ac:	4b22      	ldr	r3, [pc, #136]	; (8001438 <SCH_Add_Task+0x128>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	627b      	str	r3, [r7, #36]	; 0x24
		sTasks *prev = NULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	623b      	str	r3, [r7, #32]
		uint32_t sumDelay = 0;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]

		while (curr != NULL) {
 80013ba:	e010      	b.n	80013de <SCH_Add_Task+0xce>
			if (sumDelay + curr->Delay > _DELAY) {
 80013bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013be:	685a      	ldr	r2, [r3, #4]
 80013c0:	69fb      	ldr	r3, [r7, #28]
 80013c2:	4413      	add	r3, r2
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	d30d      	bcc.n	80013e6 <SCH_Add_Task+0xd6>
				// Found the index to insert curr
				break;
			}
			sumDelay += curr->Delay;
 80013ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	69fa      	ldr	r2, [r7, #28]
 80013d0:	4413      	add	r3, r2
 80013d2:	61fb      	str	r3, [r7, #28]
			prev = curr;
 80013d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d6:	623b      	str	r3, [r7, #32]
			curr = curr->pNext;
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	695b      	ldr	r3, [r3, #20]
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
		while (curr != NULL) {
 80013de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1eb      	bne.n	80013bc <SCH_Add_Task+0xac>
 80013e4:	e000      	b.n	80013e8 <SCH_Add_Task+0xd8>
				break;
 80013e6:	bf00      	nop
		}

		newTask->Delay = _DELAY - sumDelay;
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	1ad2      	subs	r2, r2, r3
 80013ee:	693b      	ldr	r3, [r7, #16]
 80013f0:	605a      	str	r2, [r3, #4]

		if (curr != NULL) {
 80013f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d006      	beq.n	8001406 <SCH_Add_Task+0xf6>
			curr->Delay -= newTask->Delay;
 80013f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	1ad2      	subs	r2, r2, r3
 8001402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001404:	605a      	str	r2, [r3, #4]
		}

		newTask->pNext = curr;
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800140a:	615a      	str	r2, [r3, #20]
		if (prev != NULL) {
 800140c:	6a3b      	ldr	r3, [r7, #32]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d002      	beq.n	8001418 <SCH_Add_Task+0x108>
			prev->pNext = newTask;
 8001412:	6a3b      	ldr	r3, [r7, #32]
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	615a      	str	r2, [r3, #20]
		}
	}

	if (newTask->Delay == 0) {
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d102      	bne.n	8001426 <SCH_Add_Task+0x116>
		newTask->RunMe = 1;
 8001420:	693b      	ldr	r3, [r7, #16]
 8001422:	2201      	movs	r2, #1
 8001424:	731a      	strb	r2, [r3, #12]
	}

	return newTask->TaskID;
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	691b      	ldr	r3, [r3, #16]
}
 800142a:	4618      	mov	r0, r3
 800142c:	3728      	adds	r7, #40	; 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	cccccccd 	.word	0xcccccccd
 8001438:	200001b8 	.word	0x200001b8

0800143c <SCH_Update>:

void SCH_Update(void) {
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
	sTasks *head = SCH_tasks_list_head;
 8001442:	4b0e      	ldr	r3, [pc, #56]	; (800147c <SCH_Update+0x40>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	607b      	str	r3, [r7, #4]
	if (head == NULL) return;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d010      	beq.n	8001470 <SCH_Update+0x34>

	if (head->Delay > 0) {
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d00d      	beq.n	8001472 <SCH_Update+0x36>
		head->Delay--;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	1e5a      	subs	r2, r3, #1
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	605a      	str	r2, [r3, #4]
		if (head->Delay == 0) head->RunMe = 1;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d104      	bne.n	8001472 <SCH_Update+0x36>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2201      	movs	r2, #1
 800146c:	731a      	strb	r2, [r3, #12]
 800146e:	e000      	b.n	8001472 <SCH_Update+0x36>
	if (head == NULL) return;
 8001470:	bf00      	nop
	}
}
 8001472:	370c      	adds	r7, #12
 8001474:	46bd      	mov	sp, r7
 8001476:	bc80      	pop	{r7}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	200001b8 	.word	0x200001b8

08001480 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
	if (SCH_tasks_list_head == NULL || SCH_tasks_list_head->RunMe == 0) return;
 8001486:	4b20      	ldr	r3, [pc, #128]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d038      	beq.n	8001500 <SCH_Dispatch_Tasks+0x80>
 800148e:	4b1e      	ldr	r3, [pc, #120]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	7b1b      	ldrb	r3, [r3, #12]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d033      	beq.n	8001500 <SCH_Dispatch_Tasks+0x80>

	sTasks *pTaskToRun = SCH_tasks_list_head;
 8001498:	4b1b      	ldr	r3, [pc, #108]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	607b      	str	r3, [r7, #4]

	SCH_tasks_list_head = SCH_tasks_list_head->pNext;
 800149e:	4b1a      	ldr	r3, [pc, #104]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	695b      	ldr	r3, [r3, #20]
 80014a4:	4a18      	ldr	r2, [pc, #96]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 80014a6:	6013      	str	r3, [r2, #0]
	if (SCH_tasks_list_head != NULL && SCH_tasks_list_head->Delay == 0) {
 80014a8:	4b17      	ldr	r3, [pc, #92]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d008      	beq.n	80014c2 <SCH_Dispatch_Tasks+0x42>
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d103      	bne.n	80014c2 <SCH_Dispatch_Tasks+0x42>
		SCH_tasks_list_head->RunMe = 1;
 80014ba:	4b13      	ldr	r3, [pc, #76]	; (8001508 <SCH_Dispatch_Tasks+0x88>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2201      	movs	r2, #1
 80014c0:	731a      	strb	r2, [r3, #12]
	}

	void (*pFunc)(void) = pTaskToRun->pTask;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	603b      	str	r3, [r7, #0]

	(*pFunc)();
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	4798      	blx	r3

	if (pTaskToRun->Period != 0) { // Check for one-time task
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d011      	beq.n	80014f8 <SCH_Dispatch_Tasks+0x78>
		SCH_Add_Task(pTaskToRun->pTask, pTaskToRun->Period * TIMER_CYCLE, pTaskToRun->Period * TIMER_CYCLE);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6818      	ldr	r0, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689a      	ldr	r2, [r3, #8]
 80014dc:	4613      	mov	r3, r2
 80014de:	009b      	lsls	r3, r3, #2
 80014e0:	4413      	add	r3, r2
 80014e2:	005b      	lsls	r3, r3, #1
 80014e4:	4619      	mov	r1, r3
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	689a      	ldr	r2, [r3, #8]
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	461a      	mov	r2, r3
 80014f4:	f7ff ff0c 	bl	8001310 <SCH_Add_Task>
	}

	releaseNode(pTaskToRun);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f7ff fe81 	bl	8001200 <releaseNode>
 80014fe:	e000      	b.n	8001502 <SCH_Dispatch_Tasks+0x82>
	if (SCH_tasks_list_head == NULL || SCH_tasks_list_head->RunMe == 0) return;
 8001500:	bf00      	nop
}
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200001b8 	.word	0x200001b8

0800150c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800150c:	b480      	push	{r7}
 800150e:	b085      	sub	sp, #20
 8001510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001512:	4b15      	ldr	r3, [pc, #84]	; (8001568 <HAL_MspInit+0x5c>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	4a14      	ldr	r2, [pc, #80]	; (8001568 <HAL_MspInit+0x5c>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6193      	str	r3, [r2, #24]
 800151e:	4b12      	ldr	r3, [pc, #72]	; (8001568 <HAL_MspInit+0x5c>)
 8001520:	699b      	ldr	r3, [r3, #24]
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60bb      	str	r3, [r7, #8]
 8001528:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800152a:	4b0f      	ldr	r3, [pc, #60]	; (8001568 <HAL_MspInit+0x5c>)
 800152c:	69db      	ldr	r3, [r3, #28]
 800152e:	4a0e      	ldr	r2, [pc, #56]	; (8001568 <HAL_MspInit+0x5c>)
 8001530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001534:	61d3      	str	r3, [r2, #28]
 8001536:	4b0c      	ldr	r3, [pc, #48]	; (8001568 <HAL_MspInit+0x5c>)
 8001538:	69db      	ldr	r3, [r3, #28]
 800153a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001542:	4b0a      	ldr	r3, [pc, #40]	; (800156c <HAL_MspInit+0x60>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	60fb      	str	r3, [r7, #12]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	4a04      	ldr	r2, [pc, #16]	; (800156c <HAL_MspInit+0x60>)
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155e:	bf00      	nop
 8001560:	3714      	adds	r7, #20
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr
 8001568:	40021000 	.word	0x40021000
 800156c:	40010000 	.word	0x40010000

08001570 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001580:	d113      	bne.n	80015aa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001582:	4b0c      	ldr	r3, [pc, #48]	; (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001584:	69db      	ldr	r3, [r3, #28]
 8001586:	4a0b      	ldr	r2, [pc, #44]	; (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	61d3      	str	r3, [r2, #28]
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <HAL_TIM_Base_MspInit+0x44>)
 8001590:	69db      	ldr	r3, [r3, #28]
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	2100      	movs	r1, #0
 800159e:	201c      	movs	r0, #28
 80015a0:	f000 f9a1 	bl	80018e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015a4:	201c      	movs	r0, #28
 80015a6:	f000 f9ba 	bl	800191e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015aa:	bf00      	nop
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40021000 	.word	0x40021000

080015b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015bc:	e7fe      	b.n	80015bc <NMI_Handler+0x4>

080015be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015be:	b480      	push	{r7}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c2:	e7fe      	b.n	80015c2 <HardFault_Handler+0x4>

080015c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015c8:	e7fe      	b.n	80015c8 <MemManage_Handler+0x4>

080015ca <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ca:	b480      	push	{r7}
 80015cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ce:	e7fe      	b.n	80015ce <BusFault_Handler+0x4>

080015d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015d4:	e7fe      	b.n	80015d4 <UsageFault_Handler+0x4>

080015d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015d6:	b480      	push	{r7}
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015da:	bf00      	nop
 80015dc:	46bd      	mov	sp, r7
 80015de:	bc80      	pop	{r7}
 80015e0:	4770      	bx	lr

080015e2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015e2:	b480      	push	{r7}
 80015e4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015e6:	bf00      	nop
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr

080015ee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015ee:	b480      	push	{r7}
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bc80      	pop	{r7}
 80015f8:	4770      	bx	lr

080015fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015fa:	b580      	push	{r7, lr}
 80015fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015fe:	f000 f87f 	bl	8001700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	bd80      	pop	{r7, pc}
	...

08001608 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800160c:	4802      	ldr	r0, [pc, #8]	; (8001618 <TIM2_IRQHandler+0x10>)
 800160e:	f000 ffdb 	bl	80025c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200001c0 	.word	0x200001c0

0800161c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800161c:	b480      	push	{r7}
 800161e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001620:	bf00      	nop
 8001622:	46bd      	mov	sp, r7
 8001624:	bc80      	pop	{r7}
 8001626:	4770      	bx	lr

08001628 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001628:	f7ff fff8 	bl	800161c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800162c:	480b      	ldr	r0, [pc, #44]	; (800165c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800162e:	490c      	ldr	r1, [pc, #48]	; (8001660 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001630:	4a0c      	ldr	r2, [pc, #48]	; (8001664 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001634:	e002      	b.n	800163c <LoopCopyDataInit>

08001636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163a:	3304      	adds	r3, #4

0800163c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800163c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001640:	d3f9      	bcc.n	8001636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001644:	4c09      	ldr	r4, [pc, #36]	; (800166c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001648:	e001      	b.n	800164e <LoopFillZerobss>

0800164a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800164c:	3204      	adds	r2, #4

0800164e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001650:	d3fb      	bcc.n	800164a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001652:	f001 faf9 	bl	8002c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001656:	f7ff fc61 	bl	8000f1c <main>
  bx lr
 800165a:	4770      	bx	lr
  ldr r0, =_sdata
 800165c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001660:	20000140 	.word	0x20000140
  ldr r2, =_sidata
 8001664:	08002ce4 	.word	0x08002ce4
  ldr r2, =_sbss
 8001668:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 800166c:	200003ec 	.word	0x200003ec

08001670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001670:	e7fe      	b.n	8001670 <ADC1_2_IRQHandler>
	...

08001674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <HAL_Init+0x28>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a07      	ldr	r2, [pc, #28]	; (800169c <HAL_Init+0x28>)
 800167e:	f043 0310 	orr.w	r3, r3, #16
 8001682:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001684:	2003      	movs	r0, #3
 8001686:	f000 f923 	bl	80018d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168a:	200f      	movs	r0, #15
 800168c:	f000 f808 	bl	80016a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001690:	f7ff ff3c 	bl	800150c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40022000 	.word	0x40022000

080016a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_InitTick+0x54>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x58>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f93b 	bl	800193a <HAL_SYSTICK_Config>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00e      	b.n	80016ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b0f      	cmp	r3, #15
 80016d2:	d80a      	bhi.n	80016ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d4:	2200      	movs	r2, #0
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f000 f903 	bl	80018e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <HAL_InitTick+0x5c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000134 	.word	0x20000134
 80016f8:	2000013c 	.word	0x2000013c
 80016fc:	20000138 	.word	0x20000138

08001700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001704:	4b05      	ldr	r3, [pc, #20]	; (800171c <HAL_IncTick+0x1c>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <HAL_IncTick+0x20>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	4a03      	ldr	r2, [pc, #12]	; (8001720 <HAL_IncTick+0x20>)
 8001712:	6013      	str	r3, [r2, #0]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	2000013c 	.word	0x2000013c
 8001720:	200003e8 	.word	0x200003e8

08001724 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return uwTick;
 8001728:	4b02      	ldr	r3, [pc, #8]	; (8001734 <HAL_GetTick+0x10>)
 800172a:	681b      	ldr	r3, [r3, #0]
}
 800172c:	4618      	mov	r0, r3
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	200003e8 	.word	0x200003e8

08001738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001754:	4013      	ands	r3, r2
 8001756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176a:	4a04      	ldr	r2, [pc, #16]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	60d3      	str	r3, [r2, #12]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <__NVIC_GetPriorityGrouping+0x18>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	0a1b      	lsrs	r3, r3, #8
 800178a:	f003 0307 	and.w	r3, r3, #7
}
 800178e:	4618      	mov	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	db0b      	blt.n	80017c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	f003 021f 	and.w	r2, r3, #31
 80017b4:	4906      	ldr	r1, [pc, #24]	; (80017d0 <__NVIC_EnableIRQ+0x34>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	2001      	movs	r0, #1
 80017be:	fa00 f202 	lsl.w	r2, r0, r2
 80017c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	e000e100 	.word	0xe000e100

080017d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db0a      	blt.n	80017fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	490c      	ldr	r1, [pc, #48]	; (8001820 <__NVIC_SetPriority+0x4c>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017fc:	e00a      	b.n	8001814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4908      	ldr	r1, [pc, #32]	; (8001824 <__NVIC_SetPriority+0x50>)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	3b04      	subs	r3, #4
 800180c:	0112      	lsls	r2, r2, #4
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	440b      	add	r3, r1
 8001812:	761a      	strb	r2, [r3, #24]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f1c3 0307 	rsb	r3, r3, #7
 8001842:	2b04      	cmp	r3, #4
 8001844:	bf28      	it	cs
 8001846:	2304      	movcs	r3, #4
 8001848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3304      	adds	r3, #4
 800184e:	2b06      	cmp	r3, #6
 8001850:	d902      	bls.n	8001858 <NVIC_EncodePriority+0x30>
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3b03      	subs	r3, #3
 8001856:	e000      	b.n	800185a <NVIC_EncodePriority+0x32>
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	f04f 32ff 	mov.w	r2, #4294967295
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43da      	mvns	r2, r3
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	401a      	ands	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001870:	f04f 31ff 	mov.w	r1, #4294967295
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	43d9      	mvns	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	4313      	orrs	r3, r2
         );
}
 8001882:	4618      	mov	r0, r3
 8001884:	3724      	adds	r7, #36	; 0x24
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr

0800188c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3b01      	subs	r3, #1
 8001898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800189c:	d301      	bcc.n	80018a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189e:	2301      	movs	r3, #1
 80018a0:	e00f      	b.n	80018c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a2:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <SysTick_Config+0x40>)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018aa:	210f      	movs	r1, #15
 80018ac:	f04f 30ff 	mov.w	r0, #4294967295
 80018b0:	f7ff ff90 	bl	80017d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <SysTick_Config+0x40>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ba:	4b04      	ldr	r3, [pc, #16]	; (80018cc <SysTick_Config+0x40>)
 80018bc:	2207      	movs	r2, #7
 80018be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	e000e010 	.word	0xe000e010

080018d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ff2d 	bl	8001738 <__NVIC_SetPriorityGrouping>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b086      	sub	sp, #24
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	4603      	mov	r3, r0
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
 80018f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f8:	f7ff ff42 	bl	8001780 <__NVIC_GetPriorityGrouping>
 80018fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	68b9      	ldr	r1, [r7, #8]
 8001902:	6978      	ldr	r0, [r7, #20]
 8001904:	f7ff ff90 	bl	8001828 <NVIC_EncodePriority>
 8001908:	4602      	mov	r2, r0
 800190a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190e:	4611      	mov	r1, r2
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff5f 	bl	80017d4 <__NVIC_SetPriority>
}
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	4603      	mov	r3, r0
 8001926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff35 	bl	800179c <__NVIC_EnableIRQ>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff ffa2 	bl	800188c <SysTick_Config>
 8001948:	4603      	mov	r3, r0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001954:	b480      	push	{r7}
 8001956:	b08b      	sub	sp, #44	; 0x2c
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800195e:	2300      	movs	r3, #0
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001966:	e148      	b.n	8001bfa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001968:	2201      	movs	r2, #1
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	429a      	cmp	r2, r3
 8001982:	f040 8137 	bne.w	8001bf4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4aa3      	ldr	r2, [pc, #652]	; (8001c18 <HAL_GPIO_Init+0x2c4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d05e      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 8001990:	4aa1      	ldr	r2, [pc, #644]	; (8001c18 <HAL_GPIO_Init+0x2c4>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d875      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 8001996:	4aa1      	ldr	r2, [pc, #644]	; (8001c1c <HAL_GPIO_Init+0x2c8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d058      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 800199c:	4a9f      	ldr	r2, [pc, #636]	; (8001c1c <HAL_GPIO_Init+0x2c8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d86f      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019a2:	4a9f      	ldr	r2, [pc, #636]	; (8001c20 <HAL_GPIO_Init+0x2cc>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d052      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019a8:	4a9d      	ldr	r2, [pc, #628]	; (8001c20 <HAL_GPIO_Init+0x2cc>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d869      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ae:	4a9d      	ldr	r2, [pc, #628]	; (8001c24 <HAL_GPIO_Init+0x2d0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d04c      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019b4:	4a9b      	ldr	r2, [pc, #620]	; (8001c24 <HAL_GPIO_Init+0x2d0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d863      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ba:	4a9b      	ldr	r2, [pc, #620]	; (8001c28 <HAL_GPIO_Init+0x2d4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d046      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019c0:	4a99      	ldr	r2, [pc, #612]	; (8001c28 <HAL_GPIO_Init+0x2d4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d85d      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019c6:	2b12      	cmp	r3, #18
 80019c8:	d82a      	bhi.n	8001a20 <HAL_GPIO_Init+0xcc>
 80019ca:	2b12      	cmp	r3, #18
 80019cc:	d859      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ce:	a201      	add	r2, pc, #4	; (adr r2, 80019d4 <HAL_GPIO_Init+0x80>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	08001a4f 	.word	0x08001a4f
 80019d8:	08001a29 	.word	0x08001a29
 80019dc:	08001a3b 	.word	0x08001a3b
 80019e0:	08001a7d 	.word	0x08001a7d
 80019e4:	08001a83 	.word	0x08001a83
 80019e8:	08001a83 	.word	0x08001a83
 80019ec:	08001a83 	.word	0x08001a83
 80019f0:	08001a83 	.word	0x08001a83
 80019f4:	08001a83 	.word	0x08001a83
 80019f8:	08001a83 	.word	0x08001a83
 80019fc:	08001a83 	.word	0x08001a83
 8001a00:	08001a83 	.word	0x08001a83
 8001a04:	08001a83 	.word	0x08001a83
 8001a08:	08001a83 	.word	0x08001a83
 8001a0c:	08001a83 	.word	0x08001a83
 8001a10:	08001a83 	.word	0x08001a83
 8001a14:	08001a83 	.word	0x08001a83
 8001a18:	08001a31 	.word	0x08001a31
 8001a1c:	08001a45 	.word	0x08001a45
 8001a20:	4a82      	ldr	r2, [pc, #520]	; (8001c2c <HAL_GPIO_Init+0x2d8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d013      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a26:	e02c      	b.n	8001a82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	623b      	str	r3, [r7, #32]
          break;
 8001a2e:	e029      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	3304      	adds	r3, #4
 8001a36:	623b      	str	r3, [r7, #32]
          break;
 8001a38:	e024      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	3308      	adds	r3, #8
 8001a40:	623b      	str	r3, [r7, #32]
          break;
 8001a42:	e01f      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	330c      	adds	r3, #12
 8001a4a:	623b      	str	r3, [r7, #32]
          break;
 8001a4c:	e01a      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d102      	bne.n	8001a5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a56:	2304      	movs	r3, #4
 8001a58:	623b      	str	r3, [r7, #32]
          break;
 8001a5a:	e013      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d105      	bne.n	8001a70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a64:	2308      	movs	r3, #8
 8001a66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	611a      	str	r2, [r3, #16]
          break;
 8001a6e:	e009      	b.n	8001a84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a70:	2308      	movs	r3, #8
 8001a72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69fa      	ldr	r2, [r7, #28]
 8001a78:	615a      	str	r2, [r3, #20]
          break;
 8001a7a:	e003      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
          break;
 8001a80:	e000      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          break;
 8001a82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	2bff      	cmp	r3, #255	; 0xff
 8001a88:	d801      	bhi.n	8001a8e <HAL_GPIO_Init+0x13a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	e001      	b.n	8001a92 <HAL_GPIO_Init+0x13e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3304      	adds	r3, #4
 8001a92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2bff      	cmp	r3, #255	; 0xff
 8001a98:	d802      	bhi.n	8001aa0 <HAL_GPIO_Init+0x14c>
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	e002      	b.n	8001aa6 <HAL_GPIO_Init+0x152>
 8001aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa2:	3b08      	subs	r3, #8
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	210f      	movs	r1, #15
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	6a39      	ldr	r1, [r7, #32]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 8090 	beq.w	8001bf4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad4:	4b56      	ldr	r3, [pc, #344]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b53      	ldr	r3, [pc, #332]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001aec:	4a51      	ldr	r2, [pc, #324]	; (8001c34 <HAL_GPIO_Init+0x2e0>)
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	220f      	movs	r2, #15
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a49      	ldr	r2, [pc, #292]	; (8001c38 <HAL_GPIO_Init+0x2e4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d00d      	beq.n	8001b34 <HAL_GPIO_Init+0x1e0>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a48      	ldr	r2, [pc, #288]	; (8001c3c <HAL_GPIO_Init+0x2e8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d007      	beq.n	8001b30 <HAL_GPIO_Init+0x1dc>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a47      	ldr	r2, [pc, #284]	; (8001c40 <HAL_GPIO_Init+0x2ec>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_GPIO_Init+0x1d8>
 8001b28:	2302      	movs	r3, #2
 8001b2a:	e004      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e002      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b34:	2300      	movs	r3, #0
 8001b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b38:	f002 0203 	and.w	r2, r2, #3
 8001b3c:	0092      	lsls	r2, r2, #2
 8001b3e:	4093      	lsls	r3, r2
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b46:	493b      	ldr	r1, [pc, #236]	; (8001c34 <HAL_GPIO_Init+0x2e0>)
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	089b      	lsrs	r3, r3, #2
 8001b4c:	3302      	adds	r3, #2
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d006      	beq.n	8001b6e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b60:	4b38      	ldr	r3, [pc, #224]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	4937      	ldr	r1, [pc, #220]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	608b      	str	r3, [r1, #8]
 8001b6c:	e006      	b.n	8001b7c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b6e:	4b35      	ldr	r3, [pc, #212]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4933      	ldr	r1, [pc, #204]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b78:	4013      	ands	r3, r2
 8001b7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b88:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	492d      	ldr	r1, [pc, #180]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	60cb      	str	r3, [r1, #12]
 8001b94:	e006      	b.n	8001ba4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b96:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4929      	ldr	r1, [pc, #164]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bb0:	4b24      	ldr	r3, [pc, #144]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4923      	ldr	r1, [pc, #140]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
 8001bbc:	e006      	b.n	8001bcc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bbe:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	491f      	ldr	r1, [pc, #124]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4919      	ldr	r1, [pc, #100]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	600b      	str	r3, [r1, #0]
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4915      	ldr	r1, [pc, #84]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	fa22 f303 	lsr.w	r3, r2, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f47f aeaf 	bne.w	8001968 <HAL_GPIO_Init+0x14>
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	372c      	adds	r7, #44	; 0x2c
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	10320000 	.word	0x10320000
 8001c1c:	10310000 	.word	0x10310000
 8001c20:	10220000 	.word	0x10220000
 8001c24:	10210000 	.word	0x10210000
 8001c28:	10120000 	.word	0x10120000
 8001c2c:	10110000 	.word	0x10110000
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40010000 	.word	0x40010000
 8001c38:	40010800 	.word	0x40010800
 8001c3c:	40010c00 	.word	0x40010c00
 8001c40:	40011000 	.word	0x40011000
 8001c44:	40010400 	.word	0x40010400

08001c48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	887b      	ldrh	r3, [r7, #2]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	e001      	b.n	8001c6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	807b      	strh	r3, [r7, #2]
 8001c82:	4613      	mov	r3, r2
 8001c84:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c86:	787b      	ldrb	r3, [r7, #1]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c92:	e003      	b.n	8001c9c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c94:	887b      	ldrh	r3, [r7, #2]
 8001c96:	041a      	lsls	r2, r3, #16
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	611a      	str	r2, [r3, #16]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr

08001ca6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b085      	sub	sp, #20
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cb8:	887a      	ldrh	r2, [r7, #2]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	041a      	lsls	r2, r3, #16
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	400b      	ands	r3, r1
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]
}
 8001cce:	bf00      	nop
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e26c      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 8087 	beq.w	8001e06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cf8:	4b92      	ldr	r3, [pc, #584]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 030c 	and.w	r3, r3, #12
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d00c      	beq.n	8001d1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d04:	4b8f      	ldr	r3, [pc, #572]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 030c 	and.w	r3, r3, #12
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d112      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
 8001d10:	4b8c      	ldr	r3, [pc, #560]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d1c:	d10b      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1e:	4b89      	ldr	r3, [pc, #548]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d06c      	beq.n	8001e04 <HAL_RCC_OscConfig+0x12c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d168      	bne.n	8001e04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e246      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x76>
 8001d40:	4b80      	ldr	r3, [pc, #512]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a7f      	ldr	r2, [pc, #508]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	e02e      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x98>
 8001d56:	4b7b      	ldr	r3, [pc, #492]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a7a      	ldr	r2, [pc, #488]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b78      	ldr	r3, [pc, #480]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a77      	ldr	r2, [pc, #476]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	e01d      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d78:	d10c      	bne.n	8001d94 <HAL_RCC_OscConfig+0xbc>
 8001d7a:	4b72      	ldr	r3, [pc, #456]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a71      	ldr	r2, [pc, #452]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b6f      	ldr	r3, [pc, #444]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a6e      	ldr	r2, [pc, #440]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d94:	4b6b      	ldr	r3, [pc, #428]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a6a      	ldr	r2, [pc, #424]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a67      	ldr	r2, [pc, #412]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001daa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d013      	beq.n	8001ddc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fcb6 	bl	8001724 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff fcb2 	bl	8001724 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	; 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e1fa      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b5d      	ldr	r3, [pc, #372]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0xe4>
 8001dda:	e014      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7ff fca2 	bl	8001724 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de4:	f7ff fc9e 	bl	8001724 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	; 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e1e6      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df6:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0x10c>
 8001e02:	e000      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d063      	beq.n	8001eda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e12:	4b4c      	ldr	r3, [pc, #304]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00b      	beq.n	8001e36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e1e:	4b49      	ldr	r3, [pc, #292]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d11c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
 8001e2a:	4b46      	ldr	r3, [pc, #280]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d116      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	4b43      	ldr	r3, [pc, #268]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e1ba      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4939      	ldr	r1, [pc, #228]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e62:	e03a      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d020      	beq.n	8001eae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6c:	4b36      	ldr	r3, [pc, #216]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7ff fc57 	bl	8001724 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7a:	f7ff fc53 	bl	8001724 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e19b      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b2a      	ldr	r3, [pc, #168]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4927      	ldr	r1, [pc, #156]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
 8001eac:	e015      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff fc36 	bl	8001724 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ebc:	f7ff fc32 	bl	8001724 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e17a      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ece:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d03a      	beq.n	8001f5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d019      	beq.n	8001f22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7ff fc16 	bl	8001724 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001efc:	f7ff fc12 	bl	8001724 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e15a      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fa9a 	bl	8002454 <RCC_Delay>
 8001f20:	e01c      	b.n	8001f5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f28:	f7ff fbfc 	bl	8001724 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2e:	e00f      	b.n	8001f50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f30:	f7ff fbf8 	bl	8001724 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d908      	bls.n	8001f50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e140      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	42420000 	.word	0x42420000
 8001f4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f50:	4b9e      	ldr	r3, [pc, #632]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1e9      	bne.n	8001f30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80a6 	beq.w	80020b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6e:	4b97      	ldr	r3, [pc, #604]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10d      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b94      	ldr	r3, [pc, #592]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	4a93      	ldr	r2, [pc, #588]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f84:	61d3      	str	r3, [r2, #28]
 8001f86:	4b91      	ldr	r3, [pc, #580]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f92:	2301      	movs	r3, #1
 8001f94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f96:	4b8e      	ldr	r3, [pc, #568]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d118      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa2:	4b8b      	ldr	r3, [pc, #556]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a8a      	ldr	r2, [pc, #552]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fae:	f7ff fbb9 	bl	8001724 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb6:	f7ff fbb5 	bl	8001724 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b64      	cmp	r3, #100	; 0x64
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e0fd      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc8:	4b81      	ldr	r3, [pc, #516]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0f0      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d106      	bne.n	8001fea <HAL_RCC_OscConfig+0x312>
 8001fdc:	4b7b      	ldr	r3, [pc, #492]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	4a7a      	ldr	r2, [pc, #488]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6213      	str	r3, [r2, #32]
 8001fe8:	e02d      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10c      	bne.n	800200c <HAL_RCC_OscConfig+0x334>
 8001ff2:	4b76      	ldr	r3, [pc, #472]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	4a75      	ldr	r2, [pc, #468]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	6213      	str	r3, [r2, #32]
 8001ffe:	4b73      	ldr	r3, [pc, #460]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a72      	ldr	r2, [pc, #456]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002004:	f023 0304 	bic.w	r3, r3, #4
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	e01c      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d10c      	bne.n	800202e <HAL_RCC_OscConfig+0x356>
 8002014:	4b6d      	ldr	r3, [pc, #436]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4a6c      	ldr	r2, [pc, #432]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800201a:	f043 0304 	orr.w	r3, r3, #4
 800201e:	6213      	str	r3, [r2, #32]
 8002020:	4b6a      	ldr	r3, [pc, #424]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4a69      	ldr	r2, [pc, #420]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6213      	str	r3, [r2, #32]
 800202c:	e00b      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800202e:	4b67      	ldr	r3, [pc, #412]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	4a66      	ldr	r2, [pc, #408]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	6213      	str	r3, [r2, #32]
 800203a:	4b64      	ldr	r3, [pc, #400]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	4a63      	ldr	r2, [pc, #396]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002040:	f023 0304 	bic.w	r3, r3, #4
 8002044:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d015      	beq.n	800207a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fb69 	bl	8001724 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff fb65 	bl	8001724 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e0ab      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206c:	4b57      	ldr	r3, [pc, #348]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0ee      	beq.n	8002056 <HAL_RCC_OscConfig+0x37e>
 8002078:	e014      	b.n	80020a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207a:	f7ff fb53 	bl	8001724 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002080:	e00a      	b.n	8002098 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f7ff fb4f 	bl	8001724 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002090:	4293      	cmp	r3, r2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e095      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002098:	4b4c      	ldr	r3, [pc, #304]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1ee      	bne.n	8002082 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d105      	bne.n	80020b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020aa:	4b48      	ldr	r3, [pc, #288]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	4a47      	ldr	r2, [pc, #284]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8081 	beq.w	80021c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c0:	4b42      	ldr	r3, [pc, #264]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d061      	beq.n	8002190 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d146      	bne.n	8002162 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d4:	4b3f      	ldr	r3, [pc, #252]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7ff fb23 	bl	8001724 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e2:	f7ff fb1f 	bl	8001724 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e067      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f4:	4b35      	ldr	r3, [pc, #212]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f0      	bne.n	80020e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002108:	d108      	bne.n	800211c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800210a:	4b30      	ldr	r3, [pc, #192]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	492d      	ldr	r1, [pc, #180]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211c:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a19      	ldr	r1, [r3, #32]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	430b      	orrs	r3, r1
 800212e:	4927      	ldr	r1, [pc, #156]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7ff faf3 	bl	8001724 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7ff faef 	bl	8001724 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e037      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002154:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x46a>
 8002160:	e02f      	b.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002162:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7ff fadc 	bl	8001724 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7ff fad8 	bl	8001724 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e020      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x498>
 800218e:	e018      	b.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e013      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d106      	bne.n	80021be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e000      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40021000 	.word	0x40021000
 80021d0:	40007000 	.word	0x40007000
 80021d4:	42420060 	.word	0x42420060

080021d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0d0      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b6a      	ldr	r3, [pc, #424]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d910      	bls.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b67      	ldr	r3, [pc, #412]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 0207 	bic.w	r2, r3, #7
 8002202:	4965      	ldr	r1, [pc, #404]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b63      	ldr	r3, [pc, #396]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0b8      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d020      	beq.n	800226a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002234:	4b59      	ldr	r3, [pc, #356]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	4a58      	ldr	r2, [pc, #352]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800223e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d005      	beq.n	8002258 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800224c:	4b53      	ldr	r3, [pc, #332]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a52      	ldr	r2, [pc, #328]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002256:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002258:	4b50      	ldr	r3, [pc, #320]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	494d      	ldr	r1, [pc, #308]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	4313      	orrs	r3, r2
 8002268:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d040      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227e:	4b47      	ldr	r3, [pc, #284]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d115      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e07f      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002296:	4b41      	ldr	r3, [pc, #260]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e073      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	4b3d      	ldr	r3, [pc, #244]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e06b      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022b6:	4b39      	ldr	r3, [pc, #228]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f023 0203 	bic.w	r2, r3, #3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4936      	ldr	r1, [pc, #216]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022c8:	f7ff fa2c 	bl	8001724 <HAL_GetTick>
 80022cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ce:	e00a      	b.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d0:	f7ff fa28 	bl	8001724 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	; 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e053      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	4b2d      	ldr	r3, [pc, #180]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 020c 	and.w	r2, r3, #12
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d1eb      	bne.n	80022d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022f8:	4b27      	ldr	r3, [pc, #156]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d210      	bcs.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b24      	ldr	r3, [pc, #144]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 0207 	bic.w	r2, r3, #7
 800230e:	4922      	ldr	r1, [pc, #136]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d001      	beq.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e032      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002334:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	4916      	ldr	r1, [pc, #88]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002352:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	490e      	ldr	r1, [pc, #56]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002366:	f000 f821 	bl	80023ac <HAL_RCC_GetSysClockFreq>
 800236a:	4602      	mov	r2, r0
 800236c:	4b0b      	ldr	r3, [pc, #44]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	490a      	ldr	r1, [pc, #40]	; (80023a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002378:	5ccb      	ldrb	r3, [r1, r3]
 800237a:	fa22 f303 	lsr.w	r3, r2, r3
 800237e:	4a09      	ldr	r2, [pc, #36]	; (80023a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002382:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff f98a 	bl	80016a0 <HAL_InitTick>

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40022000 	.word	0x40022000
 800239c:	40021000 	.word	0x40021000
 80023a0:	08002cb8 	.word	0x08002cb8
 80023a4:	20000134 	.word	0x20000134
 80023a8:	20000138 	.word	0x20000138

080023ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023c6:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d002      	beq.n	80023dc <HAL_RCC_GetSysClockFreq+0x30>
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d003      	beq.n	80023e2 <HAL_RCC_GetSysClockFreq+0x36>
 80023da:	e027      	b.n	800242c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 80023de:	613b      	str	r3, [r7, #16]
      break;
 80023e0:	e027      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d010      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	0c5b      	lsrs	r3, r3, #17
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	4a11      	ldr	r2, [pc, #68]	; (800244c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a0d      	ldr	r2, [pc, #52]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800240e:	fb02 f203 	mul.w	r2, r2, r3
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	e004      	b.n	8002426 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	613b      	str	r3, [r7, #16]
      break;
 800242a:	e002      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	613b      	str	r3, [r7, #16]
      break;
 8002430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002432:	693b      	ldr	r3, [r7, #16]
}
 8002434:	4618      	mov	r0, r3
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	007a1200 	.word	0x007a1200
 8002448:	08002cc8 	.word	0x08002cc8
 800244c:	08002cd8 	.word	0x08002cd8
 8002450:	003d0900 	.word	0x003d0900

08002454 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800245c:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <RCC_Delay+0x34>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0a      	ldr	r2, [pc, #40]	; (800248c <RCC_Delay+0x38>)
 8002462:	fba2 2303 	umull	r2, r3, r2, r3
 8002466:	0a5b      	lsrs	r3, r3, #9
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002470:	bf00      	nop
  }
  while (Delay --);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	60fa      	str	r2, [r7, #12]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1f9      	bne.n	8002470 <RCC_Delay+0x1c>
}
 800247c:	bf00      	nop
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	20000134 	.word	0x20000134
 800248c:	10624dd3 	.word	0x10624dd3

08002490 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e041      	b.n	8002526 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7ff f85a 	bl	8001570 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2202      	movs	r2, #2
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3304      	adds	r3, #4
 80024cc:	4619      	mov	r1, r3
 80024ce:	4610      	mov	r0, r2
 80024d0:	f000 fa56 	bl	8002980 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}
	...

08002530 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b01      	cmp	r3, #1
 8002542:	d001      	beq.n	8002548 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e035      	b.n	80025b4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2202      	movs	r2, #2
 800254c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f042 0201 	orr.w	r2, r2, #1
 800255e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a16      	ldr	r2, [pc, #88]	; (80025c0 <HAL_TIM_Base_Start_IT+0x90>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d009      	beq.n	800257e <HAL_TIM_Base_Start_IT+0x4e>
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002572:	d004      	beq.n	800257e <HAL_TIM_Base_Start_IT+0x4e>
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <HAL_TIM_Base_Start_IT+0x94>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d111      	bne.n	80025a2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2b06      	cmp	r3, #6
 800258e:	d010      	beq.n	80025b2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a0:	e007      	b.n	80025b2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f042 0201 	orr.w	r2, r2, #1
 80025b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3714      	adds	r7, #20
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bc80      	pop	{r7}
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40012c00 	.word	0x40012c00
 80025c4:	40000400 	.word	0x40000400

080025c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	691b      	ldr	r3, [r3, #16]
 80025de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f003 0302 	and.w	r3, r3, #2
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d020      	beq.n	800262c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d01b      	beq.n	800262c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f06f 0202 	mvn.w	r2, #2
 80025fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2201      	movs	r2, #1
 8002602:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	f003 0303 	and.w	r3, r3, #3
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f000 f998 	bl	8002948 <HAL_TIM_IC_CaptureCallback>
 8002618:	e005      	b.n	8002626 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 f98b 	bl	8002936 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 f99a 	bl	800295a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2200      	movs	r2, #0
 800262a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	2b00      	cmp	r3, #0
 8002634:	d020      	beq.n	8002678 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d01b      	beq.n	8002678 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f06f 0204 	mvn.w	r2, #4
 8002648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2202      	movs	r2, #2
 800264e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800265a:	2b00      	cmp	r3, #0
 800265c:	d003      	beq.n	8002666 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	f000 f972 	bl	8002948 <HAL_TIM_IC_CaptureCallback>
 8002664:	e005      	b.n	8002672 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f965 	bl	8002936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f974 	bl	800295a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	f003 0308 	and.w	r3, r3, #8
 800267e:	2b00      	cmp	r3, #0
 8002680:	d020      	beq.n	80026c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f003 0308 	and.w	r3, r3, #8
 8002688:	2b00      	cmp	r3, #0
 800268a:	d01b      	beq.n	80026c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f06f 0208 	mvn.w	r2, #8
 8002694:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2204      	movs	r2, #4
 800269a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	f003 0303 	and.w	r3, r3, #3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d003      	beq.n	80026b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f000 f94c 	bl	8002948 <HAL_TIM_IC_CaptureCallback>
 80026b0:	e005      	b.n	80026be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f000 f93f 	bl	8002936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 f94e 	bl	800295a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d020      	beq.n	8002710 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d01b      	beq.n	8002710 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f06f 0210 	mvn.w	r2, #16
 80026e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2208      	movs	r2, #8
 80026e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	69db      	ldr	r3, [r3, #28]
 80026ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f000 f926 	bl	8002948 <HAL_TIM_IC_CaptureCallback>
 80026fc:	e005      	b.n	800270a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f000 f919 	bl	8002936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f000 f928 	bl	800295a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b00      	cmp	r3, #0
 8002718:	d00c      	beq.n	8002734 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b00      	cmp	r3, #0
 8002722:	d007      	beq.n	8002734 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f06f 0201 	mvn.w	r2, #1
 800272c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7fe fd2e 	bl	8001190 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00c      	beq.n	8002758 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002744:	2b00      	cmp	r3, #0
 8002746:	d007      	beq.n	8002758 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f000 fa6f 	bl	8002c36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00c      	beq.n	800277c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002768:	2b00      	cmp	r3, #0
 800276a:	d007      	beq.n	800277c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	f000 f8f8 	bl	800296c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	f003 0320 	and.w	r3, r3, #32
 8002782:	2b00      	cmp	r3, #0
 8002784:	d00c      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	f003 0320 	and.w	r3, r3, #32
 800278c:	2b00      	cmp	r3, #0
 800278e:	d007      	beq.n	80027a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f06f 0220 	mvn.w	r2, #32
 8002798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	f000 fa42 	bl	8002c24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027a0:	bf00      	nop
 80027a2:	3710      	adds	r7, #16
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d101      	bne.n	80027c4 <HAL_TIM_ConfigClockSource+0x1c>
 80027c0:	2302      	movs	r3, #2
 80027c2:	e0b4      	b.n	800292e <HAL_TIM_ConfigClockSource+0x186>
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80027e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027fc:	d03e      	beq.n	800287c <HAL_TIM_ConfigClockSource+0xd4>
 80027fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002802:	f200 8087 	bhi.w	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 8002806:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800280a:	f000 8086 	beq.w	800291a <HAL_TIM_ConfigClockSource+0x172>
 800280e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002812:	d87f      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 8002814:	2b70      	cmp	r3, #112	; 0x70
 8002816:	d01a      	beq.n	800284e <HAL_TIM_ConfigClockSource+0xa6>
 8002818:	2b70      	cmp	r3, #112	; 0x70
 800281a:	d87b      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 800281c:	2b60      	cmp	r3, #96	; 0x60
 800281e:	d050      	beq.n	80028c2 <HAL_TIM_ConfigClockSource+0x11a>
 8002820:	2b60      	cmp	r3, #96	; 0x60
 8002822:	d877      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 8002824:	2b50      	cmp	r3, #80	; 0x50
 8002826:	d03c      	beq.n	80028a2 <HAL_TIM_ConfigClockSource+0xfa>
 8002828:	2b50      	cmp	r3, #80	; 0x50
 800282a:	d873      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 800282c:	2b40      	cmp	r3, #64	; 0x40
 800282e:	d058      	beq.n	80028e2 <HAL_TIM_ConfigClockSource+0x13a>
 8002830:	2b40      	cmp	r3, #64	; 0x40
 8002832:	d86f      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 8002834:	2b30      	cmp	r3, #48	; 0x30
 8002836:	d064      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x15a>
 8002838:	2b30      	cmp	r3, #48	; 0x30
 800283a:	d86b      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 800283c:	2b20      	cmp	r3, #32
 800283e:	d060      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x15a>
 8002840:	2b20      	cmp	r3, #32
 8002842:	d867      	bhi.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
 8002844:	2b00      	cmp	r3, #0
 8002846:	d05c      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x15a>
 8002848:	2b10      	cmp	r3, #16
 800284a:	d05a      	beq.n	8002902 <HAL_TIM_ConfigClockSource+0x15a>
 800284c:	e062      	b.n	8002914 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6818      	ldr	r0, [r3, #0]
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	6899      	ldr	r1, [r3, #8]
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	f000 f96a 	bl	8002b36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002870:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	609a      	str	r2, [r3, #8]
      break;
 800287a:	e04f      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6818      	ldr	r0, [r3, #0]
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	6899      	ldr	r1, [r3, #8]
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	68db      	ldr	r3, [r3, #12]
 800288c:	f000 f953 	bl	8002b36 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689a      	ldr	r2, [r3, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800289e:	609a      	str	r2, [r3, #8]
      break;
 80028a0:	e03c      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6818      	ldr	r0, [r3, #0]
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6859      	ldr	r1, [r3, #4]
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	461a      	mov	r2, r3
 80028b0:	f000 f8ca 	bl	8002a48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2150      	movs	r1, #80	; 0x50
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 f921 	bl	8002b02 <TIM_ITRx_SetConfig>
      break;
 80028c0:	e02c      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	6859      	ldr	r1, [r3, #4]
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	68db      	ldr	r3, [r3, #12]
 80028ce:	461a      	mov	r2, r3
 80028d0:	f000 f8e8 	bl	8002aa4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2160      	movs	r1, #96	; 0x60
 80028da:	4618      	mov	r0, r3
 80028dc:	f000 f911 	bl	8002b02 <TIM_ITRx_SetConfig>
      break;
 80028e0:	e01c      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6818      	ldr	r0, [r3, #0]
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	6859      	ldr	r1, [r3, #4]
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	461a      	mov	r2, r3
 80028f0:	f000 f8aa 	bl	8002a48 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2140      	movs	r1, #64	; 0x40
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f901 	bl	8002b02 <TIM_ITRx_SetConfig>
      break;
 8002900:	e00c      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4619      	mov	r1, r3
 800290c:	4610      	mov	r0, r2
 800290e:	f000 f8f8 	bl	8002b02 <TIM_ITRx_SetConfig>
      break;
 8002912:	e003      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	73fb      	strb	r3, [r7, #15]
      break;
 8002918:	e000      	b.n	800291c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800291a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2201      	movs	r2, #1
 8002920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800292c:	7bfb      	ldrb	r3, [r7, #15]
}
 800292e:	4618      	mov	r0, r3
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002936:	b480      	push	{r7}
 8002938:	b083      	sub	sp, #12
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002950:	bf00      	nop
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr

0800295a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr

0800296c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	bc80      	pop	{r7}
 800297c:	4770      	bx	lr
	...

08002980 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002980:	b480      	push	{r7}
 8002982:	b085      	sub	sp, #20
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a2b      	ldr	r2, [pc, #172]	; (8002a40 <TIM_Base_SetConfig+0xc0>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d007      	beq.n	80029a8 <TIM_Base_SetConfig+0x28>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800299e:	d003      	beq.n	80029a8 <TIM_Base_SetConfig+0x28>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a28      	ldr	r2, [pc, #160]	; (8002a44 <TIM_Base_SetConfig+0xc4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d108      	bne.n	80029ba <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	68fa      	ldr	r2, [r7, #12]
 80029b6:	4313      	orrs	r3, r2
 80029b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a20      	ldr	r2, [pc, #128]	; (8002a40 <TIM_Base_SetConfig+0xc0>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <TIM_Base_SetConfig+0x52>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029c8:	d003      	beq.n	80029d2 <TIM_Base_SetConfig+0x52>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a1d      	ldr	r2, [pc, #116]	; (8002a44 <TIM_Base_SetConfig+0xc4>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d108      	bne.n	80029e4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	68fa      	ldr	r2, [r7, #12]
 80029f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	4a0d      	ldr	r2, [pc, #52]	; (8002a40 <TIM_Base_SetConfig+0xc0>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d103      	bne.n	8002a18 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	691a      	ldr	r2, [r3, #16]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	f003 0301 	and.w	r3, r3, #1
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d005      	beq.n	8002a36 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	f023 0201 	bic.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	611a      	str	r2, [r3, #16]
  }
}
 8002a36:	bf00      	nop
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40000400 	.word	0x40000400

08002a48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6a1b      	ldr	r3, [r3, #32]
 8002a5e:	f023 0201 	bic.w	r2, r3, #1
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	f023 030a 	bic.w	r3, r3, #10
 8002a84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	621a      	str	r2, [r3, #32]
}
 8002a9a:	bf00      	nop
 8002a9c:	371c      	adds	r7, #28
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	f023 0210 	bic.w	r2, r3, #16
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	031b      	lsls	r3, r3, #12
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	621a      	str	r2, [r3, #32]
}
 8002af8:	bf00      	nop
 8002afa:	371c      	adds	r7, #28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr

08002b02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b085      	sub	sp, #20
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b1a:	683a      	ldr	r2, [r7, #0]
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	f043 0307 	orr.w	r3, r3, #7
 8002b24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	68fa      	ldr	r2, [r7, #12]
 8002b2a:	609a      	str	r2, [r3, #8]
}
 8002b2c:	bf00      	nop
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b087      	sub	sp, #28
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	60f8      	str	r0, [r7, #12]
 8002b3e:	60b9      	str	r1, [r7, #8]
 8002b40:	607a      	str	r2, [r7, #4]
 8002b42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	021a      	lsls	r2, r3, #8
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	609a      	str	r2, [r3, #8]
}
 8002b6a:	bf00      	nop
 8002b6c:	371c      	adds	r7, #28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b84:	2b01      	cmp	r3, #1
 8002b86:	d101      	bne.n	8002b8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b88:	2302      	movs	r3, #2
 8002b8a:	e041      	b.n	8002c10 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2202      	movs	r2, #2
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a14      	ldr	r2, [pc, #80]	; (8002c1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d009      	beq.n	8002be4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bd8:	d004      	beq.n	8002be4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a10      	ldr	r2, [pc, #64]	; (8002c20 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d10c      	bne.n	8002bfe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	68ba      	ldr	r2, [r7, #8]
 8002bfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2201      	movs	r2, #1
 8002c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3714      	adds	r7, #20
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bc80      	pop	{r7}
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	40012c00 	.word	0x40012c00
 8002c20:	40000400 	.word	0x40000400

08002c24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b083      	sub	sp, #12
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <__libc_init_array>:
 8002c48:	b570      	push	{r4, r5, r6, lr}
 8002c4a:	2600      	movs	r6, #0
 8002c4c:	4d0c      	ldr	r5, [pc, #48]	; (8002c80 <__libc_init_array+0x38>)
 8002c4e:	4c0d      	ldr	r4, [pc, #52]	; (8002c84 <__libc_init_array+0x3c>)
 8002c50:	1b64      	subs	r4, r4, r5
 8002c52:	10a4      	asrs	r4, r4, #2
 8002c54:	42a6      	cmp	r6, r4
 8002c56:	d109      	bne.n	8002c6c <__libc_init_array+0x24>
 8002c58:	f000 f822 	bl	8002ca0 <_init>
 8002c5c:	2600      	movs	r6, #0
 8002c5e:	4d0a      	ldr	r5, [pc, #40]	; (8002c88 <__libc_init_array+0x40>)
 8002c60:	4c0a      	ldr	r4, [pc, #40]	; (8002c8c <__libc_init_array+0x44>)
 8002c62:	1b64      	subs	r4, r4, r5
 8002c64:	10a4      	asrs	r4, r4, #2
 8002c66:	42a6      	cmp	r6, r4
 8002c68:	d105      	bne.n	8002c76 <__libc_init_array+0x2e>
 8002c6a:	bd70      	pop	{r4, r5, r6, pc}
 8002c6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c70:	4798      	blx	r3
 8002c72:	3601      	adds	r6, #1
 8002c74:	e7ee      	b.n	8002c54 <__libc_init_array+0xc>
 8002c76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c7a:	4798      	blx	r3
 8002c7c:	3601      	adds	r6, #1
 8002c7e:	e7f2      	b.n	8002c66 <__libc_init_array+0x1e>
 8002c80:	08002cdc 	.word	0x08002cdc
 8002c84:	08002cdc 	.word	0x08002cdc
 8002c88:	08002cdc 	.word	0x08002cdc
 8002c8c:	08002ce0 	.word	0x08002ce0

08002c90 <memset>:
 8002c90:	4603      	mov	r3, r0
 8002c92:	4402      	add	r2, r0
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d100      	bne.n	8002c9a <memset+0xa>
 8002c98:	4770      	bx	lr
 8002c9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002c9e:	e7f9      	b.n	8002c94 <memset+0x4>

08002ca0 <_init>:
 8002ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ca2:	bf00      	nop
 8002ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ca6:	bc08      	pop	{r3}
 8002ca8:	469e      	mov	lr, r3
 8002caa:	4770      	bx	lr

08002cac <_fini>:
 8002cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cae:	bf00      	nop
 8002cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cb2:	bc08      	pop	{r3}
 8002cb4:	469e      	mov	lr, r3
 8002cb6:	4770      	bx	lr
