module top_module(
    output reg out
);

initial begin
    out = 1'b0; // Assign the output to 0 (logic low)
end

endmodule
