{'Item': 'CSR', 'Register': 'ID', 'SubRegister': nan, 'ID': 0, 'Index': 0, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE000000', 'Description': 'ID', 'Default Value': '0x60451000', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'REVISION', 'SubRegister': nan, 'ID': 0, 'Index': 1, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE000004', 'Description': 'revision', 'Default Value': '0x23080105', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'STATUS', 'SubRegister': nan, 'ID': 0, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000008', 'Description': '[0]: CDMA status (read only)\n[1]: SDMA status (read only)\n[2]: LDMA status (read only)\n[3]: FME status (read only)\n[4]: N/A\n[5~6]: reserved\n[7]: ISSUE exception\n[8]: CDMA exception\n[9]: SDMA exception\n[10]: LDMA exception\n[11]: GEMM exception\n[12]: EDP exception\n[13~18]: reserved\n[19]: fetch_buffer_free_entry\n[20]: interrupt command enable\n[21]: sqr credit', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'CONTROL', 'SubRegister': nan, 'ID': 0, 'Index': 3, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00000C', 'Description': '[0~6]: reserved\n[8]: ISSUE exception mask\n[8]: CDMA exception mask\n[9]: SDMA exception mask\n[10]: LDMA exception mask\n[11]: GEMM exception mask\n[12]: EDP exception mask\n[13~19]: reserved\n[20]:  interrupt command mask\n[21]: cdma credit', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'CREDIT', 'SubRegister': nan, 'ID': 0, 'Index': 4, 'Bit Locate': '[10:0]', 'Type': 'RO', 'Physical Address': 'DE000010', 'Description': 'sqr credit number', 'Default Value': '1024', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER', 'SubRegister': 'LSB', 'ID': 0, 'Index': 5, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000014', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER', 'SubRegister': 'MSB', 'ID': 0, 'Index': 6, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000018', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'COUNTER_MASK', 'SubRegister': nan, 'ID': 0, 'Index': 7, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00001C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_0', 'SubRegister': 'LSB', 'ID': 0, 'Index': 8, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000020', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_0', 'SubRegister': 'MSB', 'ID': 0, 'Index': 9, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000024', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_1', 'SubRegister': 'LSB', 'ID': 0, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000028', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_1', 'SubRegister': 'MSB', 'ID': 0, 'Index': 11, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00002C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_2', 'SubRegister': 'LSB', 'ID': 0, 'Index': 12, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000030', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_2', 'SubRegister': 'MSB', 'ID': 0, 'Index': 13, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000034', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_3', 'SubRegister': 'LSB', 'ID': 0, 'Index': 14, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000038', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_3', 'SubRegister': 'MSB', 'ID': 0, 'Index': 15, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00003C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_4', 'SubRegister': 'LSB', 'ID': 0, 'Index': 16, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000040', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_4', 'SubRegister': 'MSB', 'ID': 0, 'Index': 17, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000044', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_5', 'SubRegister': 'LSB', 'ID': 0, 'Index': 18, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000048', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_5', 'SubRegister': 'MSB', 'ID': 0, 'Index': 19, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00004C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_6', 'SubRegister': 'LSB', 'ID': 0, 'Index': 20, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000050', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_6', 'SubRegister': 'MSB', 'ID': 0, 'Index': 21, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE000054', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_7', 'SubRegister': 'LSB', 'ID': 0, 'Index': 22, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000058', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'EXRAM_BASED_ADDR_7', 'SubRegister': 'MSB', 'ID': 0, 'Index': 23, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00005C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CSR', 'Register': 'NOP', 'SubRegister': nan, 'ID': 0, 'Index': 31, 'Bit Locate': '[21:0]', 'Type': 'WO', 'Physical Address': 'DE00007C', 'Description': 'nop command', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 1, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000080', 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 1, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000084', 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 1, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000088', 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 1, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00008C', 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_ADDR', 'SubRegister': nan, 'ID': 1, 'Index': 4, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000090', 'Description': 'Shared memory address', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 1, 'Index': 5, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000094', 'Description': 'Channel size for external memory', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 1, 'Index': 6, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000098', 'Description': 'Width for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_H', 'SubRegister': nan, 'ID': 1, 'Index': 7, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00009C', 'Description': 'Height for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_N', 'SubRegister': nan, 'ID': 1, 'Index': 8, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000A0', 'Description': 'The Number of kernel for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 9, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000A4', 'Description': 'Stride size for the first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000A8', 'Description': 'Stride size for the second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'EXRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 11, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000AC', 'Description': 'Stride size for the third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_C', 'SubRegister': nan, 'ID': 1, 'Index': 12, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE0000B0', 'Description': 'Channel size for shared memory', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'SHRAM_W', 'SubRegister': nan, 'ID': 1, 'Index': 13, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000B4', 'Description': 'Width for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_H', 'SubRegister': nan, 'ID': 1, 'Index': 14, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000B8', 'Description': 'Height for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_N', 'SubRegister': nan, 'ID': 1, 'Index': 15, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000BC', 'Description': 'The Number of kernel for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_RIGHT', 'SubRegister': nan, 'ID': 1, 'Index': 16, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C0', 'Description': 'Data right side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_LEFT', 'SubRegister': nan, 'ID': 1, 'Index': 17, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C4', 'Description': 'Data left side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_UP', 'SubRegister': nan, 'ID': 1, 'Index': 18, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000C8', 'Description': 'Data upon padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_PAD_DOWN', 'SubRegister': nan, 'ID': 1, 'Index': 19, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE0000CC', 'Description': 'Data bottom padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST VALUE DATA', 'ID': 1, 'Index': 20, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'Const value data', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'Null', 'ID': 1, 'Index': 20, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'null range', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST VALUE SEL', 'ID': 1, 'Index': 20, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'Const value cmd', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'CH_NUM', 'SubRegister': nan, 'ID': 1, 'Index': 21, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE0000D4', 'Description': 'SHRAM algorithm required channel number (exclude dummy)', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'SDMA', 'Register': 'SDMA_DEPADDING_BY_PASS', 'SubRegister': nan, 'ID': 1, 'Index': 22, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE0000D8', 'Description': 'compression feature bypass if padding enabled', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SDMA_CHSUM_SEL', 'SubRegister': nan, 'ID': 1, 'Index': 26, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE0000DC', 'Description': '[21]: 1: check sum enable; 0: disable\n[20]: 1: clean performance data;\n[19:0]: selection of SDMA check sum value\n0: sdma_aw_addr\n1: sdma_aw_length\n2: sdma_w_data\n3: sdma_w_strb\n4: sdma_buf_w_data\n5: sdma_buf_r_data\n6: sdma_shram_r_data\n7: sdma_shram_r_addr\n8: sdma_total_cycle_cnt\n9: sdma_bmc_cycle_cnt\n10: sdma_ibmc_cycle_cnt\n11: sdma_cmd_idle_cnt\n12: sdma_data_2_data_cnt\n13: sdma_cmd_2_cmd_cnt\n14: sdma_bmc_state\n15: sdma_bmc_cmd_cnt\n16: sdma_buf_num\n17: sdma_comp_cat_num\n18: sdma_d_data_buf_cnt', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'sdma_total_cycle_cnt: sdma busy cycle count\nsdma_bmc_cycle_cnt: busy cycle count of sdma bmc\nsdma_ibmc_cycle_cnt: busy cycle count of sdma ibmc\nsdma_cmd_idle_cnt: the max. latency of bmc command acception(vld=1, rdy=0)\nsdma_data_2_data_cnt: the latency of two valid data\nsdma_cmd_2_cmd_cnt: the latency of two valid command'}
{'Item': 'SDMA', 'Register': 'SDMA_CHSUM_DATA', 'SubRegister': nan, 'ID': 1, 'Index': 27, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE0000E0', 'Description': 'check-sum value of SDMA_CHSUM_SEL\ndata from SDMA, and output by riu_rdata directly,\nthe register is in SDMA', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 28, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000E4', 'Description': 'Stride size for the SHRAM first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 29, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000E8', 'Description': 'Stride size for the SHRAM second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'SDMA', 'Register': 'SHRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 1, 'Index': 30, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0000EC', 'Description': 'Stride size for the SHRAM third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 2, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000100', 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 2, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000104', 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 2, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000108', 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 2, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00010C', 'Description': 'External memory address', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_ADDR', 'SubRegister': nan, 'ID': 2, 'Index': 4, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000110', 'Description': 'Shared memory address', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 2, 'Index': 5, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000114', 'Description': 'Channel size for external memory', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 2, 'Index': 6, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000118', 'Description': 'Width for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_H', 'SubRegister': nan, 'ID': 2, 'Index': 7, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00011C', 'Description': 'Height for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_N', 'SubRegister': nan, 'ID': 2, 'Index': 8, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000120', 'Description': 'The number of kernel for external memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 9, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000124', 'Description': 'Stride size for the first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 10, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000128', 'Description': 'Stride size for the second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'EXRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 11, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE00012C', 'Description': 'Stride size for the third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_C', 'SubRegister': nan, 'ID': 2, 'Index': 12, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000130', 'Description': 'Channel size for shared memory', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'SHRAM_W', 'SubRegister': nan, 'ID': 2, 'Index': 13, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000134', 'Description': 'Width for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_H', 'SubRegister': nan, 'ID': 2, 'Index': 14, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000138', 'Description': 'Height for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_N', 'SubRegister': nan, 'ID': 2, 'Index': 15, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00013C', 'Description': 'The number of kernel for shared memory', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_RIGHT', 'SubRegister': nan, 'ID': 2, 'Index': 16, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000140', 'Description': 'Data right side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_LEFT', 'SubRegister': nan, 'ID': 2, 'Index': 17, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000144', 'Description': 'Data left side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_UP', 'SubRegister': nan, 'ID': 2, 'Index': 18, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE000148', 'Description': 'Data upon padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_PAD_DOWN', 'SubRegister': nan, 'ID': 2, 'Index': 19, 'Bit Locate': '[3:0]', 'Type': 'RW', 'Physical Address': 'DE00014C', 'Description': 'Data bottom padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST_VALUE_DATA', 'ID': 2, 'Index': 20, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'Const value data', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'Null', 'ID': 2, 'Index': 20, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'null range', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CONST_VALUE', 'SubRegister': 'CONST_VALUE_SEL', 'ID': 2, 'Index': 20, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE0000D0', 'Description': 'Const value cmd', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'CH_NUM', 'SubRegister': nan, 'ID': 2, 'Index': 21, 'Bit Locate': '[10:0] ~ [22:0]', 'Type': 'RW', 'Physical Address': 'DE000154', 'Description': 'SHRAM algorithm required channel number (exclude dummy)', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH+1', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'align SHRAM size'}
{'Item': 'LDMA', 'Register': 'LDMA_DECOMP_PADDING_BY_PASS', 'SubRegister': nan, 'ID': 2, 'Index': 22, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000158', 'Description': 'Decompression feature bypass if padding enabled', 'Default Value': '1', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'RAM_PADDING_VALUE_DATA', 'ID': 2, 'Index': 23, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Description': 'data of padding value', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'Null', 'ID': 2, 'Index': 23, 'Bit Locate': '[19:16]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'RAM_PADDING_VALUE', 'SubRegister': 'RAM_PADDING_VALUE_SEL', 'ID': 2, 'Index': 23, 'Bit Locate': '[21:20]', 'Type': 'RW', 'Physical Address': 'DE00015C', 'Description': 'selection of padding format', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'PAD_C_FRONT', 'SubRegister': nan, 'ID': 2, 'Index': 24, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000160', 'Description': 'Data channel front side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'PAD_C_BACK', 'SubRegister': nan, 'ID': 2, 'Index': 25, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000164', 'Description': 'Data channel back side padding', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'LDMA_CHSUM_SEL', 'SubRegister': nan, 'ID': 2, 'Index': 26, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000168', 'Description': '[21]: 1: check sum enable; 0: disable\n[20]: 1: clean performance data;\n[19:0]: selection of LDMA check sum value\n0: ldma_ar_addr\n1: ldma_ar_length\n2: ldma_r_data\n3: ldma_buf_w_data\n4: ldma_buf_r_data\n5: ldma_shram_w_data\n6: ldma_shram_w_addr\n7: ldma_shram_w_mask\n8: ldma_total_cycle_cnt\n9: ldma_bmc_cycle_cnt\n10: ldma_ibmc_cycle_cnt\n11: ldma_cmd_idle_cnt\n12: ldma_data_2_data_cnt\n13: ldma_cmd_2_cmd_cnt\n14: ldma_bmc_state\n15: ldma_bmc_cmd_cnt\n16: ldma_buf_cnt\n17: ldma_decomp_cat_num\n18: ldma_ram_tran_state\n19: ldma_ram_ch_state\n20: ldma_ram_ch_state_d1\n21: ldma_ram_cat_num', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': 'ldma_total_cycle_cnt: ldma busy cycle count\nldma_bmc_cycle_cnt: busy cycle count of ldma bmc\nldma_ibmc_cycle_cnt: busy cycle count of ldma ibmc\nldma_cmd_idle_cnt: the max. latency of bmc command acception(vld=1, rdy=0)\nldma_data_2_data_cnt: the latency of two valid data\nldma_cmd_2_cmd_cnt: the latency of two valid command'}
{'Item': 'LDMA', 'Register': 'LDMA_CHSUM_DATA', 'SubRegister': nan, 'ID': 2, 'Index': 27, 'Bit Locate': '[31:0]', 'Type': 'RO', 'Physical Address': 'DE00016C', 'Description': 'check-sum value of LDMA_CHSUM_SEL\ndata from LDMA, and output by riu_rdata directly,\nthe register is in LDMA', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_W_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 28, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000170', 'Description': 'Stride size for the SHRAM first-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_H_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 29, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000174', 'Description': 'Stride size for the SHRAM second-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'LDMA', 'Register': 'SHRAM_STRIDE_N_SIZE', 'SubRegister': nan, 'ID': 2, 'Index': 30, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE000178', 'Description': 'Stride size for the SHRAM third-dimension transaction ', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 3, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000180', 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': nan, 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EXE_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[1:0]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': '0: FME mode\n1: MM mode\n2: EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2', 'Usecase': '0~2', 'Constraint': 'FME0.MODE.EXE_MODE >= 0 &&\nFME0.MODE.EXE_MODE <= 2'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'MM_ATTRIBUTE', 'ID': 3, 'Index': 1, 'Bit Locate': '[3:2]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': '0: Normal(Conv, PW, FC, DILATED)\n1: DW\n2: TRS', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2', 'Usecase': '0~2', 'Constraint': 'FME0.MODE.MM_ATTRIBUTE >= 0 &&\nFME0.MODE.MM_ATTRIBUTE <= 2'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EW_ACT_EN', 'ID': 3, 'Index': 1, 'Bit Locate': '[4]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': 'Activation is enabled or bypassed\n0: activation by LUT,\n1: bypass activation', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '1', 'Usecase': '0~1', 'Constraint': 'FME0.MODE.EW_ACT_EN = 0 or 1'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EW_DOMAIN_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[5]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': 'The domain is q7 or s8 in avg/max pooling\n0: q7 mode\n1: s8 mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '1', 'Usecase': '0~1', 'Constraint': 'if (FME0.MODE.EXE_MODE == 0 or 1) {\n    FME0.MODE.EW_OP = 1\n}\nelse {\n    if (FME0.MODE.EW_FLOW == 2 or 3) {\n        FME0.MODE.EW_OP = 0 or 1\n    }\n    else {\n         FME0.MODE.EW_OP = 1\n    }\n}'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EW_OP', 'ID': 3, 'Index': 1, 'Bit Locate': '[8:6]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': 'The element-wise operations\n0: EW_ADD\n1: EW_SUB\n2: EW_MUL\n4: EW_OP_CONST (includes:  requant, add_const, sub_const, mul_const)\n5: EW_CONST_SUB (const - tensor)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '5', 'Usecase': '0,1,2,4,5', 'Constraint': 'if (FME0.MODE.EXE_MODE == 0 or 2) {\n  FME0.MODE.EW_OP = 0~5\n}'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'EW_FLOW', 'ID': 3, 'Index': 1, 'Bit Locate': '[10:9]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': 'The operation flow to process\n1: element-wise op --> max pooling\n2: average pooling\n3: max pooling', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '3', 'Usecase': '1~3', 'Constraint': 'if (FME0.MODE.EXE_MODE == 0 or 2) {\n  FME.MODE.EW_FLOW = 1~3\n}\nelse {\n  FME_MODE.EW_FLOW = 2\n}'}
{'Item': 'FME0', 'Register': 'MODE', 'SubRegister': 'LOAD_MODE', 'ID': 3, 'Index': 1, 'Bit Locate': '[12:11]', 'Type': 'RW', 'Physical Address': 'DE000184', 'Description': 'The parameter or actication LUT needs to be loaded.\nStart the operation:\n1a: set LOAD_MODE = 1, 2 or 3\nlb: sfence\n2a: set LOAD_MDOE = 0\n2b: sfence (start FME)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '3', 'Usecase': '{1~3}->0', 'Constraint': "2'b00: load bias/scale/shift (EXE mode), equals to start\n2'b01: load parameter (LOAD) (gemm: inoffset) (edp: opcore param)\n2'b10: load lut (LOAD)\n2'b11: load lut and paramter (LOAD)"}
{'Item': 'FME0', 'Register': 'IM_DILATED_RATE', 'SubRegister': nan, 'ID': 3, 'Index': 2, 'Bit Locate': '[2:0]', 'Type': 'RW', 'Physical Address': 'DE000188', 'Description': 'N/A (implement at next generation)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PU', 'ID': 3, 'Index': 3, 'Bit Locate': '[1:0]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Description': 'Padding down for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**2-1', 'Usecase': '0 <= FME0.IM_PAD.IM_PU <= 2**2-1', 'Constraint': '0 <= FME0.IM_PAD.IM_PU <= 2**2-1'}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PD', 'ID': 3, 'Index': 3, 'Bit Locate': '[3:2]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Description': 'Padding up for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**2-1', 'Usecase': '0 <= FME0.IM_PAD.IM_PD <= 2**2-1', 'Constraint': '0 <= FME0.IM_PAD.IM_PD <= 2**2-1'}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PL', 'ID': 3, 'Index': 3, 'Bit Locate': '[5:4]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Description': 'Padding left for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**2-1', 'Usecase': '0 <= FME0.IM_PAD.IM_PL <= 2**2-1', 'Constraint': '0 <= FME0.IM_PAD.IM_PL <= 2**2-1'}
{'Item': 'FME0', 'Register': 'IM_PAD', 'SubRegister': 'IM_PR', 'ID': 3, 'Index': 3, 'Bit Locate': '[7:6]', 'Type': 'RW', 'Physical Address': 'DE00018C', 'Description': 'Padding right for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**2-1', 'Usecase': '0 <= FME0.IM_PAD.IM_PR <= 2**2-1', 'Constraint': '0 <= FME0.IM_PAD.IM_PR <= 2**2-1'}
{'Item': 'FME0', 'Register': 'IM_IW', 'SubRegister': nan, 'ID': 3, 'Index': 4, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000190', 'Description': 'Input width for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': '1 <= FME0.IM_IW <= 2**10-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_IH', 'SubRegister': nan, 'ID': 3, 'Index': 5, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000194', 'Description': 'Input height for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': '1 <= FME0.IM_IH <= 2**10-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_IC', 'SubRegister': nan, 'ID': 3, 'Index': 6, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE000198', 'Description': 'Input channel for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Usecase': '1 <= FME0.IM_IC <= 2**14-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'IM_SW', 'ID': 3, 'Index': 7, 'Bit Locate': '[4:0]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Description': 'Kernel width stride for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**5-1', 'Usecase': '1 <= FME0.IM_STRIDE.IM_SW <= 2**5-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_STRIDE', 'SubRegister': 'IM_SH', 'ID': 3, 'Index': 7, 'Bit Locate': '[9:5]', 'Type': 'RW', 'Physical Address': 'DE00019C', 'Description': 'Kernel height stride for input feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 0.0, 'Max': '2**5-1', 'Usecase': '1 <= FME0.IM_STRIDE.IM_SH <= 2**5-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_KERNEL', 'SubRegister': 'IM_KW', 'ID': 3, 'Index': 8, 'Bit Locate': '[4:0]', 'Type': 'RW', 'Physical Address': 'DE0001A0', 'Description': 'Kernel width for input feature map in FME/MM mode\nKernel width for element-wise map in EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**5-1', 'Usecase': '1 <= FME0.IM_STRIDE.IM_KW <= 2**5-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_KERNEL', 'SubRegister': 'IM_KH', 'ID': 3, 'Index': 8, 'Bit Locate': '[9:5]', 'Type': 'RW', 'Physical Address': 'DE0001A0', 'Description': 'Kernel height for input feature map in FME/MM mode\nKernel height for element-wise map in EW mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**5-1', 'Usecase': '1 <= FME0.IM_STRIDE.IM_KH <= 2**5-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'IM_KERNEL', 'SubRegister': 'IM_KWKH', 'ID': 3, 'Index': 8, 'Bit Locate': '[19:10]', 'Type': 'RW', 'Physical Address': 'DE0001A0', 'Description': 'IM_KW * IM_KH', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': '1 <= FME0.IM_STRIDE.IM_KWKH <= 2**5-1', 'Constraint': '\nif (FME0.MODE.EXE_MODE == "MM mode" && FME0.MODE.MM_ATTRIBUTE == "Normal"){\n    FME0.IM_IW = (FME0.OM_OW-1)* FME0.IM_STRIDE.IM_SW + FME0.IM_STRIDE.IM_KW - 1 + FME0.IM_PAD.IM_PL + FME0.IM_PAD.IM_PR\n    FME0.IM_IH = (FME0.OM_OH-1)* FME0.IM_STRIDE.IM_SH + FME0.IM_STRIDE.IM_KH - 1 + FME0.IM_PAD.IM_PU + FME0.IM_PAD.IM_PD\n}\nif (FME0.MODE.EXE_MODE == "MM mode" && FME0.MODE.MM_ATTRIBUTE == "DW"){\n    //TODO\n}\nif (FME0.MODE.EXE_MODE == "MM mode" && FME0.MODE.MM_ATTRIBUTE == "TRS"){\n    //TODO\n}\nif (FME0.MODE.EXE_MODE == "EW mode"){\n    //TODO\n}\nif (FME0.MODE.EXE_MODE == "FME mode"){\n    //TODO\n}\nim_atomic_ic = shram_format(FME.IM_IC);\nFME0.IM_IW * FME0.IM_IH * im_atomic_ic <= 2**19-1'}
{'Item': 'FME0', 'Register': 'POOL_KWKH', 'SubRegister': nan, 'ID': 3, 'Index': 9, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE0001A4', 'Description': 'POOL_KW*POOL_KH for FME mode', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EM_IW', 'SubRegister': nan, 'ID': 3, 'Index': 10, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001A8', 'Description': 'Element-wise width for element-wise feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EM_IH', 'SubRegister': nan, 'ID': 3, 'Index': 11, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001AC', 'Description': 'Element-wise height for element-wise feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'EM_IC', 'SubRegister': nan, 'ID': 3, 'Index': 12, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001B0', 'Description': 'Element-wise channel for element-wise feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_OW', 'SubRegister': nan, 'ID': 3, 'Index': 13, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001B4', 'Description': 'Output width for output feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': '1 <= FME0.OM_OW <= 2**10-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'OM_OH', 'SubRegister': nan, 'ID': 3, 'Index': 14, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001B8', 'Description': 'Output height for output feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**10-1', 'Usecase': '1 <= FME0.OM_OH <= 2**10-1', 'Constraint': 'As Following'}
{'Item': 'FME0', 'Register': 'OM_OC', 'SubRegister': nan, 'ID': 3, 'Index': 15, 'Bit Locate': '[13:0]', 'Type': 'RW', 'Physical Address': 'DE0001BC', 'Description': 'Output channel for output feature map', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': 1.0, 'Max': '2**14-1', 'Usecase': '1 <= FME0.OM_OC <= 2**14-1', 'Constraint': 'im_atomic_ic = shram_format(FME.IM_IC);\nFME0.OM_OW * FME0.OM_OH * om_atomic_oc <= 2**19-1'}
{'Item': 'FME0', 'Register': 'IM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 16, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C0', 'Description': 'Input feature map address in FME/MM mode\nelement-wise feature map address in EW mode', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.IM_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.IM_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'KR_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 17, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C4', 'Description': 'Kernel address', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.KR_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.KR_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'BS_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 18, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001C8', 'Description': 'bias address for channel-wise coefficients contianing bias, scale, shift', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.BS_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.BS_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'PL_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 19, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001CC', 'Description': 'load parameter for LUT address and layer-wise coefficients contianing (??)', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.PL_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.PL_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'EM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 20, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D0', 'Description': 'efmap address', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.EM_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.EM_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'OM_ADDR_INIT', 'SubRegister': nan, 'ID': 3, 'Index': 21, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D4', 'Description': 'ofmap address', 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': 0.0, 'Max': '2*22-1', 'Usecase': '0 <= FME0.OM_ADDR_INIT <= 2**19-1', 'Constraint': '0 <= FME0.OM_ADDR_INIT <= 2**19-1'}
{'Item': 'FME0', 'Register': 'EM_ALIGNMENT_ICIW', 'SubRegister': nan, 'ID': 3, 'Index': 22, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001D8', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'OM_ALIGNMENT_OCOW', 'SubRegister': nan, 'ID': 3, 'Index': 23, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001DC', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'KR_ALIGNMENT_ICKWKH', 'SubRegister': nan, 'ID': 3, 'Index': 24, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001E0', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'FME0', 'Register': 'KR_ALIGNMENT_ICKW', 'SubRegister': nan, 'ID': 3, 'Index': 25, 'Bit Locate': '[9:0] ~ [21:0]', 'Type': 'RW', 'Physical Address': 'DE0001E4', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': 'ANDLA_IBMC_ADDR_BITWIDTH', 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'SFENCE', 'SubRegister': nan, 'ID': 7, 'Index': 0, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000380', 'Description': 'Start command with fence behavior. Command includes 5 targets which are\nFME, LDMA, SDMA and CDMA, and it can determine which target has to block.\nIt is a command when write operation, and it is a register when read operation.\n0: non-blocking\n1: blocking\nCommand Format: ( (BASE_ADDR_SEL[2:0]<<18) | (FME << 3) | (LDMA << 2) | (SDMA << 1) | (CDMA << 0))\n0: disable interrupt\n1: enable interrupt\nCommand Format: (Interrupt enable << 21)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'DIRECTION', 'SubRegister': nan, 'ID': 7, 'Index': 1, 'Bit Locate': '[0]', 'Type': 'RW', 'Physical Address': 'DE000384', 'Description': '0: read from BMC (BMC -> DLA)(LDMA/CDMA)\n1: write to BMC (DLA -> BMC)(SDMA)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'LSB', 'ID': 7, 'Index': 2, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000388', 'Description': 'DRAM addr (22 bits LSB)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_ADDR', 'SubRegister': 'MSB', 'ID': 7, 'Index': 3, 'Bit Locate': '[9:0]', 'Type': 'RW', 'Physical Address': 'DE00038C', 'Description': 'DRAM addr (10 bits MSB)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_C', 'SubRegister': nan, 'ID': 7, 'Index': 4, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000390', 'Description': 'Command Size C Channel (unit: Byte)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_W', 'SubRegister': nan, 'ID': 7, 'Index': 5, 'Bit Locate': '[15:0]', 'Type': 'RW', 'Physical Address': 'DE000394', 'Description': 'Command Size W Channel (unit: Byte)', 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
{'Item': 'CDMA', 'Register': 'EXRAM_STRIDE_W', 'SubRegister': nan, 'ID': 7, 'Index': 6, 'Bit Locate': '[21:0]', 'Type': 'RW', 'Physical Address': 'DE000398', 'Description': nan, 'Default Value': '0', 'Bitwidth configuare': nan, 'Min': nan, 'Max': nan, 'Usecase': nan, 'Constraint': nan}
