<!DOCTYPE HTML>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <!-- HTML 4 -->
	<meta charset="UTF-8">                                              <!-- HTML 5 -->
	<title>Volatile Variables in C and C++ | JEHTech</title>
	<!-- META_INSERT -->
	<!-- CSS_INSERT -->
	<!-- JAVASCRIPT_INSERT -->
</head>

<body>
<div id="header">
	-- This is JEHTech --
</div>

<div id="sidebar">
	<h1 class="title">Links...</h1>
	<div id="includedContent"></div>
</div>

<div id="content">
<h1 class="title">Volatile Variables in C and C++</h1>
<div style="padding-right:10px;">

<h2>Page Contents</h2>
<div id="page_contents">
</div>

<h2>Types</h2>
<div>
	
	<a href="http://www.cs.utah.edu/~regehr/papers/emsoft08-preprint.pdf" target="_blank">[Ref</a><a href="volatiles-are-miscompiled-eric-eide-and-john-regehr.pdf" target="_blank"> | local]</a>.
	<pre>https://stackoverflow.com/questions/40614016/is-a-global-implicitly-volatile-in-c
https://msdn.microsoft.com/en-us/magazine/dn973015.aspx
https://blog.regehr.org/archives/232
https://gcc.gnu.org/onlinedocs/gcc/Volatiles.html
https://msdn.microsoft.com/en-us/magazine/dn973015.aspx
https://preshing.com/20120625/memory-ordering-at-compile-time/
https://blogs.msdn.microsoft.com/itgoestoeleven/2008/03/07/the-joys-of-compiler-and-processor-reordering/
https://www.cl.cam.ac.uk/teaching/0809/OptComp/slides/lecture14.pdf ******
https://lwn.net/Articles/233479/
</pre>

<pre>The Compiler Design Handbook: Optimizations aâ€¦ (Hardcover)by Y.N. Srikant, Priti Shankar

Ever since the advent of rediced instruction set computers ... instruction schediling techiques have gaine dimportance as they rearrange insturction to "cover" the delay or latency that is required between an instruction and its dependent successor. Without such reordering, peipelines would stall, resulting in wasted processor cycles....

... Instructions cheduling methods for basic blocks may result in a moderate imporovement (less that 5 tgo 10%) in performance, in terms of execution time of a schedule, for simple pipelined RISC architectires. However, the perofrmance imporovement achieved for multiple instruction issue processors could be significant...

Instruction scheduling is typically performed after machine-indpendent optimizations ... on the target machine's assembly code...

</div>

</div> <!-- END H1 padding div -->
</div>
</body>
</html>


