
FAC Firmware V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009160  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08009220  08009220  0000a220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009384  08009384  0000b374  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009384  08009384  0000a384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800938c  0800938c  0000b374  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800938c  0800938c  0000a38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009390  08009390  0000a390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000374  20000000  08009394  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026ac  20000378  08009708  0000b378  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20002a24  08009708  0000ba24  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b374  2**0
                  CONTENTS, READONLY
 12 .debug_info   00037a1b  00000000  00000000  0000b39c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008e05  00000000  00000000  00042db7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001ee7e  00000000  00000000  0004bbbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001c68  00000000  00000000  0006aa40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000366e  00000000  00000000  0006c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000224de  00000000  00000000  0006fd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00041dab  00000000  00000000  000921f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a7ba3  00000000  00000000  000d3f9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017bb42  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e14  00000000  00000000  0017bb88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008a  00000000  00000000  0018099c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000378 	.word	0x20000378
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08009208 	.word	0x08009208

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000037c 	.word	0x2000037c
 8000104:	08009208 	.word	0x08009208

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_cfrcmple>:
 8000404:	4684      	mov	ip, r0
 8000406:	0008      	movs	r0, r1
 8000408:	4661      	mov	r1, ip
 800040a:	e7ff      	b.n	800040c <__aeabi_cfcmpeq>

0800040c <__aeabi_cfcmpeq>:
 800040c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800040e:	f000 fb2d 	bl	8000a6c <__lesf2>
 8000412:	2800      	cmp	r0, #0
 8000414:	d401      	bmi.n	800041a <__aeabi_cfcmpeq+0xe>
 8000416:	2100      	movs	r1, #0
 8000418:	42c8      	cmn	r0, r1
 800041a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800041c <__aeabi_fcmpeq>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 fab5 	bl	800098c <__eqsf2>
 8000422:	4240      	negs	r0, r0
 8000424:	3001      	adds	r0, #1
 8000426:	bd10      	pop	{r4, pc}

08000428 <__aeabi_fcmplt>:
 8000428:	b510      	push	{r4, lr}
 800042a:	f000 fb1f 	bl	8000a6c <__lesf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	db01      	blt.n	8000436 <__aeabi_fcmplt+0xe>
 8000432:	2000      	movs	r0, #0
 8000434:	bd10      	pop	{r4, pc}
 8000436:	2001      	movs	r0, #1
 8000438:	bd10      	pop	{r4, pc}
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_fcmple>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 fb15 	bl	8000a6c <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	dd01      	ble.n	800044a <__aeabi_fcmple+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmpgt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 fac3 	bl	80009dc <__gesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dc01      	bgt.n	800045e <__aeabi_fcmpgt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_fcmpge>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 fab9 	bl	80009dc <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	da01      	bge.n	8000472 <__aeabi_fcmpge+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_ldivmod>:
 8000478:	2b00      	cmp	r3, #0
 800047a:	d115      	bne.n	80004a8 <__aeabi_ldivmod+0x30>
 800047c:	2a00      	cmp	r2, #0
 800047e:	d113      	bne.n	80004a8 <__aeabi_ldivmod+0x30>
 8000480:	2900      	cmp	r1, #0
 8000482:	db06      	blt.n	8000492 <__aeabi_ldivmod+0x1a>
 8000484:	dc01      	bgt.n	800048a <__aeabi_ldivmod+0x12>
 8000486:	2800      	cmp	r0, #0
 8000488:	d006      	beq.n	8000498 <__aeabi_ldivmod+0x20>
 800048a:	2000      	movs	r0, #0
 800048c:	43c0      	mvns	r0, r0
 800048e:	0841      	lsrs	r1, r0, #1
 8000490:	e002      	b.n	8000498 <__aeabi_ldivmod+0x20>
 8000492:	2180      	movs	r1, #128	@ 0x80
 8000494:	0609      	lsls	r1, r1, #24
 8000496:	2000      	movs	r0, #0
 8000498:	b407      	push	{r0, r1, r2}
 800049a:	4802      	ldr	r0, [pc, #8]	@ (80004a4 <__aeabi_ldivmod+0x2c>)
 800049c:	a101      	add	r1, pc, #4	@ (adr r1, 80004a4 <__aeabi_ldivmod+0x2c>)
 800049e:	1840      	adds	r0, r0, r1
 80004a0:	9002      	str	r0, [sp, #8]
 80004a2:	bd03      	pop	{r0, r1, pc}
 80004a4:	ffffff5d 	.word	0xffffff5d
 80004a8:	b403      	push	{r0, r1}
 80004aa:	4668      	mov	r0, sp
 80004ac:	b501      	push	{r0, lr}
 80004ae:	9802      	ldr	r0, [sp, #8]
 80004b0:	f000 f938 	bl	8000724 <__gnu_ldivmod_helper>
 80004b4:	9b01      	ldr	r3, [sp, #4]
 80004b6:	469e      	mov	lr, r3
 80004b8:	b002      	add	sp, #8
 80004ba:	bc0c      	pop	{r2, r3}
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			@ (mov r8, r8)

080004c0 <__aeabi_uldivmod>:
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d111      	bne.n	80004e8 <__aeabi_uldivmod+0x28>
 80004c4:	2a00      	cmp	r2, #0
 80004c6:	d10f      	bne.n	80004e8 <__aeabi_uldivmod+0x28>
 80004c8:	2900      	cmp	r1, #0
 80004ca:	d100      	bne.n	80004ce <__aeabi_uldivmod+0xe>
 80004cc:	2800      	cmp	r0, #0
 80004ce:	d002      	beq.n	80004d6 <__aeabi_uldivmod+0x16>
 80004d0:	2100      	movs	r1, #0
 80004d2:	43c9      	mvns	r1, r1
 80004d4:	0008      	movs	r0, r1
 80004d6:	b407      	push	{r0, r1, r2}
 80004d8:	4802      	ldr	r0, [pc, #8]	@ (80004e4 <__aeabi_uldivmod+0x24>)
 80004da:	a102      	add	r1, pc, #8	@ (adr r1, 80004e4 <__aeabi_uldivmod+0x24>)
 80004dc:	1840      	adds	r0, r0, r1
 80004de:	9002      	str	r0, [sp, #8]
 80004e0:	bd03      	pop	{r0, r1, pc}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	ffffff1d 	.word	0xffffff1d
 80004e8:	b403      	push	{r0, r1}
 80004ea:	4668      	mov	r0, sp
 80004ec:	b501      	push	{r0, lr}
 80004ee:	9802      	ldr	r0, [sp, #8]
 80004f0:	f000 f84c 	bl	800058c <__udivmoddi4>
 80004f4:	9b01      	ldr	r3, [sp, #4]
 80004f6:	469e      	mov	lr, r3
 80004f8:	b002      	add	sp, #8
 80004fa:	bc0c      	pop	{r2, r3}
 80004fc:	4770      	bx	lr
 80004fe:	46c0      	nop			@ (mov r8, r8)

08000500 <__aeabi_lmul>:
 8000500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000502:	46ce      	mov	lr, r9
 8000504:	4699      	mov	r9, r3
 8000506:	0c03      	lsrs	r3, r0, #16
 8000508:	469c      	mov	ip, r3
 800050a:	0413      	lsls	r3, r2, #16
 800050c:	4647      	mov	r7, r8
 800050e:	0c1b      	lsrs	r3, r3, #16
 8000510:	001d      	movs	r5, r3
 8000512:	000e      	movs	r6, r1
 8000514:	4661      	mov	r1, ip
 8000516:	0404      	lsls	r4, r0, #16
 8000518:	0c24      	lsrs	r4, r4, #16
 800051a:	b580      	push	{r7, lr}
 800051c:	0007      	movs	r7, r0
 800051e:	0c10      	lsrs	r0, r2, #16
 8000520:	434b      	muls	r3, r1
 8000522:	4365      	muls	r5, r4
 8000524:	4341      	muls	r1, r0
 8000526:	4360      	muls	r0, r4
 8000528:	0c2c      	lsrs	r4, r5, #16
 800052a:	18c0      	adds	r0, r0, r3
 800052c:	1824      	adds	r4, r4, r0
 800052e:	468c      	mov	ip, r1
 8000530:	42a3      	cmp	r3, r4
 8000532:	d903      	bls.n	800053c <__aeabi_lmul+0x3c>
 8000534:	2380      	movs	r3, #128	@ 0x80
 8000536:	025b      	lsls	r3, r3, #9
 8000538:	4698      	mov	r8, r3
 800053a:	44c4      	add	ip, r8
 800053c:	4649      	mov	r1, r9
 800053e:	4379      	muls	r1, r7
 8000540:	4356      	muls	r6, r2
 8000542:	0c23      	lsrs	r3, r4, #16
 8000544:	042d      	lsls	r5, r5, #16
 8000546:	0c2d      	lsrs	r5, r5, #16
 8000548:	1989      	adds	r1, r1, r6
 800054a:	4463      	add	r3, ip
 800054c:	0424      	lsls	r4, r4, #16
 800054e:	1960      	adds	r0, r4, r5
 8000550:	18c9      	adds	r1, r1, r3
 8000552:	bcc0      	pop	{r6, r7}
 8000554:	46b9      	mov	r9, r7
 8000556:	46b0      	mov	r8, r6
 8000558:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__aeabi_f2uiz>:
 800055c:	219e      	movs	r1, #158	@ 0x9e
 800055e:	b510      	push	{r4, lr}
 8000560:	05c9      	lsls	r1, r1, #23
 8000562:	1c04      	adds	r4, r0, #0
 8000564:	f7ff ff7e 	bl	8000464 <__aeabi_fcmpge>
 8000568:	2800      	cmp	r0, #0
 800056a:	d103      	bne.n	8000574 <__aeabi_f2uiz+0x18>
 800056c:	1c20      	adds	r0, r4, #0
 800056e:	f000 fe83 	bl	8001278 <__aeabi_f2iz>
 8000572:	bd10      	pop	{r4, pc}
 8000574:	219e      	movs	r1, #158	@ 0x9e
 8000576:	1c20      	adds	r0, r4, #0
 8000578:	05c9      	lsls	r1, r1, #23
 800057a:	f000 fc19 	bl	8000db0 <__aeabi_fsub>
 800057e:	f000 fe7b 	bl	8001278 <__aeabi_f2iz>
 8000582:	2380      	movs	r3, #128	@ 0x80
 8000584:	061b      	lsls	r3, r3, #24
 8000586:	469c      	mov	ip, r3
 8000588:	4460      	add	r0, ip
 800058a:	e7f2      	b.n	8000572 <__aeabi_f2uiz+0x16>

0800058c <__udivmoddi4>:
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	4657      	mov	r7, sl
 8000590:	464e      	mov	r6, r9
 8000592:	4645      	mov	r5, r8
 8000594:	46de      	mov	lr, fp
 8000596:	b5e0      	push	{r5, r6, r7, lr}
 8000598:	0004      	movs	r4, r0
 800059a:	000d      	movs	r5, r1
 800059c:	4692      	mov	sl, r2
 800059e:	4699      	mov	r9, r3
 80005a0:	b083      	sub	sp, #12
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d830      	bhi.n	8000608 <__udivmoddi4+0x7c>
 80005a6:	d02d      	beq.n	8000604 <__udivmoddi4+0x78>
 80005a8:	4649      	mov	r1, r9
 80005aa:	4650      	mov	r0, sl
 80005ac:	f000 ff38 	bl	8001420 <__clzdi2>
 80005b0:	0029      	movs	r1, r5
 80005b2:	0006      	movs	r6, r0
 80005b4:	0020      	movs	r0, r4
 80005b6:	f000 ff33 	bl	8001420 <__clzdi2>
 80005ba:	1a33      	subs	r3, r6, r0
 80005bc:	4698      	mov	r8, r3
 80005be:	3b20      	subs	r3, #32
 80005c0:	d434      	bmi.n	800062c <__udivmoddi4+0xa0>
 80005c2:	469b      	mov	fp, r3
 80005c4:	4653      	mov	r3, sl
 80005c6:	465a      	mov	r2, fp
 80005c8:	4093      	lsls	r3, r2
 80005ca:	4642      	mov	r2, r8
 80005cc:	001f      	movs	r7, r3
 80005ce:	4653      	mov	r3, sl
 80005d0:	4093      	lsls	r3, r2
 80005d2:	001e      	movs	r6, r3
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d83b      	bhi.n	8000650 <__udivmoddi4+0xc4>
 80005d8:	42af      	cmp	r7, r5
 80005da:	d100      	bne.n	80005de <__udivmoddi4+0x52>
 80005dc:	e079      	b.n	80006d2 <__udivmoddi4+0x146>
 80005de:	465b      	mov	r3, fp
 80005e0:	1ba4      	subs	r4, r4, r6
 80005e2:	41bd      	sbcs	r5, r7
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	da00      	bge.n	80005ea <__udivmoddi4+0x5e>
 80005e8:	e076      	b.n	80006d8 <__udivmoddi4+0x14c>
 80005ea:	2200      	movs	r2, #0
 80005ec:	2300      	movs	r3, #0
 80005ee:	9200      	str	r2, [sp, #0]
 80005f0:	9301      	str	r3, [sp, #4]
 80005f2:	2301      	movs	r3, #1
 80005f4:	465a      	mov	r2, fp
 80005f6:	4093      	lsls	r3, r2
 80005f8:	9301      	str	r3, [sp, #4]
 80005fa:	2301      	movs	r3, #1
 80005fc:	4642      	mov	r2, r8
 80005fe:	4093      	lsls	r3, r2
 8000600:	9300      	str	r3, [sp, #0]
 8000602:	e029      	b.n	8000658 <__udivmoddi4+0xcc>
 8000604:	4282      	cmp	r2, r0
 8000606:	d9cf      	bls.n	80005a8 <__udivmoddi4+0x1c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <__udivmoddi4+0x8e>
 8000616:	601c      	str	r4, [r3, #0]
 8000618:	605d      	str	r5, [r3, #4]
 800061a:	9800      	ldr	r0, [sp, #0]
 800061c:	9901      	ldr	r1, [sp, #4]
 800061e:	b003      	add	sp, #12
 8000620:	bcf0      	pop	{r4, r5, r6, r7}
 8000622:	46bb      	mov	fp, r7
 8000624:	46b2      	mov	sl, r6
 8000626:	46a9      	mov	r9, r5
 8000628:	46a0      	mov	r8, r4
 800062a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800062c:	4642      	mov	r2, r8
 800062e:	469b      	mov	fp, r3
 8000630:	2320      	movs	r3, #32
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	4652      	mov	r2, sl
 8000636:	40da      	lsrs	r2, r3
 8000638:	4641      	mov	r1, r8
 800063a:	0013      	movs	r3, r2
 800063c:	464a      	mov	r2, r9
 800063e:	408a      	lsls	r2, r1
 8000640:	0017      	movs	r7, r2
 8000642:	4642      	mov	r2, r8
 8000644:	431f      	orrs	r7, r3
 8000646:	4653      	mov	r3, sl
 8000648:	4093      	lsls	r3, r2
 800064a:	001e      	movs	r6, r3
 800064c:	42af      	cmp	r7, r5
 800064e:	d9c3      	bls.n	80005d8 <__udivmoddi4+0x4c>
 8000650:	2200      	movs	r2, #0
 8000652:	2300      	movs	r3, #0
 8000654:	9200      	str	r2, [sp, #0]
 8000656:	9301      	str	r3, [sp, #4]
 8000658:	4643      	mov	r3, r8
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0d8      	beq.n	8000610 <__udivmoddi4+0x84>
 800065e:	07fb      	lsls	r3, r7, #31
 8000660:	0872      	lsrs	r2, r6, #1
 8000662:	431a      	orrs	r2, r3
 8000664:	4646      	mov	r6, r8
 8000666:	087b      	lsrs	r3, r7, #1
 8000668:	e00e      	b.n	8000688 <__udivmoddi4+0xfc>
 800066a:	42ab      	cmp	r3, r5
 800066c:	d101      	bne.n	8000672 <__udivmoddi4+0xe6>
 800066e:	42a2      	cmp	r2, r4
 8000670:	d80c      	bhi.n	800068c <__udivmoddi4+0x100>
 8000672:	1aa4      	subs	r4, r4, r2
 8000674:	419d      	sbcs	r5, r3
 8000676:	2001      	movs	r0, #1
 8000678:	1924      	adds	r4, r4, r4
 800067a:	416d      	adcs	r5, r5
 800067c:	2100      	movs	r1, #0
 800067e:	3e01      	subs	r6, #1
 8000680:	1824      	adds	r4, r4, r0
 8000682:	414d      	adcs	r5, r1
 8000684:	2e00      	cmp	r6, #0
 8000686:	d006      	beq.n	8000696 <__udivmoddi4+0x10a>
 8000688:	42ab      	cmp	r3, r5
 800068a:	d9ee      	bls.n	800066a <__udivmoddi4+0xde>
 800068c:	3e01      	subs	r6, #1
 800068e:	1924      	adds	r4, r4, r4
 8000690:	416d      	adcs	r5, r5
 8000692:	2e00      	cmp	r6, #0
 8000694:	d1f8      	bne.n	8000688 <__udivmoddi4+0xfc>
 8000696:	9800      	ldr	r0, [sp, #0]
 8000698:	9901      	ldr	r1, [sp, #4]
 800069a:	465b      	mov	r3, fp
 800069c:	1900      	adds	r0, r0, r4
 800069e:	4169      	adcs	r1, r5
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	db24      	blt.n	80006ee <__udivmoddi4+0x162>
 80006a4:	002b      	movs	r3, r5
 80006a6:	465a      	mov	r2, fp
 80006a8:	4644      	mov	r4, r8
 80006aa:	40d3      	lsrs	r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	40e2      	lsrs	r2, r4
 80006b0:	001c      	movs	r4, r3
 80006b2:	465b      	mov	r3, fp
 80006b4:	0015      	movs	r5, r2
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db2a      	blt.n	8000710 <__udivmoddi4+0x184>
 80006ba:	0026      	movs	r6, r4
 80006bc:	409e      	lsls	r6, r3
 80006be:	0033      	movs	r3, r6
 80006c0:	0026      	movs	r6, r4
 80006c2:	4647      	mov	r7, r8
 80006c4:	40be      	lsls	r6, r7
 80006c6:	0032      	movs	r2, r6
 80006c8:	1a80      	subs	r0, r0, r2
 80006ca:	4199      	sbcs	r1, r3
 80006cc:	9000      	str	r0, [sp, #0]
 80006ce:	9101      	str	r1, [sp, #4]
 80006d0:	e79e      	b.n	8000610 <__udivmoddi4+0x84>
 80006d2:	42a3      	cmp	r3, r4
 80006d4:	d8bc      	bhi.n	8000650 <__udivmoddi4+0xc4>
 80006d6:	e782      	b.n	80005de <__udivmoddi4+0x52>
 80006d8:	4642      	mov	r2, r8
 80006da:	2320      	movs	r3, #32
 80006dc:	2100      	movs	r1, #0
 80006de:	1a9b      	subs	r3, r3, r2
 80006e0:	2200      	movs	r2, #0
 80006e2:	9100      	str	r1, [sp, #0]
 80006e4:	9201      	str	r2, [sp, #4]
 80006e6:	2201      	movs	r2, #1
 80006e8:	40da      	lsrs	r2, r3
 80006ea:	9201      	str	r2, [sp, #4]
 80006ec:	e785      	b.n	80005fa <__udivmoddi4+0x6e>
 80006ee:	4642      	mov	r2, r8
 80006f0:	2320      	movs	r3, #32
 80006f2:	1a9b      	subs	r3, r3, r2
 80006f4:	002a      	movs	r2, r5
 80006f6:	4646      	mov	r6, r8
 80006f8:	409a      	lsls	r2, r3
 80006fa:	0023      	movs	r3, r4
 80006fc:	40f3      	lsrs	r3, r6
 80006fe:	4644      	mov	r4, r8
 8000700:	4313      	orrs	r3, r2
 8000702:	002a      	movs	r2, r5
 8000704:	40e2      	lsrs	r2, r4
 8000706:	001c      	movs	r4, r3
 8000708:	465b      	mov	r3, fp
 800070a:	0015      	movs	r5, r2
 800070c:	2b00      	cmp	r3, #0
 800070e:	dad4      	bge.n	80006ba <__udivmoddi4+0x12e>
 8000710:	4642      	mov	r2, r8
 8000712:	002f      	movs	r7, r5
 8000714:	2320      	movs	r3, #32
 8000716:	0026      	movs	r6, r4
 8000718:	4097      	lsls	r7, r2
 800071a:	1a9b      	subs	r3, r3, r2
 800071c:	40de      	lsrs	r6, r3
 800071e:	003b      	movs	r3, r7
 8000720:	4333      	orrs	r3, r6
 8000722:	e7cd      	b.n	80006c0 <__udivmoddi4+0x134>

08000724 <__gnu_ldivmod_helper>:
 8000724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000726:	46ce      	mov	lr, r9
 8000728:	4647      	mov	r7, r8
 800072a:	b580      	push	{r7, lr}
 800072c:	4691      	mov	r9, r2
 800072e:	4698      	mov	r8, r3
 8000730:	0004      	movs	r4, r0
 8000732:	000d      	movs	r5, r1
 8000734:	f000 fe80 	bl	8001438 <__divdi3>
 8000738:	0007      	movs	r7, r0
 800073a:	000e      	movs	r6, r1
 800073c:	0002      	movs	r2, r0
 800073e:	000b      	movs	r3, r1
 8000740:	4648      	mov	r0, r9
 8000742:	4641      	mov	r1, r8
 8000744:	f7ff fedc 	bl	8000500 <__aeabi_lmul>
 8000748:	1a24      	subs	r4, r4, r0
 800074a:	418d      	sbcs	r5, r1
 800074c:	9b08      	ldr	r3, [sp, #32]
 800074e:	0038      	movs	r0, r7
 8000750:	0031      	movs	r1, r6
 8000752:	601c      	str	r4, [r3, #0]
 8000754:	605d      	str	r5, [r3, #4]
 8000756:	bcc0      	pop	{r6, r7}
 8000758:	46b9      	mov	r9, r7
 800075a:	46b0      	mov	r8, r6
 800075c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800075e:	46c0      	nop			@ (mov r8, r8)

08000760 <__aeabi_fdiv>:
 8000760:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000762:	4646      	mov	r6, r8
 8000764:	464f      	mov	r7, r9
 8000766:	46d6      	mov	lr, sl
 8000768:	0245      	lsls	r5, r0, #9
 800076a:	b5c0      	push	{r6, r7, lr}
 800076c:	0fc3      	lsrs	r3, r0, #31
 800076e:	0047      	lsls	r7, r0, #1
 8000770:	4698      	mov	r8, r3
 8000772:	1c0e      	adds	r6, r1, #0
 8000774:	0a6d      	lsrs	r5, r5, #9
 8000776:	0e3f      	lsrs	r7, r7, #24
 8000778:	d05b      	beq.n	8000832 <__aeabi_fdiv+0xd2>
 800077a:	2fff      	cmp	r7, #255	@ 0xff
 800077c:	d021      	beq.n	80007c2 <__aeabi_fdiv+0x62>
 800077e:	2380      	movs	r3, #128	@ 0x80
 8000780:	00ed      	lsls	r5, r5, #3
 8000782:	04db      	lsls	r3, r3, #19
 8000784:	431d      	orrs	r5, r3
 8000786:	2300      	movs	r3, #0
 8000788:	4699      	mov	r9, r3
 800078a:	469a      	mov	sl, r3
 800078c:	3f7f      	subs	r7, #127	@ 0x7f
 800078e:	0274      	lsls	r4, r6, #9
 8000790:	0073      	lsls	r3, r6, #1
 8000792:	0a64      	lsrs	r4, r4, #9
 8000794:	0e1b      	lsrs	r3, r3, #24
 8000796:	0ff6      	lsrs	r6, r6, #31
 8000798:	2b00      	cmp	r3, #0
 800079a:	d020      	beq.n	80007de <__aeabi_fdiv+0x7e>
 800079c:	2bff      	cmp	r3, #255	@ 0xff
 800079e:	d043      	beq.n	8000828 <__aeabi_fdiv+0xc8>
 80007a0:	2280      	movs	r2, #128	@ 0x80
 80007a2:	2000      	movs	r0, #0
 80007a4:	00e4      	lsls	r4, r4, #3
 80007a6:	04d2      	lsls	r2, r2, #19
 80007a8:	4314      	orrs	r4, r2
 80007aa:	3b7f      	subs	r3, #127	@ 0x7f
 80007ac:	4642      	mov	r2, r8
 80007ae:	1aff      	subs	r7, r7, r3
 80007b0:	464b      	mov	r3, r9
 80007b2:	4072      	eors	r2, r6
 80007b4:	2b0f      	cmp	r3, #15
 80007b6:	d900      	bls.n	80007ba <__aeabi_fdiv+0x5a>
 80007b8:	e09d      	b.n	80008f6 <__aeabi_fdiv+0x196>
 80007ba:	4971      	ldr	r1, [pc, #452]	@ (8000980 <__aeabi_fdiv+0x220>)
 80007bc:	009b      	lsls	r3, r3, #2
 80007be:	58cb      	ldr	r3, [r1, r3]
 80007c0:	469f      	mov	pc, r3
 80007c2:	2d00      	cmp	r5, #0
 80007c4:	d15a      	bne.n	800087c <__aeabi_fdiv+0x11c>
 80007c6:	2308      	movs	r3, #8
 80007c8:	4699      	mov	r9, r3
 80007ca:	3b06      	subs	r3, #6
 80007cc:	0274      	lsls	r4, r6, #9
 80007ce:	469a      	mov	sl, r3
 80007d0:	0073      	lsls	r3, r6, #1
 80007d2:	27ff      	movs	r7, #255	@ 0xff
 80007d4:	0a64      	lsrs	r4, r4, #9
 80007d6:	0e1b      	lsrs	r3, r3, #24
 80007d8:	0ff6      	lsrs	r6, r6, #31
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d1de      	bne.n	800079c <__aeabi_fdiv+0x3c>
 80007de:	2c00      	cmp	r4, #0
 80007e0:	d13b      	bne.n	800085a <__aeabi_fdiv+0xfa>
 80007e2:	2301      	movs	r3, #1
 80007e4:	4642      	mov	r2, r8
 80007e6:	4649      	mov	r1, r9
 80007e8:	4072      	eors	r2, r6
 80007ea:	4319      	orrs	r1, r3
 80007ec:	290e      	cmp	r1, #14
 80007ee:	d818      	bhi.n	8000822 <__aeabi_fdiv+0xc2>
 80007f0:	4864      	ldr	r0, [pc, #400]	@ (8000984 <__aeabi_fdiv+0x224>)
 80007f2:	0089      	lsls	r1, r1, #2
 80007f4:	5841      	ldr	r1, [r0, r1]
 80007f6:	468f      	mov	pc, r1
 80007f8:	4653      	mov	r3, sl
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d100      	bne.n	8000800 <__aeabi_fdiv+0xa0>
 80007fe:	e0b8      	b.n	8000972 <__aeabi_fdiv+0x212>
 8000800:	2b03      	cmp	r3, #3
 8000802:	d06e      	beq.n	80008e2 <__aeabi_fdiv+0x182>
 8000804:	4642      	mov	r2, r8
 8000806:	002c      	movs	r4, r5
 8000808:	2b01      	cmp	r3, #1
 800080a:	d140      	bne.n	800088e <__aeabi_fdiv+0x12e>
 800080c:	2000      	movs	r0, #0
 800080e:	2400      	movs	r4, #0
 8000810:	05c0      	lsls	r0, r0, #23
 8000812:	4320      	orrs	r0, r4
 8000814:	07d2      	lsls	r2, r2, #31
 8000816:	4310      	orrs	r0, r2
 8000818:	bce0      	pop	{r5, r6, r7}
 800081a:	46ba      	mov	sl, r7
 800081c:	46b1      	mov	r9, r6
 800081e:	46a8      	mov	r8, r5
 8000820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000822:	20ff      	movs	r0, #255	@ 0xff
 8000824:	2400      	movs	r4, #0
 8000826:	e7f3      	b.n	8000810 <__aeabi_fdiv+0xb0>
 8000828:	2c00      	cmp	r4, #0
 800082a:	d120      	bne.n	800086e <__aeabi_fdiv+0x10e>
 800082c:	2302      	movs	r3, #2
 800082e:	3fff      	subs	r7, #255	@ 0xff
 8000830:	e7d8      	b.n	80007e4 <__aeabi_fdiv+0x84>
 8000832:	2d00      	cmp	r5, #0
 8000834:	d105      	bne.n	8000842 <__aeabi_fdiv+0xe2>
 8000836:	2304      	movs	r3, #4
 8000838:	4699      	mov	r9, r3
 800083a:	3b03      	subs	r3, #3
 800083c:	2700      	movs	r7, #0
 800083e:	469a      	mov	sl, r3
 8000840:	e7a5      	b.n	800078e <__aeabi_fdiv+0x2e>
 8000842:	0028      	movs	r0, r5
 8000844:	f000 fdce 	bl	80013e4 <__clzsi2>
 8000848:	2776      	movs	r7, #118	@ 0x76
 800084a:	1f43      	subs	r3, r0, #5
 800084c:	409d      	lsls	r5, r3
 800084e:	2300      	movs	r3, #0
 8000850:	427f      	negs	r7, r7
 8000852:	4699      	mov	r9, r3
 8000854:	469a      	mov	sl, r3
 8000856:	1a3f      	subs	r7, r7, r0
 8000858:	e799      	b.n	800078e <__aeabi_fdiv+0x2e>
 800085a:	0020      	movs	r0, r4
 800085c:	f000 fdc2 	bl	80013e4 <__clzsi2>
 8000860:	1f43      	subs	r3, r0, #5
 8000862:	409c      	lsls	r4, r3
 8000864:	2376      	movs	r3, #118	@ 0x76
 8000866:	425b      	negs	r3, r3
 8000868:	1a1b      	subs	r3, r3, r0
 800086a:	2000      	movs	r0, #0
 800086c:	e79e      	b.n	80007ac <__aeabi_fdiv+0x4c>
 800086e:	2303      	movs	r3, #3
 8000870:	464a      	mov	r2, r9
 8000872:	431a      	orrs	r2, r3
 8000874:	4691      	mov	r9, r2
 8000876:	2003      	movs	r0, #3
 8000878:	33fc      	adds	r3, #252	@ 0xfc
 800087a:	e797      	b.n	80007ac <__aeabi_fdiv+0x4c>
 800087c:	230c      	movs	r3, #12
 800087e:	4699      	mov	r9, r3
 8000880:	3b09      	subs	r3, #9
 8000882:	27ff      	movs	r7, #255	@ 0xff
 8000884:	469a      	mov	sl, r3
 8000886:	e782      	b.n	800078e <__aeabi_fdiv+0x2e>
 8000888:	2803      	cmp	r0, #3
 800088a:	d02c      	beq.n	80008e6 <__aeabi_fdiv+0x186>
 800088c:	0032      	movs	r2, r6
 800088e:	0038      	movs	r0, r7
 8000890:	307f      	adds	r0, #127	@ 0x7f
 8000892:	2800      	cmp	r0, #0
 8000894:	dd47      	ble.n	8000926 <__aeabi_fdiv+0x1c6>
 8000896:	0763      	lsls	r3, r4, #29
 8000898:	d004      	beq.n	80008a4 <__aeabi_fdiv+0x144>
 800089a:	230f      	movs	r3, #15
 800089c:	4023      	ands	r3, r4
 800089e:	2b04      	cmp	r3, #4
 80008a0:	d000      	beq.n	80008a4 <__aeabi_fdiv+0x144>
 80008a2:	3404      	adds	r4, #4
 80008a4:	0123      	lsls	r3, r4, #4
 80008a6:	d503      	bpl.n	80008b0 <__aeabi_fdiv+0x150>
 80008a8:	0038      	movs	r0, r7
 80008aa:	4b37      	ldr	r3, [pc, #220]	@ (8000988 <__aeabi_fdiv+0x228>)
 80008ac:	3080      	adds	r0, #128	@ 0x80
 80008ae:	401c      	ands	r4, r3
 80008b0:	28fe      	cmp	r0, #254	@ 0xfe
 80008b2:	dcb6      	bgt.n	8000822 <__aeabi_fdiv+0xc2>
 80008b4:	01a4      	lsls	r4, r4, #6
 80008b6:	0a64      	lsrs	r4, r4, #9
 80008b8:	b2c0      	uxtb	r0, r0
 80008ba:	e7a9      	b.n	8000810 <__aeabi_fdiv+0xb0>
 80008bc:	2480      	movs	r4, #128	@ 0x80
 80008be:	2200      	movs	r2, #0
 80008c0:	20ff      	movs	r0, #255	@ 0xff
 80008c2:	03e4      	lsls	r4, r4, #15
 80008c4:	e7a4      	b.n	8000810 <__aeabi_fdiv+0xb0>
 80008c6:	2380      	movs	r3, #128	@ 0x80
 80008c8:	03db      	lsls	r3, r3, #15
 80008ca:	421d      	tst	r5, r3
 80008cc:	d001      	beq.n	80008d2 <__aeabi_fdiv+0x172>
 80008ce:	421c      	tst	r4, r3
 80008d0:	d00b      	beq.n	80008ea <__aeabi_fdiv+0x18a>
 80008d2:	2480      	movs	r4, #128	@ 0x80
 80008d4:	03e4      	lsls	r4, r4, #15
 80008d6:	432c      	orrs	r4, r5
 80008d8:	0264      	lsls	r4, r4, #9
 80008da:	4642      	mov	r2, r8
 80008dc:	20ff      	movs	r0, #255	@ 0xff
 80008de:	0a64      	lsrs	r4, r4, #9
 80008e0:	e796      	b.n	8000810 <__aeabi_fdiv+0xb0>
 80008e2:	4646      	mov	r6, r8
 80008e4:	002c      	movs	r4, r5
 80008e6:	2380      	movs	r3, #128	@ 0x80
 80008e8:	03db      	lsls	r3, r3, #15
 80008ea:	431c      	orrs	r4, r3
 80008ec:	0264      	lsls	r4, r4, #9
 80008ee:	0032      	movs	r2, r6
 80008f0:	20ff      	movs	r0, #255	@ 0xff
 80008f2:	0a64      	lsrs	r4, r4, #9
 80008f4:	e78c      	b.n	8000810 <__aeabi_fdiv+0xb0>
 80008f6:	016d      	lsls	r5, r5, #5
 80008f8:	0160      	lsls	r0, r4, #5
 80008fa:	4285      	cmp	r5, r0
 80008fc:	d22d      	bcs.n	800095a <__aeabi_fdiv+0x1fa>
 80008fe:	231b      	movs	r3, #27
 8000900:	2400      	movs	r4, #0
 8000902:	3f01      	subs	r7, #1
 8000904:	2601      	movs	r6, #1
 8000906:	0029      	movs	r1, r5
 8000908:	0064      	lsls	r4, r4, #1
 800090a:	006d      	lsls	r5, r5, #1
 800090c:	2900      	cmp	r1, #0
 800090e:	db01      	blt.n	8000914 <__aeabi_fdiv+0x1b4>
 8000910:	4285      	cmp	r5, r0
 8000912:	d301      	bcc.n	8000918 <__aeabi_fdiv+0x1b8>
 8000914:	1a2d      	subs	r5, r5, r0
 8000916:	4334      	orrs	r4, r6
 8000918:	3b01      	subs	r3, #1
 800091a:	2b00      	cmp	r3, #0
 800091c:	d1f3      	bne.n	8000906 <__aeabi_fdiv+0x1a6>
 800091e:	1e6b      	subs	r3, r5, #1
 8000920:	419d      	sbcs	r5, r3
 8000922:	432c      	orrs	r4, r5
 8000924:	e7b3      	b.n	800088e <__aeabi_fdiv+0x12e>
 8000926:	2301      	movs	r3, #1
 8000928:	1a1b      	subs	r3, r3, r0
 800092a:	2b1b      	cmp	r3, #27
 800092c:	dd00      	ble.n	8000930 <__aeabi_fdiv+0x1d0>
 800092e:	e76d      	b.n	800080c <__aeabi_fdiv+0xac>
 8000930:	0021      	movs	r1, r4
 8000932:	379e      	adds	r7, #158	@ 0x9e
 8000934:	40d9      	lsrs	r1, r3
 8000936:	40bc      	lsls	r4, r7
 8000938:	000b      	movs	r3, r1
 800093a:	1e61      	subs	r1, r4, #1
 800093c:	418c      	sbcs	r4, r1
 800093e:	4323      	orrs	r3, r4
 8000940:	0759      	lsls	r1, r3, #29
 8000942:	d004      	beq.n	800094e <__aeabi_fdiv+0x1ee>
 8000944:	210f      	movs	r1, #15
 8000946:	4019      	ands	r1, r3
 8000948:	2904      	cmp	r1, #4
 800094a:	d000      	beq.n	800094e <__aeabi_fdiv+0x1ee>
 800094c:	3304      	adds	r3, #4
 800094e:	0159      	lsls	r1, r3, #5
 8000950:	d413      	bmi.n	800097a <__aeabi_fdiv+0x21a>
 8000952:	019b      	lsls	r3, r3, #6
 8000954:	2000      	movs	r0, #0
 8000956:	0a5c      	lsrs	r4, r3, #9
 8000958:	e75a      	b.n	8000810 <__aeabi_fdiv+0xb0>
 800095a:	231a      	movs	r3, #26
 800095c:	2401      	movs	r4, #1
 800095e:	1a2d      	subs	r5, r5, r0
 8000960:	e7d0      	b.n	8000904 <__aeabi_fdiv+0x1a4>
 8000962:	1e98      	subs	r0, r3, #2
 8000964:	4243      	negs	r3, r0
 8000966:	4158      	adcs	r0, r3
 8000968:	4240      	negs	r0, r0
 800096a:	0032      	movs	r2, r6
 800096c:	2400      	movs	r4, #0
 800096e:	b2c0      	uxtb	r0, r0
 8000970:	e74e      	b.n	8000810 <__aeabi_fdiv+0xb0>
 8000972:	4642      	mov	r2, r8
 8000974:	20ff      	movs	r0, #255	@ 0xff
 8000976:	2400      	movs	r4, #0
 8000978:	e74a      	b.n	8000810 <__aeabi_fdiv+0xb0>
 800097a:	2001      	movs	r0, #1
 800097c:	2400      	movs	r4, #0
 800097e:	e747      	b.n	8000810 <__aeabi_fdiv+0xb0>
 8000980:	08009220 	.word	0x08009220
 8000984:	08009260 	.word	0x08009260
 8000988:	f7ffffff 	.word	0xf7ffffff

0800098c <__eqsf2>:
 800098c:	b570      	push	{r4, r5, r6, lr}
 800098e:	0042      	lsls	r2, r0, #1
 8000990:	024e      	lsls	r6, r1, #9
 8000992:	004c      	lsls	r4, r1, #1
 8000994:	0245      	lsls	r5, r0, #9
 8000996:	0a6d      	lsrs	r5, r5, #9
 8000998:	0e12      	lsrs	r2, r2, #24
 800099a:	0fc3      	lsrs	r3, r0, #31
 800099c:	0a76      	lsrs	r6, r6, #9
 800099e:	0e24      	lsrs	r4, r4, #24
 80009a0:	0fc9      	lsrs	r1, r1, #31
 80009a2:	2aff      	cmp	r2, #255	@ 0xff
 80009a4:	d010      	beq.n	80009c8 <__eqsf2+0x3c>
 80009a6:	2cff      	cmp	r4, #255	@ 0xff
 80009a8:	d00c      	beq.n	80009c4 <__eqsf2+0x38>
 80009aa:	2001      	movs	r0, #1
 80009ac:	42a2      	cmp	r2, r4
 80009ae:	d10a      	bne.n	80009c6 <__eqsf2+0x3a>
 80009b0:	42b5      	cmp	r5, r6
 80009b2:	d108      	bne.n	80009c6 <__eqsf2+0x3a>
 80009b4:	428b      	cmp	r3, r1
 80009b6:	d00f      	beq.n	80009d8 <__eqsf2+0x4c>
 80009b8:	2a00      	cmp	r2, #0
 80009ba:	d104      	bne.n	80009c6 <__eqsf2+0x3a>
 80009bc:	0028      	movs	r0, r5
 80009be:	1e43      	subs	r3, r0, #1
 80009c0:	4198      	sbcs	r0, r3
 80009c2:	e000      	b.n	80009c6 <__eqsf2+0x3a>
 80009c4:	2001      	movs	r0, #1
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	2001      	movs	r0, #1
 80009ca:	2cff      	cmp	r4, #255	@ 0xff
 80009cc:	d1fb      	bne.n	80009c6 <__eqsf2+0x3a>
 80009ce:	4335      	orrs	r5, r6
 80009d0:	d1f9      	bne.n	80009c6 <__eqsf2+0x3a>
 80009d2:	404b      	eors	r3, r1
 80009d4:	0018      	movs	r0, r3
 80009d6:	e7f6      	b.n	80009c6 <__eqsf2+0x3a>
 80009d8:	2000      	movs	r0, #0
 80009da:	e7f4      	b.n	80009c6 <__eqsf2+0x3a>

080009dc <__gesf2>:
 80009dc:	b530      	push	{r4, r5, lr}
 80009de:	0042      	lsls	r2, r0, #1
 80009e0:	0244      	lsls	r4, r0, #9
 80009e2:	024d      	lsls	r5, r1, #9
 80009e4:	0fc3      	lsrs	r3, r0, #31
 80009e6:	0048      	lsls	r0, r1, #1
 80009e8:	0a64      	lsrs	r4, r4, #9
 80009ea:	0e12      	lsrs	r2, r2, #24
 80009ec:	0a6d      	lsrs	r5, r5, #9
 80009ee:	0e00      	lsrs	r0, r0, #24
 80009f0:	0fc9      	lsrs	r1, r1, #31
 80009f2:	2aff      	cmp	r2, #255	@ 0xff
 80009f4:	d018      	beq.n	8000a28 <__gesf2+0x4c>
 80009f6:	28ff      	cmp	r0, #255	@ 0xff
 80009f8:	d00a      	beq.n	8000a10 <__gesf2+0x34>
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	d11e      	bne.n	8000a3c <__gesf2+0x60>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d10a      	bne.n	8000a18 <__gesf2+0x3c>
 8000a02:	2d00      	cmp	r5, #0
 8000a04:	d029      	beq.n	8000a5a <__gesf2+0x7e>
 8000a06:	2c00      	cmp	r4, #0
 8000a08:	d12d      	bne.n	8000a66 <__gesf2+0x8a>
 8000a0a:	0048      	lsls	r0, r1, #1
 8000a0c:	3801      	subs	r0, #1
 8000a0e:	bd30      	pop	{r4, r5, pc}
 8000a10:	2d00      	cmp	r5, #0
 8000a12:	d125      	bne.n	8000a60 <__gesf2+0x84>
 8000a14:	2a00      	cmp	r2, #0
 8000a16:	d101      	bne.n	8000a1c <__gesf2+0x40>
 8000a18:	2c00      	cmp	r4, #0
 8000a1a:	d0f6      	beq.n	8000a0a <__gesf2+0x2e>
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	d019      	beq.n	8000a54 <__gesf2+0x78>
 8000a20:	2001      	movs	r0, #1
 8000a22:	425b      	negs	r3, r3
 8000a24:	4318      	orrs	r0, r3
 8000a26:	e7f2      	b.n	8000a0e <__gesf2+0x32>
 8000a28:	2c00      	cmp	r4, #0
 8000a2a:	d119      	bne.n	8000a60 <__gesf2+0x84>
 8000a2c:	28ff      	cmp	r0, #255	@ 0xff
 8000a2e:	d1f7      	bne.n	8000a20 <__gesf2+0x44>
 8000a30:	2d00      	cmp	r5, #0
 8000a32:	d115      	bne.n	8000a60 <__gesf2+0x84>
 8000a34:	2000      	movs	r0, #0
 8000a36:	428b      	cmp	r3, r1
 8000a38:	d1f2      	bne.n	8000a20 <__gesf2+0x44>
 8000a3a:	e7e8      	b.n	8000a0e <__gesf2+0x32>
 8000a3c:	2800      	cmp	r0, #0
 8000a3e:	d0ef      	beq.n	8000a20 <__gesf2+0x44>
 8000a40:	428b      	cmp	r3, r1
 8000a42:	d1ed      	bne.n	8000a20 <__gesf2+0x44>
 8000a44:	4282      	cmp	r2, r0
 8000a46:	dceb      	bgt.n	8000a20 <__gesf2+0x44>
 8000a48:	db04      	blt.n	8000a54 <__gesf2+0x78>
 8000a4a:	42ac      	cmp	r4, r5
 8000a4c:	d8e8      	bhi.n	8000a20 <__gesf2+0x44>
 8000a4e:	2000      	movs	r0, #0
 8000a50:	42ac      	cmp	r4, r5
 8000a52:	d2dc      	bcs.n	8000a0e <__gesf2+0x32>
 8000a54:	0058      	lsls	r0, r3, #1
 8000a56:	3801      	subs	r0, #1
 8000a58:	e7d9      	b.n	8000a0e <__gesf2+0x32>
 8000a5a:	2c00      	cmp	r4, #0
 8000a5c:	d0d7      	beq.n	8000a0e <__gesf2+0x32>
 8000a5e:	e7df      	b.n	8000a20 <__gesf2+0x44>
 8000a60:	2002      	movs	r0, #2
 8000a62:	4240      	negs	r0, r0
 8000a64:	e7d3      	b.n	8000a0e <__gesf2+0x32>
 8000a66:	428b      	cmp	r3, r1
 8000a68:	d1da      	bne.n	8000a20 <__gesf2+0x44>
 8000a6a:	e7ee      	b.n	8000a4a <__gesf2+0x6e>

08000a6c <__lesf2>:
 8000a6c:	b530      	push	{r4, r5, lr}
 8000a6e:	0042      	lsls	r2, r0, #1
 8000a70:	0244      	lsls	r4, r0, #9
 8000a72:	024d      	lsls	r5, r1, #9
 8000a74:	0fc3      	lsrs	r3, r0, #31
 8000a76:	0048      	lsls	r0, r1, #1
 8000a78:	0a64      	lsrs	r4, r4, #9
 8000a7a:	0e12      	lsrs	r2, r2, #24
 8000a7c:	0a6d      	lsrs	r5, r5, #9
 8000a7e:	0e00      	lsrs	r0, r0, #24
 8000a80:	0fc9      	lsrs	r1, r1, #31
 8000a82:	2aff      	cmp	r2, #255	@ 0xff
 8000a84:	d017      	beq.n	8000ab6 <__lesf2+0x4a>
 8000a86:	28ff      	cmp	r0, #255	@ 0xff
 8000a88:	d00a      	beq.n	8000aa0 <__lesf2+0x34>
 8000a8a:	2a00      	cmp	r2, #0
 8000a8c:	d11b      	bne.n	8000ac6 <__lesf2+0x5a>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	d10a      	bne.n	8000aa8 <__lesf2+0x3c>
 8000a92:	2d00      	cmp	r5, #0
 8000a94:	d01d      	beq.n	8000ad2 <__lesf2+0x66>
 8000a96:	2c00      	cmp	r4, #0
 8000a98:	d12d      	bne.n	8000af6 <__lesf2+0x8a>
 8000a9a:	0048      	lsls	r0, r1, #1
 8000a9c:	3801      	subs	r0, #1
 8000a9e:	e011      	b.n	8000ac4 <__lesf2+0x58>
 8000aa0:	2d00      	cmp	r5, #0
 8000aa2:	d10e      	bne.n	8000ac2 <__lesf2+0x56>
 8000aa4:	2a00      	cmp	r2, #0
 8000aa6:	d101      	bne.n	8000aac <__lesf2+0x40>
 8000aa8:	2c00      	cmp	r4, #0
 8000aaa:	d0f6      	beq.n	8000a9a <__lesf2+0x2e>
 8000aac:	428b      	cmp	r3, r1
 8000aae:	d10c      	bne.n	8000aca <__lesf2+0x5e>
 8000ab0:	0058      	lsls	r0, r3, #1
 8000ab2:	3801      	subs	r0, #1
 8000ab4:	e006      	b.n	8000ac4 <__lesf2+0x58>
 8000ab6:	2c00      	cmp	r4, #0
 8000ab8:	d103      	bne.n	8000ac2 <__lesf2+0x56>
 8000aba:	28ff      	cmp	r0, #255	@ 0xff
 8000abc:	d105      	bne.n	8000aca <__lesf2+0x5e>
 8000abe:	2d00      	cmp	r5, #0
 8000ac0:	d015      	beq.n	8000aee <__lesf2+0x82>
 8000ac2:	2002      	movs	r0, #2
 8000ac4:	bd30      	pop	{r4, r5, pc}
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	d106      	bne.n	8000ad8 <__lesf2+0x6c>
 8000aca:	2001      	movs	r0, #1
 8000acc:	425b      	negs	r3, r3
 8000ace:	4318      	orrs	r0, r3
 8000ad0:	e7f8      	b.n	8000ac4 <__lesf2+0x58>
 8000ad2:	2c00      	cmp	r4, #0
 8000ad4:	d0f6      	beq.n	8000ac4 <__lesf2+0x58>
 8000ad6:	e7f8      	b.n	8000aca <__lesf2+0x5e>
 8000ad8:	428b      	cmp	r3, r1
 8000ada:	d1f6      	bne.n	8000aca <__lesf2+0x5e>
 8000adc:	4282      	cmp	r2, r0
 8000ade:	dcf4      	bgt.n	8000aca <__lesf2+0x5e>
 8000ae0:	dbe6      	blt.n	8000ab0 <__lesf2+0x44>
 8000ae2:	42ac      	cmp	r4, r5
 8000ae4:	d8f1      	bhi.n	8000aca <__lesf2+0x5e>
 8000ae6:	2000      	movs	r0, #0
 8000ae8:	42ac      	cmp	r4, r5
 8000aea:	d2eb      	bcs.n	8000ac4 <__lesf2+0x58>
 8000aec:	e7e0      	b.n	8000ab0 <__lesf2+0x44>
 8000aee:	2000      	movs	r0, #0
 8000af0:	428b      	cmp	r3, r1
 8000af2:	d1ea      	bne.n	8000aca <__lesf2+0x5e>
 8000af4:	e7e6      	b.n	8000ac4 <__lesf2+0x58>
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d1e7      	bne.n	8000aca <__lesf2+0x5e>
 8000afa:	e7f2      	b.n	8000ae2 <__lesf2+0x76>

08000afc <__aeabi_fmul>:
 8000afc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000afe:	464f      	mov	r7, r9
 8000b00:	4646      	mov	r6, r8
 8000b02:	46d6      	mov	lr, sl
 8000b04:	0044      	lsls	r4, r0, #1
 8000b06:	b5c0      	push	{r6, r7, lr}
 8000b08:	0246      	lsls	r6, r0, #9
 8000b0a:	1c0f      	adds	r7, r1, #0
 8000b0c:	0a76      	lsrs	r6, r6, #9
 8000b0e:	0e24      	lsrs	r4, r4, #24
 8000b10:	0fc5      	lsrs	r5, r0, #31
 8000b12:	2c00      	cmp	r4, #0
 8000b14:	d100      	bne.n	8000b18 <__aeabi_fmul+0x1c>
 8000b16:	e0da      	b.n	8000cce <__aeabi_fmul+0x1d2>
 8000b18:	2cff      	cmp	r4, #255	@ 0xff
 8000b1a:	d074      	beq.n	8000c06 <__aeabi_fmul+0x10a>
 8000b1c:	2380      	movs	r3, #128	@ 0x80
 8000b1e:	00f6      	lsls	r6, r6, #3
 8000b20:	04db      	lsls	r3, r3, #19
 8000b22:	431e      	orrs	r6, r3
 8000b24:	2300      	movs	r3, #0
 8000b26:	4699      	mov	r9, r3
 8000b28:	469a      	mov	sl, r3
 8000b2a:	3c7f      	subs	r4, #127	@ 0x7f
 8000b2c:	027b      	lsls	r3, r7, #9
 8000b2e:	0a5b      	lsrs	r3, r3, #9
 8000b30:	4698      	mov	r8, r3
 8000b32:	007b      	lsls	r3, r7, #1
 8000b34:	0e1b      	lsrs	r3, r3, #24
 8000b36:	0fff      	lsrs	r7, r7, #31
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d074      	beq.n	8000c26 <__aeabi_fmul+0x12a>
 8000b3c:	2bff      	cmp	r3, #255	@ 0xff
 8000b3e:	d100      	bne.n	8000b42 <__aeabi_fmul+0x46>
 8000b40:	e08e      	b.n	8000c60 <__aeabi_fmul+0x164>
 8000b42:	4642      	mov	r2, r8
 8000b44:	2180      	movs	r1, #128	@ 0x80
 8000b46:	00d2      	lsls	r2, r2, #3
 8000b48:	04c9      	lsls	r1, r1, #19
 8000b4a:	4311      	orrs	r1, r2
 8000b4c:	3b7f      	subs	r3, #127	@ 0x7f
 8000b4e:	002a      	movs	r2, r5
 8000b50:	18e4      	adds	r4, r4, r3
 8000b52:	464b      	mov	r3, r9
 8000b54:	407a      	eors	r2, r7
 8000b56:	4688      	mov	r8, r1
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	2b0a      	cmp	r3, #10
 8000b5c:	dc75      	bgt.n	8000c4a <__aeabi_fmul+0x14e>
 8000b5e:	464b      	mov	r3, r9
 8000b60:	2000      	movs	r0, #0
 8000b62:	2b02      	cmp	r3, #2
 8000b64:	dd0f      	ble.n	8000b86 <__aeabi_fmul+0x8a>
 8000b66:	4649      	mov	r1, r9
 8000b68:	2301      	movs	r3, #1
 8000b6a:	408b      	lsls	r3, r1
 8000b6c:	21a6      	movs	r1, #166	@ 0xa6
 8000b6e:	00c9      	lsls	r1, r1, #3
 8000b70:	420b      	tst	r3, r1
 8000b72:	d169      	bne.n	8000c48 <__aeabi_fmul+0x14c>
 8000b74:	2190      	movs	r1, #144	@ 0x90
 8000b76:	0089      	lsls	r1, r1, #2
 8000b78:	420b      	tst	r3, r1
 8000b7a:	d000      	beq.n	8000b7e <__aeabi_fmul+0x82>
 8000b7c:	e100      	b.n	8000d80 <__aeabi_fmul+0x284>
 8000b7e:	2188      	movs	r1, #136	@ 0x88
 8000b80:	4219      	tst	r1, r3
 8000b82:	d000      	beq.n	8000b86 <__aeabi_fmul+0x8a>
 8000b84:	e0f5      	b.n	8000d72 <__aeabi_fmul+0x276>
 8000b86:	4641      	mov	r1, r8
 8000b88:	0409      	lsls	r1, r1, #16
 8000b8a:	0c09      	lsrs	r1, r1, #16
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	0008      	movs	r0, r1
 8000b90:	0c35      	lsrs	r5, r6, #16
 8000b92:	0436      	lsls	r6, r6, #16
 8000b94:	0c1b      	lsrs	r3, r3, #16
 8000b96:	0c36      	lsrs	r6, r6, #16
 8000b98:	4370      	muls	r0, r6
 8000b9a:	4369      	muls	r1, r5
 8000b9c:	435e      	muls	r6, r3
 8000b9e:	435d      	muls	r5, r3
 8000ba0:	1876      	adds	r6, r6, r1
 8000ba2:	0c03      	lsrs	r3, r0, #16
 8000ba4:	199b      	adds	r3, r3, r6
 8000ba6:	4299      	cmp	r1, r3
 8000ba8:	d903      	bls.n	8000bb2 <__aeabi_fmul+0xb6>
 8000baa:	2180      	movs	r1, #128	@ 0x80
 8000bac:	0249      	lsls	r1, r1, #9
 8000bae:	468c      	mov	ip, r1
 8000bb0:	4465      	add	r5, ip
 8000bb2:	0400      	lsls	r0, r0, #16
 8000bb4:	0419      	lsls	r1, r3, #16
 8000bb6:	0c00      	lsrs	r0, r0, #16
 8000bb8:	1809      	adds	r1, r1, r0
 8000bba:	018e      	lsls	r6, r1, #6
 8000bbc:	1e70      	subs	r0, r6, #1
 8000bbe:	4186      	sbcs	r6, r0
 8000bc0:	0c1b      	lsrs	r3, r3, #16
 8000bc2:	0e89      	lsrs	r1, r1, #26
 8000bc4:	195b      	adds	r3, r3, r5
 8000bc6:	430e      	orrs	r6, r1
 8000bc8:	019b      	lsls	r3, r3, #6
 8000bca:	431e      	orrs	r6, r3
 8000bcc:	011b      	lsls	r3, r3, #4
 8000bce:	d46c      	bmi.n	8000caa <__aeabi_fmul+0x1ae>
 8000bd0:	0023      	movs	r3, r4
 8000bd2:	337f      	adds	r3, #127	@ 0x7f
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	dc00      	bgt.n	8000bda <__aeabi_fmul+0xde>
 8000bd8:	e0b1      	b.n	8000d3e <__aeabi_fmul+0x242>
 8000bda:	0015      	movs	r5, r2
 8000bdc:	0771      	lsls	r1, r6, #29
 8000bde:	d00b      	beq.n	8000bf8 <__aeabi_fmul+0xfc>
 8000be0:	200f      	movs	r0, #15
 8000be2:	0021      	movs	r1, r4
 8000be4:	4030      	ands	r0, r6
 8000be6:	2804      	cmp	r0, #4
 8000be8:	d006      	beq.n	8000bf8 <__aeabi_fmul+0xfc>
 8000bea:	3604      	adds	r6, #4
 8000bec:	0132      	lsls	r2, r6, #4
 8000bee:	d503      	bpl.n	8000bf8 <__aeabi_fmul+0xfc>
 8000bf0:	4b6e      	ldr	r3, [pc, #440]	@ (8000dac <__aeabi_fmul+0x2b0>)
 8000bf2:	401e      	ands	r6, r3
 8000bf4:	000b      	movs	r3, r1
 8000bf6:	3380      	adds	r3, #128	@ 0x80
 8000bf8:	2bfe      	cmp	r3, #254	@ 0xfe
 8000bfa:	dd00      	ble.n	8000bfe <__aeabi_fmul+0x102>
 8000bfc:	e0bd      	b.n	8000d7a <__aeabi_fmul+0x27e>
 8000bfe:	01b2      	lsls	r2, r6, #6
 8000c00:	0a52      	lsrs	r2, r2, #9
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	e048      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d000      	beq.n	8000c0c <__aeabi_fmul+0x110>
 8000c0a:	e092      	b.n	8000d32 <__aeabi_fmul+0x236>
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	4699      	mov	r9, r3
 8000c10:	3b06      	subs	r3, #6
 8000c12:	469a      	mov	sl, r3
 8000c14:	027b      	lsls	r3, r7, #9
 8000c16:	0a5b      	lsrs	r3, r3, #9
 8000c18:	4698      	mov	r8, r3
 8000c1a:	007b      	lsls	r3, r7, #1
 8000c1c:	24ff      	movs	r4, #255	@ 0xff
 8000c1e:	0e1b      	lsrs	r3, r3, #24
 8000c20:	0fff      	lsrs	r7, r7, #31
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d18a      	bne.n	8000b3c <__aeabi_fmul+0x40>
 8000c26:	4642      	mov	r2, r8
 8000c28:	2a00      	cmp	r2, #0
 8000c2a:	d164      	bne.n	8000cf6 <__aeabi_fmul+0x1fa>
 8000c2c:	4649      	mov	r1, r9
 8000c2e:	3201      	adds	r2, #1
 8000c30:	4311      	orrs	r1, r2
 8000c32:	4689      	mov	r9, r1
 8000c34:	290a      	cmp	r1, #10
 8000c36:	dc08      	bgt.n	8000c4a <__aeabi_fmul+0x14e>
 8000c38:	407d      	eors	r5, r7
 8000c3a:	2001      	movs	r0, #1
 8000c3c:	b2ea      	uxtb	r2, r5
 8000c3e:	2902      	cmp	r1, #2
 8000c40:	dc91      	bgt.n	8000b66 <__aeabi_fmul+0x6a>
 8000c42:	0015      	movs	r5, r2
 8000c44:	2200      	movs	r2, #0
 8000c46:	e027      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000c48:	0015      	movs	r5, r2
 8000c4a:	4653      	mov	r3, sl
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d100      	bne.n	8000c52 <__aeabi_fmul+0x156>
 8000c50:	e093      	b.n	8000d7a <__aeabi_fmul+0x27e>
 8000c52:	2b03      	cmp	r3, #3
 8000c54:	d01a      	beq.n	8000c8c <__aeabi_fmul+0x190>
 8000c56:	2b01      	cmp	r3, #1
 8000c58:	d12c      	bne.n	8000cb4 <__aeabi_fmul+0x1b8>
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	e01b      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000c60:	4643      	mov	r3, r8
 8000c62:	34ff      	adds	r4, #255	@ 0xff
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d055      	beq.n	8000d14 <__aeabi_fmul+0x218>
 8000c68:	2103      	movs	r1, #3
 8000c6a:	464b      	mov	r3, r9
 8000c6c:	430b      	orrs	r3, r1
 8000c6e:	0019      	movs	r1, r3
 8000c70:	2b0a      	cmp	r3, #10
 8000c72:	dc00      	bgt.n	8000c76 <__aeabi_fmul+0x17a>
 8000c74:	e092      	b.n	8000d9c <__aeabi_fmul+0x2a0>
 8000c76:	2b0f      	cmp	r3, #15
 8000c78:	d000      	beq.n	8000c7c <__aeabi_fmul+0x180>
 8000c7a:	e08c      	b.n	8000d96 <__aeabi_fmul+0x29a>
 8000c7c:	2280      	movs	r2, #128	@ 0x80
 8000c7e:	03d2      	lsls	r2, r2, #15
 8000c80:	4216      	tst	r6, r2
 8000c82:	d003      	beq.n	8000c8c <__aeabi_fmul+0x190>
 8000c84:	4643      	mov	r3, r8
 8000c86:	4213      	tst	r3, r2
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fmul+0x190>
 8000c8a:	e07d      	b.n	8000d88 <__aeabi_fmul+0x28c>
 8000c8c:	2280      	movs	r2, #128	@ 0x80
 8000c8e:	03d2      	lsls	r2, r2, #15
 8000c90:	4332      	orrs	r2, r6
 8000c92:	0252      	lsls	r2, r2, #9
 8000c94:	0a52      	lsrs	r2, r2, #9
 8000c96:	23ff      	movs	r3, #255	@ 0xff
 8000c98:	05d8      	lsls	r0, r3, #23
 8000c9a:	07ed      	lsls	r5, r5, #31
 8000c9c:	4310      	orrs	r0, r2
 8000c9e:	4328      	orrs	r0, r5
 8000ca0:	bce0      	pop	{r5, r6, r7}
 8000ca2:	46ba      	mov	sl, r7
 8000ca4:	46b1      	mov	r9, r6
 8000ca6:	46a8      	mov	r8, r5
 8000ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000caa:	2301      	movs	r3, #1
 8000cac:	0015      	movs	r5, r2
 8000cae:	0871      	lsrs	r1, r6, #1
 8000cb0:	401e      	ands	r6, r3
 8000cb2:	430e      	orrs	r6, r1
 8000cb4:	0023      	movs	r3, r4
 8000cb6:	3380      	adds	r3, #128	@ 0x80
 8000cb8:	1c61      	adds	r1, r4, #1
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	dd41      	ble.n	8000d42 <__aeabi_fmul+0x246>
 8000cbe:	0772      	lsls	r2, r6, #29
 8000cc0:	d094      	beq.n	8000bec <__aeabi_fmul+0xf0>
 8000cc2:	220f      	movs	r2, #15
 8000cc4:	4032      	ands	r2, r6
 8000cc6:	2a04      	cmp	r2, #4
 8000cc8:	d000      	beq.n	8000ccc <__aeabi_fmul+0x1d0>
 8000cca:	e78e      	b.n	8000bea <__aeabi_fmul+0xee>
 8000ccc:	e78e      	b.n	8000bec <__aeabi_fmul+0xf0>
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d105      	bne.n	8000cde <__aeabi_fmul+0x1e2>
 8000cd2:	2304      	movs	r3, #4
 8000cd4:	4699      	mov	r9, r3
 8000cd6:	3b03      	subs	r3, #3
 8000cd8:	2400      	movs	r4, #0
 8000cda:	469a      	mov	sl, r3
 8000cdc:	e726      	b.n	8000b2c <__aeabi_fmul+0x30>
 8000cde:	0030      	movs	r0, r6
 8000ce0:	f000 fb80 	bl	80013e4 <__clzsi2>
 8000ce4:	2476      	movs	r4, #118	@ 0x76
 8000ce6:	1f43      	subs	r3, r0, #5
 8000ce8:	409e      	lsls	r6, r3
 8000cea:	2300      	movs	r3, #0
 8000cec:	4264      	negs	r4, r4
 8000cee:	4699      	mov	r9, r3
 8000cf0:	469a      	mov	sl, r3
 8000cf2:	1a24      	subs	r4, r4, r0
 8000cf4:	e71a      	b.n	8000b2c <__aeabi_fmul+0x30>
 8000cf6:	4640      	mov	r0, r8
 8000cf8:	f000 fb74 	bl	80013e4 <__clzsi2>
 8000cfc:	464b      	mov	r3, r9
 8000cfe:	1a24      	subs	r4, r4, r0
 8000d00:	3c76      	subs	r4, #118	@ 0x76
 8000d02:	2b0a      	cmp	r3, #10
 8000d04:	dca1      	bgt.n	8000c4a <__aeabi_fmul+0x14e>
 8000d06:	4643      	mov	r3, r8
 8000d08:	3805      	subs	r0, #5
 8000d0a:	4083      	lsls	r3, r0
 8000d0c:	407d      	eors	r5, r7
 8000d0e:	4698      	mov	r8, r3
 8000d10:	b2ea      	uxtb	r2, r5
 8000d12:	e724      	b.n	8000b5e <__aeabi_fmul+0x62>
 8000d14:	464a      	mov	r2, r9
 8000d16:	3302      	adds	r3, #2
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	002a      	movs	r2, r5
 8000d1c:	407a      	eors	r2, r7
 8000d1e:	b2d2      	uxtb	r2, r2
 8000d20:	2b0a      	cmp	r3, #10
 8000d22:	dc92      	bgt.n	8000c4a <__aeabi_fmul+0x14e>
 8000d24:	4649      	mov	r1, r9
 8000d26:	0015      	movs	r5, r2
 8000d28:	2900      	cmp	r1, #0
 8000d2a:	d026      	beq.n	8000d7a <__aeabi_fmul+0x27e>
 8000d2c:	4699      	mov	r9, r3
 8000d2e:	2002      	movs	r0, #2
 8000d30:	e719      	b.n	8000b66 <__aeabi_fmul+0x6a>
 8000d32:	230c      	movs	r3, #12
 8000d34:	4699      	mov	r9, r3
 8000d36:	3b09      	subs	r3, #9
 8000d38:	24ff      	movs	r4, #255	@ 0xff
 8000d3a:	469a      	mov	sl, r3
 8000d3c:	e6f6      	b.n	8000b2c <__aeabi_fmul+0x30>
 8000d3e:	0015      	movs	r5, r2
 8000d40:	0021      	movs	r1, r4
 8000d42:	2201      	movs	r2, #1
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	2b1b      	cmp	r3, #27
 8000d48:	dd00      	ble.n	8000d4c <__aeabi_fmul+0x250>
 8000d4a:	e786      	b.n	8000c5a <__aeabi_fmul+0x15e>
 8000d4c:	319e      	adds	r1, #158	@ 0x9e
 8000d4e:	0032      	movs	r2, r6
 8000d50:	408e      	lsls	r6, r1
 8000d52:	40da      	lsrs	r2, r3
 8000d54:	1e73      	subs	r3, r6, #1
 8000d56:	419e      	sbcs	r6, r3
 8000d58:	4332      	orrs	r2, r6
 8000d5a:	0753      	lsls	r3, r2, #29
 8000d5c:	d004      	beq.n	8000d68 <__aeabi_fmul+0x26c>
 8000d5e:	230f      	movs	r3, #15
 8000d60:	4013      	ands	r3, r2
 8000d62:	2b04      	cmp	r3, #4
 8000d64:	d000      	beq.n	8000d68 <__aeabi_fmul+0x26c>
 8000d66:	3204      	adds	r2, #4
 8000d68:	0153      	lsls	r3, r2, #5
 8000d6a:	d510      	bpl.n	8000d8e <__aeabi_fmul+0x292>
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	2200      	movs	r2, #0
 8000d70:	e792      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000d72:	003d      	movs	r5, r7
 8000d74:	4646      	mov	r6, r8
 8000d76:	4682      	mov	sl, r0
 8000d78:	e767      	b.n	8000c4a <__aeabi_fmul+0x14e>
 8000d7a:	23ff      	movs	r3, #255	@ 0xff
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	e78b      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	2500      	movs	r5, #0
 8000d84:	03d2      	lsls	r2, r2, #15
 8000d86:	e786      	b.n	8000c96 <__aeabi_fmul+0x19a>
 8000d88:	003d      	movs	r5, r7
 8000d8a:	431a      	orrs	r2, r3
 8000d8c:	e783      	b.n	8000c96 <__aeabi_fmul+0x19a>
 8000d8e:	0192      	lsls	r2, r2, #6
 8000d90:	2300      	movs	r3, #0
 8000d92:	0a52      	lsrs	r2, r2, #9
 8000d94:	e780      	b.n	8000c98 <__aeabi_fmul+0x19c>
 8000d96:	003d      	movs	r5, r7
 8000d98:	4646      	mov	r6, r8
 8000d9a:	e777      	b.n	8000c8c <__aeabi_fmul+0x190>
 8000d9c:	002a      	movs	r2, r5
 8000d9e:	2301      	movs	r3, #1
 8000da0:	407a      	eors	r2, r7
 8000da2:	408b      	lsls	r3, r1
 8000da4:	2003      	movs	r0, #3
 8000da6:	b2d2      	uxtb	r2, r2
 8000da8:	e6e9      	b.n	8000b7e <__aeabi_fmul+0x82>
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	f7ffffff 	.word	0xf7ffffff

08000db0 <__aeabi_fsub>:
 8000db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db2:	4647      	mov	r7, r8
 8000db4:	46ce      	mov	lr, r9
 8000db6:	0243      	lsls	r3, r0, #9
 8000db8:	b580      	push	{r7, lr}
 8000dba:	0a5f      	lsrs	r7, r3, #9
 8000dbc:	099b      	lsrs	r3, r3, #6
 8000dbe:	0045      	lsls	r5, r0, #1
 8000dc0:	004a      	lsls	r2, r1, #1
 8000dc2:	469c      	mov	ip, r3
 8000dc4:	024b      	lsls	r3, r1, #9
 8000dc6:	0fc4      	lsrs	r4, r0, #31
 8000dc8:	0fce      	lsrs	r6, r1, #31
 8000dca:	0e2d      	lsrs	r5, r5, #24
 8000dcc:	0a58      	lsrs	r0, r3, #9
 8000dce:	0e12      	lsrs	r2, r2, #24
 8000dd0:	0999      	lsrs	r1, r3, #6
 8000dd2:	2aff      	cmp	r2, #255	@ 0xff
 8000dd4:	d06b      	beq.n	8000eae <__aeabi_fsub+0xfe>
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	405e      	eors	r6, r3
 8000dda:	1aab      	subs	r3, r5, r2
 8000ddc:	42b4      	cmp	r4, r6
 8000dde:	d04b      	beq.n	8000e78 <__aeabi_fsub+0xc8>
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	dc00      	bgt.n	8000de6 <__aeabi_fsub+0x36>
 8000de4:	e0ff      	b.n	8000fe6 <__aeabi_fsub+0x236>
 8000de6:	2a00      	cmp	r2, #0
 8000de8:	d100      	bne.n	8000dec <__aeabi_fsub+0x3c>
 8000dea:	e088      	b.n	8000efe <__aeabi_fsub+0x14e>
 8000dec:	2dff      	cmp	r5, #255	@ 0xff
 8000dee:	d100      	bne.n	8000df2 <__aeabi_fsub+0x42>
 8000df0:	e0ef      	b.n	8000fd2 <__aeabi_fsub+0x222>
 8000df2:	2280      	movs	r2, #128	@ 0x80
 8000df4:	04d2      	lsls	r2, r2, #19
 8000df6:	4311      	orrs	r1, r2
 8000df8:	2001      	movs	r0, #1
 8000dfa:	2b1b      	cmp	r3, #27
 8000dfc:	dc08      	bgt.n	8000e10 <__aeabi_fsub+0x60>
 8000dfe:	0008      	movs	r0, r1
 8000e00:	2220      	movs	r2, #32
 8000e02:	40d8      	lsrs	r0, r3
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	4099      	lsls	r1, r3
 8000e08:	000b      	movs	r3, r1
 8000e0a:	1e5a      	subs	r2, r3, #1
 8000e0c:	4193      	sbcs	r3, r2
 8000e0e:	4318      	orrs	r0, r3
 8000e10:	4663      	mov	r3, ip
 8000e12:	1a1b      	subs	r3, r3, r0
 8000e14:	469c      	mov	ip, r3
 8000e16:	4663      	mov	r3, ip
 8000e18:	015b      	lsls	r3, r3, #5
 8000e1a:	d400      	bmi.n	8000e1e <__aeabi_fsub+0x6e>
 8000e1c:	e0cd      	b.n	8000fba <__aeabi_fsub+0x20a>
 8000e1e:	4663      	mov	r3, ip
 8000e20:	019f      	lsls	r7, r3, #6
 8000e22:	09bf      	lsrs	r7, r7, #6
 8000e24:	0038      	movs	r0, r7
 8000e26:	f000 fadd 	bl	80013e4 <__clzsi2>
 8000e2a:	003b      	movs	r3, r7
 8000e2c:	3805      	subs	r0, #5
 8000e2e:	4083      	lsls	r3, r0
 8000e30:	4285      	cmp	r5, r0
 8000e32:	dc00      	bgt.n	8000e36 <__aeabi_fsub+0x86>
 8000e34:	e0a2      	b.n	8000f7c <__aeabi_fsub+0x1cc>
 8000e36:	4ab7      	ldr	r2, [pc, #732]	@ (8001114 <__aeabi_fsub+0x364>)
 8000e38:	1a2d      	subs	r5, r5, r0
 8000e3a:	401a      	ands	r2, r3
 8000e3c:	4694      	mov	ip, r2
 8000e3e:	075a      	lsls	r2, r3, #29
 8000e40:	d100      	bne.n	8000e44 <__aeabi_fsub+0x94>
 8000e42:	e0c3      	b.n	8000fcc <__aeabi_fsub+0x21c>
 8000e44:	220f      	movs	r2, #15
 8000e46:	4013      	ands	r3, r2
 8000e48:	2b04      	cmp	r3, #4
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fsub+0x9e>
 8000e4c:	e0be      	b.n	8000fcc <__aeabi_fsub+0x21c>
 8000e4e:	2304      	movs	r3, #4
 8000e50:	4698      	mov	r8, r3
 8000e52:	44c4      	add	ip, r8
 8000e54:	4663      	mov	r3, ip
 8000e56:	015b      	lsls	r3, r3, #5
 8000e58:	d400      	bmi.n	8000e5c <__aeabi_fsub+0xac>
 8000e5a:	e0b7      	b.n	8000fcc <__aeabi_fsub+0x21c>
 8000e5c:	1c68      	adds	r0, r5, #1
 8000e5e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000e60:	d000      	beq.n	8000e64 <__aeabi_fsub+0xb4>
 8000e62:	e0a5      	b.n	8000fb0 <__aeabi_fsub+0x200>
 8000e64:	20ff      	movs	r0, #255	@ 0xff
 8000e66:	2200      	movs	r2, #0
 8000e68:	05c0      	lsls	r0, r0, #23
 8000e6a:	4310      	orrs	r0, r2
 8000e6c:	07e4      	lsls	r4, r4, #31
 8000e6e:	4320      	orrs	r0, r4
 8000e70:	bcc0      	pop	{r6, r7}
 8000e72:	46b9      	mov	r9, r7
 8000e74:	46b0      	mov	r8, r6
 8000e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	dc00      	bgt.n	8000e7e <__aeabi_fsub+0xce>
 8000e7c:	e1eb      	b.n	8001256 <__aeabi_fsub+0x4a6>
 8000e7e:	2a00      	cmp	r2, #0
 8000e80:	d046      	beq.n	8000f10 <__aeabi_fsub+0x160>
 8000e82:	2dff      	cmp	r5, #255	@ 0xff
 8000e84:	d100      	bne.n	8000e88 <__aeabi_fsub+0xd8>
 8000e86:	e0a4      	b.n	8000fd2 <__aeabi_fsub+0x222>
 8000e88:	2280      	movs	r2, #128	@ 0x80
 8000e8a:	04d2      	lsls	r2, r2, #19
 8000e8c:	4311      	orrs	r1, r2
 8000e8e:	2b1b      	cmp	r3, #27
 8000e90:	dc00      	bgt.n	8000e94 <__aeabi_fsub+0xe4>
 8000e92:	e0fb      	b.n	800108c <__aeabi_fsub+0x2dc>
 8000e94:	2305      	movs	r3, #5
 8000e96:	4698      	mov	r8, r3
 8000e98:	002b      	movs	r3, r5
 8000e9a:	44c4      	add	ip, r8
 8000e9c:	4662      	mov	r2, ip
 8000e9e:	08d7      	lsrs	r7, r2, #3
 8000ea0:	2bff      	cmp	r3, #255	@ 0xff
 8000ea2:	d100      	bne.n	8000ea6 <__aeabi_fsub+0xf6>
 8000ea4:	e095      	b.n	8000fd2 <__aeabi_fsub+0x222>
 8000ea6:	027a      	lsls	r2, r7, #9
 8000ea8:	0a52      	lsrs	r2, r2, #9
 8000eaa:	b2d8      	uxtb	r0, r3
 8000eac:	e7dc      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8000eae:	002b      	movs	r3, r5
 8000eb0:	3bff      	subs	r3, #255	@ 0xff
 8000eb2:	4699      	mov	r9, r3
 8000eb4:	2900      	cmp	r1, #0
 8000eb6:	d118      	bne.n	8000eea <__aeabi_fsub+0x13a>
 8000eb8:	2301      	movs	r3, #1
 8000eba:	405e      	eors	r6, r3
 8000ebc:	42b4      	cmp	r4, r6
 8000ebe:	d100      	bne.n	8000ec2 <__aeabi_fsub+0x112>
 8000ec0:	e0ca      	b.n	8001058 <__aeabi_fsub+0x2a8>
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d02d      	beq.n	8000f24 <__aeabi_fsub+0x174>
 8000ec8:	2d00      	cmp	r5, #0
 8000eca:	d000      	beq.n	8000ece <__aeabi_fsub+0x11e>
 8000ecc:	e13c      	b.n	8001148 <__aeabi_fsub+0x398>
 8000ece:	23ff      	movs	r3, #255	@ 0xff
 8000ed0:	4664      	mov	r4, ip
 8000ed2:	2c00      	cmp	r4, #0
 8000ed4:	d100      	bne.n	8000ed8 <__aeabi_fsub+0x128>
 8000ed6:	e15f      	b.n	8001198 <__aeabi_fsub+0x3e8>
 8000ed8:	1e5d      	subs	r5, r3, #1
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d100      	bne.n	8000ee0 <__aeabi_fsub+0x130>
 8000ede:	e174      	b.n	80011ca <__aeabi_fsub+0x41a>
 8000ee0:	0034      	movs	r4, r6
 8000ee2:	2bff      	cmp	r3, #255	@ 0xff
 8000ee4:	d074      	beq.n	8000fd0 <__aeabi_fsub+0x220>
 8000ee6:	002b      	movs	r3, r5
 8000ee8:	e103      	b.n	80010f2 <__aeabi_fsub+0x342>
 8000eea:	42b4      	cmp	r4, r6
 8000eec:	d100      	bne.n	8000ef0 <__aeabi_fsub+0x140>
 8000eee:	e09c      	b.n	800102a <__aeabi_fsub+0x27a>
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d017      	beq.n	8000f24 <__aeabi_fsub+0x174>
 8000ef4:	2d00      	cmp	r5, #0
 8000ef6:	d0ea      	beq.n	8000ece <__aeabi_fsub+0x11e>
 8000ef8:	0007      	movs	r7, r0
 8000efa:	0034      	movs	r4, r6
 8000efc:	e06c      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8000efe:	2900      	cmp	r1, #0
 8000f00:	d0cc      	beq.n	8000e9c <__aeabi_fsub+0xec>
 8000f02:	1e5a      	subs	r2, r3, #1
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d02b      	beq.n	8000f60 <__aeabi_fsub+0x1b0>
 8000f08:	2bff      	cmp	r3, #255	@ 0xff
 8000f0a:	d062      	beq.n	8000fd2 <__aeabi_fsub+0x222>
 8000f0c:	0013      	movs	r3, r2
 8000f0e:	e773      	b.n	8000df8 <__aeabi_fsub+0x48>
 8000f10:	2900      	cmp	r1, #0
 8000f12:	d0c3      	beq.n	8000e9c <__aeabi_fsub+0xec>
 8000f14:	1e5a      	subs	r2, r3, #1
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d100      	bne.n	8000f1c <__aeabi_fsub+0x16c>
 8000f1a:	e11e      	b.n	800115a <__aeabi_fsub+0x3aa>
 8000f1c:	2bff      	cmp	r3, #255	@ 0xff
 8000f1e:	d058      	beq.n	8000fd2 <__aeabi_fsub+0x222>
 8000f20:	0013      	movs	r3, r2
 8000f22:	e7b4      	b.n	8000e8e <__aeabi_fsub+0xde>
 8000f24:	22fe      	movs	r2, #254	@ 0xfe
 8000f26:	1c6b      	adds	r3, r5, #1
 8000f28:	421a      	tst	r2, r3
 8000f2a:	d10d      	bne.n	8000f48 <__aeabi_fsub+0x198>
 8000f2c:	2d00      	cmp	r5, #0
 8000f2e:	d060      	beq.n	8000ff2 <__aeabi_fsub+0x242>
 8000f30:	4663      	mov	r3, ip
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d000      	beq.n	8000f38 <__aeabi_fsub+0x188>
 8000f36:	e120      	b.n	800117a <__aeabi_fsub+0x3ca>
 8000f38:	2900      	cmp	r1, #0
 8000f3a:	d000      	beq.n	8000f3e <__aeabi_fsub+0x18e>
 8000f3c:	e128      	b.n	8001190 <__aeabi_fsub+0x3e0>
 8000f3e:	2280      	movs	r2, #128	@ 0x80
 8000f40:	2400      	movs	r4, #0
 8000f42:	20ff      	movs	r0, #255	@ 0xff
 8000f44:	03d2      	lsls	r2, r2, #15
 8000f46:	e78f      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8000f48:	4663      	mov	r3, ip
 8000f4a:	1a5f      	subs	r7, r3, r1
 8000f4c:	017b      	lsls	r3, r7, #5
 8000f4e:	d500      	bpl.n	8000f52 <__aeabi_fsub+0x1a2>
 8000f50:	e0fe      	b.n	8001150 <__aeabi_fsub+0x3a0>
 8000f52:	2f00      	cmp	r7, #0
 8000f54:	d000      	beq.n	8000f58 <__aeabi_fsub+0x1a8>
 8000f56:	e765      	b.n	8000e24 <__aeabi_fsub+0x74>
 8000f58:	2400      	movs	r4, #0
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	e783      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8000f60:	4663      	mov	r3, ip
 8000f62:	1a59      	subs	r1, r3, r1
 8000f64:	014b      	lsls	r3, r1, #5
 8000f66:	d400      	bmi.n	8000f6a <__aeabi_fsub+0x1ba>
 8000f68:	e119      	b.n	800119e <__aeabi_fsub+0x3ee>
 8000f6a:	018f      	lsls	r7, r1, #6
 8000f6c:	09bf      	lsrs	r7, r7, #6
 8000f6e:	0038      	movs	r0, r7
 8000f70:	f000 fa38 	bl	80013e4 <__clzsi2>
 8000f74:	003b      	movs	r3, r7
 8000f76:	3805      	subs	r0, #5
 8000f78:	4083      	lsls	r3, r0
 8000f7a:	2501      	movs	r5, #1
 8000f7c:	2220      	movs	r2, #32
 8000f7e:	1b40      	subs	r0, r0, r5
 8000f80:	3001      	adds	r0, #1
 8000f82:	1a12      	subs	r2, r2, r0
 8000f84:	0019      	movs	r1, r3
 8000f86:	4093      	lsls	r3, r2
 8000f88:	40c1      	lsrs	r1, r0
 8000f8a:	1e5a      	subs	r2, r3, #1
 8000f8c:	4193      	sbcs	r3, r2
 8000f8e:	4319      	orrs	r1, r3
 8000f90:	468c      	mov	ip, r1
 8000f92:	1e0b      	subs	r3, r1, #0
 8000f94:	d0e1      	beq.n	8000f5a <__aeabi_fsub+0x1aa>
 8000f96:	075b      	lsls	r3, r3, #29
 8000f98:	d100      	bne.n	8000f9c <__aeabi_fsub+0x1ec>
 8000f9a:	e152      	b.n	8001242 <__aeabi_fsub+0x492>
 8000f9c:	230f      	movs	r3, #15
 8000f9e:	2500      	movs	r5, #0
 8000fa0:	400b      	ands	r3, r1
 8000fa2:	2b04      	cmp	r3, #4
 8000fa4:	d000      	beq.n	8000fa8 <__aeabi_fsub+0x1f8>
 8000fa6:	e752      	b.n	8000e4e <__aeabi_fsub+0x9e>
 8000fa8:	2001      	movs	r0, #1
 8000faa:	014a      	lsls	r2, r1, #5
 8000fac:	d400      	bmi.n	8000fb0 <__aeabi_fsub+0x200>
 8000fae:	e092      	b.n	80010d6 <__aeabi_fsub+0x326>
 8000fb0:	b2c0      	uxtb	r0, r0
 8000fb2:	4663      	mov	r3, ip
 8000fb4:	019a      	lsls	r2, r3, #6
 8000fb6:	0a52      	lsrs	r2, r2, #9
 8000fb8:	e756      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8000fba:	4663      	mov	r3, ip
 8000fbc:	075b      	lsls	r3, r3, #29
 8000fbe:	d005      	beq.n	8000fcc <__aeabi_fsub+0x21c>
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	4662      	mov	r2, ip
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	d000      	beq.n	8000fcc <__aeabi_fsub+0x21c>
 8000fca:	e740      	b.n	8000e4e <__aeabi_fsub+0x9e>
 8000fcc:	002b      	movs	r3, r5
 8000fce:	e765      	b.n	8000e9c <__aeabi_fsub+0xec>
 8000fd0:	0007      	movs	r7, r0
 8000fd2:	2f00      	cmp	r7, #0
 8000fd4:	d100      	bne.n	8000fd8 <__aeabi_fsub+0x228>
 8000fd6:	e745      	b.n	8000e64 <__aeabi_fsub+0xb4>
 8000fd8:	2280      	movs	r2, #128	@ 0x80
 8000fda:	03d2      	lsls	r2, r2, #15
 8000fdc:	433a      	orrs	r2, r7
 8000fde:	0252      	lsls	r2, r2, #9
 8000fe0:	20ff      	movs	r0, #255	@ 0xff
 8000fe2:	0a52      	lsrs	r2, r2, #9
 8000fe4:	e740      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d179      	bne.n	80010de <__aeabi_fsub+0x32e>
 8000fea:	22fe      	movs	r2, #254	@ 0xfe
 8000fec:	1c6b      	adds	r3, r5, #1
 8000fee:	421a      	tst	r2, r3
 8000ff0:	d1aa      	bne.n	8000f48 <__aeabi_fsub+0x198>
 8000ff2:	4663      	mov	r3, ip
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d100      	bne.n	8000ffa <__aeabi_fsub+0x24a>
 8000ff8:	e0f5      	b.n	80011e6 <__aeabi_fsub+0x436>
 8000ffa:	2900      	cmp	r1, #0
 8000ffc:	d100      	bne.n	8001000 <__aeabi_fsub+0x250>
 8000ffe:	e0d1      	b.n	80011a4 <__aeabi_fsub+0x3f4>
 8001000:	1a5f      	subs	r7, r3, r1
 8001002:	2380      	movs	r3, #128	@ 0x80
 8001004:	04db      	lsls	r3, r3, #19
 8001006:	421f      	tst	r7, r3
 8001008:	d100      	bne.n	800100c <__aeabi_fsub+0x25c>
 800100a:	e10e      	b.n	800122a <__aeabi_fsub+0x47a>
 800100c:	4662      	mov	r2, ip
 800100e:	2401      	movs	r4, #1
 8001010:	1a8a      	subs	r2, r1, r2
 8001012:	4694      	mov	ip, r2
 8001014:	2000      	movs	r0, #0
 8001016:	4034      	ands	r4, r6
 8001018:	2a00      	cmp	r2, #0
 800101a:	d100      	bne.n	800101e <__aeabi_fsub+0x26e>
 800101c:	e724      	b.n	8000e68 <__aeabi_fsub+0xb8>
 800101e:	2001      	movs	r0, #1
 8001020:	421a      	tst	r2, r3
 8001022:	d1c6      	bne.n	8000fb2 <__aeabi_fsub+0x202>
 8001024:	2300      	movs	r3, #0
 8001026:	08d7      	lsrs	r7, r2, #3
 8001028:	e73d      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 800102a:	2b00      	cmp	r3, #0
 800102c:	d017      	beq.n	800105e <__aeabi_fsub+0x2ae>
 800102e:	2d00      	cmp	r5, #0
 8001030:	d000      	beq.n	8001034 <__aeabi_fsub+0x284>
 8001032:	e0af      	b.n	8001194 <__aeabi_fsub+0x3e4>
 8001034:	23ff      	movs	r3, #255	@ 0xff
 8001036:	4665      	mov	r5, ip
 8001038:	2d00      	cmp	r5, #0
 800103a:	d100      	bne.n	800103e <__aeabi_fsub+0x28e>
 800103c:	e0ad      	b.n	800119a <__aeabi_fsub+0x3ea>
 800103e:	1e5e      	subs	r6, r3, #1
 8001040:	2b01      	cmp	r3, #1
 8001042:	d100      	bne.n	8001046 <__aeabi_fsub+0x296>
 8001044:	e089      	b.n	800115a <__aeabi_fsub+0x3aa>
 8001046:	2bff      	cmp	r3, #255	@ 0xff
 8001048:	d0c2      	beq.n	8000fd0 <__aeabi_fsub+0x220>
 800104a:	2e1b      	cmp	r6, #27
 800104c:	dc00      	bgt.n	8001050 <__aeabi_fsub+0x2a0>
 800104e:	e0ab      	b.n	80011a8 <__aeabi_fsub+0x3f8>
 8001050:	1d4b      	adds	r3, r1, #5
 8001052:	469c      	mov	ip, r3
 8001054:	0013      	movs	r3, r2
 8001056:	e721      	b.n	8000e9c <__aeabi_fsub+0xec>
 8001058:	464b      	mov	r3, r9
 800105a:	2b00      	cmp	r3, #0
 800105c:	d170      	bne.n	8001140 <__aeabi_fsub+0x390>
 800105e:	22fe      	movs	r2, #254	@ 0xfe
 8001060:	1c6b      	adds	r3, r5, #1
 8001062:	421a      	tst	r2, r3
 8001064:	d15e      	bne.n	8001124 <__aeabi_fsub+0x374>
 8001066:	2d00      	cmp	r5, #0
 8001068:	d000      	beq.n	800106c <__aeabi_fsub+0x2bc>
 800106a:	e0c3      	b.n	80011f4 <__aeabi_fsub+0x444>
 800106c:	4663      	mov	r3, ip
 800106e:	2b00      	cmp	r3, #0
 8001070:	d100      	bne.n	8001074 <__aeabi_fsub+0x2c4>
 8001072:	e0d0      	b.n	8001216 <__aeabi_fsub+0x466>
 8001074:	2900      	cmp	r1, #0
 8001076:	d100      	bne.n	800107a <__aeabi_fsub+0x2ca>
 8001078:	e094      	b.n	80011a4 <__aeabi_fsub+0x3f4>
 800107a:	000a      	movs	r2, r1
 800107c:	4462      	add	r2, ip
 800107e:	0153      	lsls	r3, r2, #5
 8001080:	d400      	bmi.n	8001084 <__aeabi_fsub+0x2d4>
 8001082:	e0d8      	b.n	8001236 <__aeabi_fsub+0x486>
 8001084:	0192      	lsls	r2, r2, #6
 8001086:	2001      	movs	r0, #1
 8001088:	0a52      	lsrs	r2, r2, #9
 800108a:	e6ed      	b.n	8000e68 <__aeabi_fsub+0xb8>
 800108c:	0008      	movs	r0, r1
 800108e:	2220      	movs	r2, #32
 8001090:	40d8      	lsrs	r0, r3
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	4099      	lsls	r1, r3
 8001096:	000b      	movs	r3, r1
 8001098:	1e5a      	subs	r2, r3, #1
 800109a:	4193      	sbcs	r3, r2
 800109c:	4303      	orrs	r3, r0
 800109e:	449c      	add	ip, r3
 80010a0:	4663      	mov	r3, ip
 80010a2:	015b      	lsls	r3, r3, #5
 80010a4:	d589      	bpl.n	8000fba <__aeabi_fsub+0x20a>
 80010a6:	3501      	adds	r5, #1
 80010a8:	2dff      	cmp	r5, #255	@ 0xff
 80010aa:	d100      	bne.n	80010ae <__aeabi_fsub+0x2fe>
 80010ac:	e6da      	b.n	8000e64 <__aeabi_fsub+0xb4>
 80010ae:	4662      	mov	r2, ip
 80010b0:	2301      	movs	r3, #1
 80010b2:	4919      	ldr	r1, [pc, #100]	@ (8001118 <__aeabi_fsub+0x368>)
 80010b4:	4013      	ands	r3, r2
 80010b6:	0852      	lsrs	r2, r2, #1
 80010b8:	400a      	ands	r2, r1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	0013      	movs	r3, r2
 80010be:	4694      	mov	ip, r2
 80010c0:	075b      	lsls	r3, r3, #29
 80010c2:	d004      	beq.n	80010ce <__aeabi_fsub+0x31e>
 80010c4:	230f      	movs	r3, #15
 80010c6:	4013      	ands	r3, r2
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	d000      	beq.n	80010ce <__aeabi_fsub+0x31e>
 80010cc:	e6bf      	b.n	8000e4e <__aeabi_fsub+0x9e>
 80010ce:	4663      	mov	r3, ip
 80010d0:	015b      	lsls	r3, r3, #5
 80010d2:	d500      	bpl.n	80010d6 <__aeabi_fsub+0x326>
 80010d4:	e6c2      	b.n	8000e5c <__aeabi_fsub+0xac>
 80010d6:	4663      	mov	r3, ip
 80010d8:	08df      	lsrs	r7, r3, #3
 80010da:	002b      	movs	r3, r5
 80010dc:	e6e3      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 80010de:	1b53      	subs	r3, r2, r5
 80010e0:	2d00      	cmp	r5, #0
 80010e2:	d100      	bne.n	80010e6 <__aeabi_fsub+0x336>
 80010e4:	e6f4      	b.n	8000ed0 <__aeabi_fsub+0x120>
 80010e6:	2080      	movs	r0, #128	@ 0x80
 80010e8:	4664      	mov	r4, ip
 80010ea:	04c0      	lsls	r0, r0, #19
 80010ec:	4304      	orrs	r4, r0
 80010ee:	46a4      	mov	ip, r4
 80010f0:	0034      	movs	r4, r6
 80010f2:	2001      	movs	r0, #1
 80010f4:	2b1b      	cmp	r3, #27
 80010f6:	dc09      	bgt.n	800110c <__aeabi_fsub+0x35c>
 80010f8:	2520      	movs	r5, #32
 80010fa:	4660      	mov	r0, ip
 80010fc:	40d8      	lsrs	r0, r3
 80010fe:	1aeb      	subs	r3, r5, r3
 8001100:	4665      	mov	r5, ip
 8001102:	409d      	lsls	r5, r3
 8001104:	002b      	movs	r3, r5
 8001106:	1e5d      	subs	r5, r3, #1
 8001108:	41ab      	sbcs	r3, r5
 800110a:	4318      	orrs	r0, r3
 800110c:	1a0b      	subs	r3, r1, r0
 800110e:	469c      	mov	ip, r3
 8001110:	0015      	movs	r5, r2
 8001112:	e680      	b.n	8000e16 <__aeabi_fsub+0x66>
 8001114:	fbffffff 	.word	0xfbffffff
 8001118:	7dffffff 	.word	0x7dffffff
 800111c:	22fe      	movs	r2, #254	@ 0xfe
 800111e:	1c6b      	adds	r3, r5, #1
 8001120:	4213      	tst	r3, r2
 8001122:	d0a3      	beq.n	800106c <__aeabi_fsub+0x2bc>
 8001124:	2bff      	cmp	r3, #255	@ 0xff
 8001126:	d100      	bne.n	800112a <__aeabi_fsub+0x37a>
 8001128:	e69c      	b.n	8000e64 <__aeabi_fsub+0xb4>
 800112a:	4461      	add	r1, ip
 800112c:	0849      	lsrs	r1, r1, #1
 800112e:	074a      	lsls	r2, r1, #29
 8001130:	d049      	beq.n	80011c6 <__aeabi_fsub+0x416>
 8001132:	220f      	movs	r2, #15
 8001134:	400a      	ands	r2, r1
 8001136:	2a04      	cmp	r2, #4
 8001138:	d045      	beq.n	80011c6 <__aeabi_fsub+0x416>
 800113a:	1d0a      	adds	r2, r1, #4
 800113c:	4694      	mov	ip, r2
 800113e:	e6ad      	b.n	8000e9c <__aeabi_fsub+0xec>
 8001140:	2d00      	cmp	r5, #0
 8001142:	d100      	bne.n	8001146 <__aeabi_fsub+0x396>
 8001144:	e776      	b.n	8001034 <__aeabi_fsub+0x284>
 8001146:	e68d      	b.n	8000e64 <__aeabi_fsub+0xb4>
 8001148:	0034      	movs	r4, r6
 800114a:	20ff      	movs	r0, #255	@ 0xff
 800114c:	2200      	movs	r2, #0
 800114e:	e68b      	b.n	8000e68 <__aeabi_fsub+0xb8>
 8001150:	4663      	mov	r3, ip
 8001152:	2401      	movs	r4, #1
 8001154:	1acf      	subs	r7, r1, r3
 8001156:	4034      	ands	r4, r6
 8001158:	e664      	b.n	8000e24 <__aeabi_fsub+0x74>
 800115a:	4461      	add	r1, ip
 800115c:	014b      	lsls	r3, r1, #5
 800115e:	d56d      	bpl.n	800123c <__aeabi_fsub+0x48c>
 8001160:	0848      	lsrs	r0, r1, #1
 8001162:	4944      	ldr	r1, [pc, #272]	@ (8001274 <__aeabi_fsub+0x4c4>)
 8001164:	4001      	ands	r1, r0
 8001166:	0743      	lsls	r3, r0, #29
 8001168:	d02c      	beq.n	80011c4 <__aeabi_fsub+0x414>
 800116a:	230f      	movs	r3, #15
 800116c:	4003      	ands	r3, r0
 800116e:	2b04      	cmp	r3, #4
 8001170:	d028      	beq.n	80011c4 <__aeabi_fsub+0x414>
 8001172:	1d0b      	adds	r3, r1, #4
 8001174:	469c      	mov	ip, r3
 8001176:	2302      	movs	r3, #2
 8001178:	e690      	b.n	8000e9c <__aeabi_fsub+0xec>
 800117a:	2900      	cmp	r1, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_fsub+0x3d0>
 800117e:	e72b      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001180:	2380      	movs	r3, #128	@ 0x80
 8001182:	03db      	lsls	r3, r3, #15
 8001184:	429f      	cmp	r7, r3
 8001186:	d200      	bcs.n	800118a <__aeabi_fsub+0x3da>
 8001188:	e726      	b.n	8000fd8 <__aeabi_fsub+0x228>
 800118a:	4298      	cmp	r0, r3
 800118c:	d300      	bcc.n	8001190 <__aeabi_fsub+0x3e0>
 800118e:	e723      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001190:	2401      	movs	r4, #1
 8001192:	4034      	ands	r4, r6
 8001194:	0007      	movs	r7, r0
 8001196:	e71f      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001198:	0034      	movs	r4, r6
 800119a:	468c      	mov	ip, r1
 800119c:	e67e      	b.n	8000e9c <__aeabi_fsub+0xec>
 800119e:	2301      	movs	r3, #1
 80011a0:	08cf      	lsrs	r7, r1, #3
 80011a2:	e680      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 80011a4:	2300      	movs	r3, #0
 80011a6:	e67e      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 80011a8:	2020      	movs	r0, #32
 80011aa:	4665      	mov	r5, ip
 80011ac:	1b80      	subs	r0, r0, r6
 80011ae:	4085      	lsls	r5, r0
 80011b0:	4663      	mov	r3, ip
 80011b2:	0028      	movs	r0, r5
 80011b4:	40f3      	lsrs	r3, r6
 80011b6:	1e45      	subs	r5, r0, #1
 80011b8:	41a8      	sbcs	r0, r5
 80011ba:	4303      	orrs	r3, r0
 80011bc:	469c      	mov	ip, r3
 80011be:	0015      	movs	r5, r2
 80011c0:	448c      	add	ip, r1
 80011c2:	e76d      	b.n	80010a0 <__aeabi_fsub+0x2f0>
 80011c4:	2302      	movs	r3, #2
 80011c6:	08cf      	lsrs	r7, r1, #3
 80011c8:	e66d      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 80011ca:	1b0f      	subs	r7, r1, r4
 80011cc:	017b      	lsls	r3, r7, #5
 80011ce:	d528      	bpl.n	8001222 <__aeabi_fsub+0x472>
 80011d0:	01bf      	lsls	r7, r7, #6
 80011d2:	09bf      	lsrs	r7, r7, #6
 80011d4:	0038      	movs	r0, r7
 80011d6:	f000 f905 	bl	80013e4 <__clzsi2>
 80011da:	003b      	movs	r3, r7
 80011dc:	3805      	subs	r0, #5
 80011de:	4083      	lsls	r3, r0
 80011e0:	0034      	movs	r4, r6
 80011e2:	2501      	movs	r5, #1
 80011e4:	e6ca      	b.n	8000f7c <__aeabi_fsub+0x1cc>
 80011e6:	2900      	cmp	r1, #0
 80011e8:	d100      	bne.n	80011ec <__aeabi_fsub+0x43c>
 80011ea:	e6b5      	b.n	8000f58 <__aeabi_fsub+0x1a8>
 80011ec:	2401      	movs	r4, #1
 80011ee:	0007      	movs	r7, r0
 80011f0:	4034      	ands	r4, r6
 80011f2:	e658      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 80011f4:	4663      	mov	r3, ip
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d100      	bne.n	80011fc <__aeabi_fsub+0x44c>
 80011fa:	e6e9      	b.n	8000fd0 <__aeabi_fsub+0x220>
 80011fc:	2900      	cmp	r1, #0
 80011fe:	d100      	bne.n	8001202 <__aeabi_fsub+0x452>
 8001200:	e6ea      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001202:	2380      	movs	r3, #128	@ 0x80
 8001204:	03db      	lsls	r3, r3, #15
 8001206:	429f      	cmp	r7, r3
 8001208:	d200      	bcs.n	800120c <__aeabi_fsub+0x45c>
 800120a:	e6e5      	b.n	8000fd8 <__aeabi_fsub+0x228>
 800120c:	4298      	cmp	r0, r3
 800120e:	d300      	bcc.n	8001212 <__aeabi_fsub+0x462>
 8001210:	e6e2      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001212:	0007      	movs	r7, r0
 8001214:	e6e0      	b.n	8000fd8 <__aeabi_fsub+0x228>
 8001216:	2900      	cmp	r1, #0
 8001218:	d100      	bne.n	800121c <__aeabi_fsub+0x46c>
 800121a:	e69e      	b.n	8000f5a <__aeabi_fsub+0x1aa>
 800121c:	2300      	movs	r3, #0
 800121e:	08cf      	lsrs	r7, r1, #3
 8001220:	e641      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 8001222:	0034      	movs	r4, r6
 8001224:	2301      	movs	r3, #1
 8001226:	08ff      	lsrs	r7, r7, #3
 8001228:	e63d      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 800122a:	2f00      	cmp	r7, #0
 800122c:	d100      	bne.n	8001230 <__aeabi_fsub+0x480>
 800122e:	e693      	b.n	8000f58 <__aeabi_fsub+0x1a8>
 8001230:	2300      	movs	r3, #0
 8001232:	08ff      	lsrs	r7, r7, #3
 8001234:	e637      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 8001236:	2300      	movs	r3, #0
 8001238:	08d7      	lsrs	r7, r2, #3
 800123a:	e634      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 800123c:	2301      	movs	r3, #1
 800123e:	08cf      	lsrs	r7, r1, #3
 8001240:	e631      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 8001242:	2280      	movs	r2, #128	@ 0x80
 8001244:	000b      	movs	r3, r1
 8001246:	04d2      	lsls	r2, r2, #19
 8001248:	2001      	movs	r0, #1
 800124a:	4013      	ands	r3, r2
 800124c:	4211      	tst	r1, r2
 800124e:	d000      	beq.n	8001252 <__aeabi_fsub+0x4a2>
 8001250:	e6ae      	b.n	8000fb0 <__aeabi_fsub+0x200>
 8001252:	08cf      	lsrs	r7, r1, #3
 8001254:	e627      	b.n	8000ea6 <__aeabi_fsub+0xf6>
 8001256:	2b00      	cmp	r3, #0
 8001258:	d100      	bne.n	800125c <__aeabi_fsub+0x4ac>
 800125a:	e75f      	b.n	800111c <__aeabi_fsub+0x36c>
 800125c:	1b56      	subs	r6, r2, r5
 800125e:	2d00      	cmp	r5, #0
 8001260:	d101      	bne.n	8001266 <__aeabi_fsub+0x4b6>
 8001262:	0033      	movs	r3, r6
 8001264:	e6e7      	b.n	8001036 <__aeabi_fsub+0x286>
 8001266:	2380      	movs	r3, #128	@ 0x80
 8001268:	4660      	mov	r0, ip
 800126a:	04db      	lsls	r3, r3, #19
 800126c:	4318      	orrs	r0, r3
 800126e:	4684      	mov	ip, r0
 8001270:	e6eb      	b.n	800104a <__aeabi_fsub+0x29a>
 8001272:	46c0      	nop			@ (mov r8, r8)
 8001274:	7dffffff 	.word	0x7dffffff

08001278 <__aeabi_f2iz>:
 8001278:	0241      	lsls	r1, r0, #9
 800127a:	0042      	lsls	r2, r0, #1
 800127c:	0fc3      	lsrs	r3, r0, #31
 800127e:	0a49      	lsrs	r1, r1, #9
 8001280:	2000      	movs	r0, #0
 8001282:	0e12      	lsrs	r2, r2, #24
 8001284:	2a7e      	cmp	r2, #126	@ 0x7e
 8001286:	dd03      	ble.n	8001290 <__aeabi_f2iz+0x18>
 8001288:	2a9d      	cmp	r2, #157	@ 0x9d
 800128a:	dd02      	ble.n	8001292 <__aeabi_f2iz+0x1a>
 800128c:	4a09      	ldr	r2, [pc, #36]	@ (80012b4 <__aeabi_f2iz+0x3c>)
 800128e:	1898      	adds	r0, r3, r2
 8001290:	4770      	bx	lr
 8001292:	2080      	movs	r0, #128	@ 0x80
 8001294:	0400      	lsls	r0, r0, #16
 8001296:	4301      	orrs	r1, r0
 8001298:	2a95      	cmp	r2, #149	@ 0x95
 800129a:	dc07      	bgt.n	80012ac <__aeabi_f2iz+0x34>
 800129c:	2096      	movs	r0, #150	@ 0x96
 800129e:	1a82      	subs	r2, r0, r2
 80012a0:	40d1      	lsrs	r1, r2
 80012a2:	4248      	negs	r0, r1
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d1f3      	bne.n	8001290 <__aeabi_f2iz+0x18>
 80012a8:	0008      	movs	r0, r1
 80012aa:	e7f1      	b.n	8001290 <__aeabi_f2iz+0x18>
 80012ac:	3a96      	subs	r2, #150	@ 0x96
 80012ae:	4091      	lsls	r1, r2
 80012b0:	e7f7      	b.n	80012a2 <__aeabi_f2iz+0x2a>
 80012b2:	46c0      	nop			@ (mov r8, r8)
 80012b4:	7fffffff 	.word	0x7fffffff

080012b8 <__aeabi_i2f>:
 80012b8:	b570      	push	{r4, r5, r6, lr}
 80012ba:	2800      	cmp	r0, #0
 80012bc:	d012      	beq.n	80012e4 <__aeabi_i2f+0x2c>
 80012be:	17c3      	asrs	r3, r0, #31
 80012c0:	18c5      	adds	r5, r0, r3
 80012c2:	405d      	eors	r5, r3
 80012c4:	0fc4      	lsrs	r4, r0, #31
 80012c6:	0028      	movs	r0, r5
 80012c8:	f000 f88c 	bl	80013e4 <__clzsi2>
 80012cc:	239e      	movs	r3, #158	@ 0x9e
 80012ce:	1a1b      	subs	r3, r3, r0
 80012d0:	2b96      	cmp	r3, #150	@ 0x96
 80012d2:	dc0f      	bgt.n	80012f4 <__aeabi_i2f+0x3c>
 80012d4:	2808      	cmp	r0, #8
 80012d6:	d038      	beq.n	800134a <__aeabi_i2f+0x92>
 80012d8:	3808      	subs	r0, #8
 80012da:	4085      	lsls	r5, r0
 80012dc:	026d      	lsls	r5, r5, #9
 80012de:	0a6d      	lsrs	r5, r5, #9
 80012e0:	b2d8      	uxtb	r0, r3
 80012e2:	e002      	b.n	80012ea <__aeabi_i2f+0x32>
 80012e4:	2400      	movs	r4, #0
 80012e6:	2000      	movs	r0, #0
 80012e8:	2500      	movs	r5, #0
 80012ea:	05c0      	lsls	r0, r0, #23
 80012ec:	4328      	orrs	r0, r5
 80012ee:	07e4      	lsls	r4, r4, #31
 80012f0:	4320      	orrs	r0, r4
 80012f2:	bd70      	pop	{r4, r5, r6, pc}
 80012f4:	2b99      	cmp	r3, #153	@ 0x99
 80012f6:	dc14      	bgt.n	8001322 <__aeabi_i2f+0x6a>
 80012f8:	1f42      	subs	r2, r0, #5
 80012fa:	4095      	lsls	r5, r2
 80012fc:	002a      	movs	r2, r5
 80012fe:	4915      	ldr	r1, [pc, #84]	@ (8001354 <__aeabi_i2f+0x9c>)
 8001300:	4011      	ands	r1, r2
 8001302:	0755      	lsls	r5, r2, #29
 8001304:	d01c      	beq.n	8001340 <__aeabi_i2f+0x88>
 8001306:	250f      	movs	r5, #15
 8001308:	402a      	ands	r2, r5
 800130a:	2a04      	cmp	r2, #4
 800130c:	d018      	beq.n	8001340 <__aeabi_i2f+0x88>
 800130e:	3104      	adds	r1, #4
 8001310:	08ca      	lsrs	r2, r1, #3
 8001312:	0149      	lsls	r1, r1, #5
 8001314:	d515      	bpl.n	8001342 <__aeabi_i2f+0x8a>
 8001316:	239f      	movs	r3, #159	@ 0x9f
 8001318:	0252      	lsls	r2, r2, #9
 800131a:	1a18      	subs	r0, r3, r0
 800131c:	0a55      	lsrs	r5, r2, #9
 800131e:	b2c0      	uxtb	r0, r0
 8001320:	e7e3      	b.n	80012ea <__aeabi_i2f+0x32>
 8001322:	2205      	movs	r2, #5
 8001324:	0029      	movs	r1, r5
 8001326:	1a12      	subs	r2, r2, r0
 8001328:	40d1      	lsrs	r1, r2
 800132a:	0002      	movs	r2, r0
 800132c:	321b      	adds	r2, #27
 800132e:	4095      	lsls	r5, r2
 8001330:	002a      	movs	r2, r5
 8001332:	1e55      	subs	r5, r2, #1
 8001334:	41aa      	sbcs	r2, r5
 8001336:	430a      	orrs	r2, r1
 8001338:	4906      	ldr	r1, [pc, #24]	@ (8001354 <__aeabi_i2f+0x9c>)
 800133a:	4011      	ands	r1, r2
 800133c:	0755      	lsls	r5, r2, #29
 800133e:	d1e2      	bne.n	8001306 <__aeabi_i2f+0x4e>
 8001340:	08ca      	lsrs	r2, r1, #3
 8001342:	0252      	lsls	r2, r2, #9
 8001344:	0a55      	lsrs	r5, r2, #9
 8001346:	b2d8      	uxtb	r0, r3
 8001348:	e7cf      	b.n	80012ea <__aeabi_i2f+0x32>
 800134a:	026d      	lsls	r5, r5, #9
 800134c:	0a6d      	lsrs	r5, r5, #9
 800134e:	308e      	adds	r0, #142	@ 0x8e
 8001350:	e7cb      	b.n	80012ea <__aeabi_i2f+0x32>
 8001352:	46c0      	nop			@ (mov r8, r8)
 8001354:	fbffffff 	.word	0xfbffffff

08001358 <__aeabi_ui2f>:
 8001358:	b510      	push	{r4, lr}
 800135a:	1e04      	subs	r4, r0, #0
 800135c:	d00d      	beq.n	800137a <__aeabi_ui2f+0x22>
 800135e:	f000 f841 	bl	80013e4 <__clzsi2>
 8001362:	239e      	movs	r3, #158	@ 0x9e
 8001364:	1a1b      	subs	r3, r3, r0
 8001366:	2b96      	cmp	r3, #150	@ 0x96
 8001368:	dc0c      	bgt.n	8001384 <__aeabi_ui2f+0x2c>
 800136a:	2808      	cmp	r0, #8
 800136c:	d034      	beq.n	80013d8 <__aeabi_ui2f+0x80>
 800136e:	3808      	subs	r0, #8
 8001370:	4084      	lsls	r4, r0
 8001372:	0264      	lsls	r4, r4, #9
 8001374:	0a64      	lsrs	r4, r4, #9
 8001376:	b2d8      	uxtb	r0, r3
 8001378:	e001      	b.n	800137e <__aeabi_ui2f+0x26>
 800137a:	2000      	movs	r0, #0
 800137c:	2400      	movs	r4, #0
 800137e:	05c0      	lsls	r0, r0, #23
 8001380:	4320      	orrs	r0, r4
 8001382:	bd10      	pop	{r4, pc}
 8001384:	2b99      	cmp	r3, #153	@ 0x99
 8001386:	dc13      	bgt.n	80013b0 <__aeabi_ui2f+0x58>
 8001388:	1f42      	subs	r2, r0, #5
 800138a:	4094      	lsls	r4, r2
 800138c:	4a14      	ldr	r2, [pc, #80]	@ (80013e0 <__aeabi_ui2f+0x88>)
 800138e:	4022      	ands	r2, r4
 8001390:	0761      	lsls	r1, r4, #29
 8001392:	d01c      	beq.n	80013ce <__aeabi_ui2f+0x76>
 8001394:	210f      	movs	r1, #15
 8001396:	4021      	ands	r1, r4
 8001398:	2904      	cmp	r1, #4
 800139a:	d018      	beq.n	80013ce <__aeabi_ui2f+0x76>
 800139c:	3204      	adds	r2, #4
 800139e:	08d4      	lsrs	r4, r2, #3
 80013a0:	0152      	lsls	r2, r2, #5
 80013a2:	d515      	bpl.n	80013d0 <__aeabi_ui2f+0x78>
 80013a4:	239f      	movs	r3, #159	@ 0x9f
 80013a6:	0264      	lsls	r4, r4, #9
 80013a8:	1a18      	subs	r0, r3, r0
 80013aa:	0a64      	lsrs	r4, r4, #9
 80013ac:	b2c0      	uxtb	r0, r0
 80013ae:	e7e6      	b.n	800137e <__aeabi_ui2f+0x26>
 80013b0:	0002      	movs	r2, r0
 80013b2:	0021      	movs	r1, r4
 80013b4:	321b      	adds	r2, #27
 80013b6:	4091      	lsls	r1, r2
 80013b8:	000a      	movs	r2, r1
 80013ba:	1e51      	subs	r1, r2, #1
 80013bc:	418a      	sbcs	r2, r1
 80013be:	2105      	movs	r1, #5
 80013c0:	1a09      	subs	r1, r1, r0
 80013c2:	40cc      	lsrs	r4, r1
 80013c4:	4314      	orrs	r4, r2
 80013c6:	4a06      	ldr	r2, [pc, #24]	@ (80013e0 <__aeabi_ui2f+0x88>)
 80013c8:	4022      	ands	r2, r4
 80013ca:	0761      	lsls	r1, r4, #29
 80013cc:	d1e2      	bne.n	8001394 <__aeabi_ui2f+0x3c>
 80013ce:	08d4      	lsrs	r4, r2, #3
 80013d0:	0264      	lsls	r4, r4, #9
 80013d2:	0a64      	lsrs	r4, r4, #9
 80013d4:	b2d8      	uxtb	r0, r3
 80013d6:	e7d2      	b.n	800137e <__aeabi_ui2f+0x26>
 80013d8:	0264      	lsls	r4, r4, #9
 80013da:	0a64      	lsrs	r4, r4, #9
 80013dc:	308e      	adds	r0, #142	@ 0x8e
 80013de:	e7ce      	b.n	800137e <__aeabi_ui2f+0x26>
 80013e0:	fbffffff 	.word	0xfbffffff

080013e4 <__clzsi2>:
 80013e4:	211c      	movs	r1, #28
 80013e6:	2301      	movs	r3, #1
 80013e8:	041b      	lsls	r3, r3, #16
 80013ea:	4298      	cmp	r0, r3
 80013ec:	d301      	bcc.n	80013f2 <__clzsi2+0xe>
 80013ee:	0c00      	lsrs	r0, r0, #16
 80013f0:	3910      	subs	r1, #16
 80013f2:	0a1b      	lsrs	r3, r3, #8
 80013f4:	4298      	cmp	r0, r3
 80013f6:	d301      	bcc.n	80013fc <__clzsi2+0x18>
 80013f8:	0a00      	lsrs	r0, r0, #8
 80013fa:	3908      	subs	r1, #8
 80013fc:	091b      	lsrs	r3, r3, #4
 80013fe:	4298      	cmp	r0, r3
 8001400:	d301      	bcc.n	8001406 <__clzsi2+0x22>
 8001402:	0900      	lsrs	r0, r0, #4
 8001404:	3904      	subs	r1, #4
 8001406:	a202      	add	r2, pc, #8	@ (adr r2, 8001410 <__clzsi2+0x2c>)
 8001408:	5c10      	ldrb	r0, [r2, r0]
 800140a:	1840      	adds	r0, r0, r1
 800140c:	4770      	bx	lr
 800140e:	46c0      	nop			@ (mov r8, r8)
 8001410:	02020304 	.word	0x02020304
 8001414:	01010101 	.word	0x01010101
	...

08001420 <__clzdi2>:
 8001420:	b510      	push	{r4, lr}
 8001422:	2900      	cmp	r1, #0
 8001424:	d103      	bne.n	800142e <__clzdi2+0xe>
 8001426:	f7ff ffdd 	bl	80013e4 <__clzsi2>
 800142a:	3020      	adds	r0, #32
 800142c:	e002      	b.n	8001434 <__clzdi2+0x14>
 800142e:	0008      	movs	r0, r1
 8001430:	f7ff ffd8 	bl	80013e4 <__clzsi2>
 8001434:	bd10      	pop	{r4, pc}
 8001436:	46c0      	nop			@ (mov r8, r8)

08001438 <__divdi3>:
 8001438:	b5f0      	push	{r4, r5, r6, r7, lr}
 800143a:	464f      	mov	r7, r9
 800143c:	4646      	mov	r6, r8
 800143e:	46d6      	mov	lr, sl
 8001440:	b5c0      	push	{r6, r7, lr}
 8001442:	0006      	movs	r6, r0
 8001444:	000f      	movs	r7, r1
 8001446:	0010      	movs	r0, r2
 8001448:	0019      	movs	r1, r3
 800144a:	b082      	sub	sp, #8
 800144c:	2f00      	cmp	r7, #0
 800144e:	db5d      	blt.n	800150c <__divdi3+0xd4>
 8001450:	0034      	movs	r4, r6
 8001452:	003d      	movs	r5, r7
 8001454:	2b00      	cmp	r3, #0
 8001456:	db0b      	blt.n	8001470 <__divdi3+0x38>
 8001458:	0016      	movs	r6, r2
 800145a:	001f      	movs	r7, r3
 800145c:	42ab      	cmp	r3, r5
 800145e:	d917      	bls.n	8001490 <__divdi3+0x58>
 8001460:	2000      	movs	r0, #0
 8001462:	2100      	movs	r1, #0
 8001464:	b002      	add	sp, #8
 8001466:	bce0      	pop	{r5, r6, r7}
 8001468:	46ba      	mov	sl, r7
 800146a:	46b1      	mov	r9, r6
 800146c:	46a8      	mov	r8, r5
 800146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001470:	2700      	movs	r7, #0
 8001472:	4246      	negs	r6, r0
 8001474:	418f      	sbcs	r7, r1
 8001476:	42af      	cmp	r7, r5
 8001478:	d8f2      	bhi.n	8001460 <__divdi3+0x28>
 800147a:	d100      	bne.n	800147e <__divdi3+0x46>
 800147c:	e0a0      	b.n	80015c0 <__divdi3+0x188>
 800147e:	2301      	movs	r3, #1
 8001480:	425b      	negs	r3, r3
 8001482:	4699      	mov	r9, r3
 8001484:	e009      	b.n	800149a <__divdi3+0x62>
 8001486:	2700      	movs	r7, #0
 8001488:	4246      	negs	r6, r0
 800148a:	418f      	sbcs	r7, r1
 800148c:	42af      	cmp	r7, r5
 800148e:	d8e7      	bhi.n	8001460 <__divdi3+0x28>
 8001490:	42af      	cmp	r7, r5
 8001492:	d100      	bne.n	8001496 <__divdi3+0x5e>
 8001494:	e090      	b.n	80015b8 <__divdi3+0x180>
 8001496:	2300      	movs	r3, #0
 8001498:	4699      	mov	r9, r3
 800149a:	0039      	movs	r1, r7
 800149c:	0030      	movs	r0, r6
 800149e:	f7ff ffbf 	bl	8001420 <__clzdi2>
 80014a2:	4680      	mov	r8, r0
 80014a4:	0029      	movs	r1, r5
 80014a6:	0020      	movs	r0, r4
 80014a8:	f7ff ffba 	bl	8001420 <__clzdi2>
 80014ac:	4643      	mov	r3, r8
 80014ae:	1a1b      	subs	r3, r3, r0
 80014b0:	4698      	mov	r8, r3
 80014b2:	3b20      	subs	r3, #32
 80014b4:	d475      	bmi.n	80015a2 <__divdi3+0x16a>
 80014b6:	0031      	movs	r1, r6
 80014b8:	4099      	lsls	r1, r3
 80014ba:	469a      	mov	sl, r3
 80014bc:	000b      	movs	r3, r1
 80014be:	0031      	movs	r1, r6
 80014c0:	4640      	mov	r0, r8
 80014c2:	4081      	lsls	r1, r0
 80014c4:	000a      	movs	r2, r1
 80014c6:	42ab      	cmp	r3, r5
 80014c8:	d82e      	bhi.n	8001528 <__divdi3+0xf0>
 80014ca:	d02b      	beq.n	8001524 <__divdi3+0xec>
 80014cc:	4651      	mov	r1, sl
 80014ce:	1aa4      	subs	r4, r4, r2
 80014d0:	419d      	sbcs	r5, r3
 80014d2:	2900      	cmp	r1, #0
 80014d4:	da00      	bge.n	80014d8 <__divdi3+0xa0>
 80014d6:	e090      	b.n	80015fa <__divdi3+0x1c2>
 80014d8:	2100      	movs	r1, #0
 80014da:	2000      	movs	r0, #0
 80014dc:	2601      	movs	r6, #1
 80014de:	9000      	str	r0, [sp, #0]
 80014e0:	9101      	str	r1, [sp, #4]
 80014e2:	4651      	mov	r1, sl
 80014e4:	408e      	lsls	r6, r1
 80014e6:	9601      	str	r6, [sp, #4]
 80014e8:	4641      	mov	r1, r8
 80014ea:	2601      	movs	r6, #1
 80014ec:	408e      	lsls	r6, r1
 80014ee:	4641      	mov	r1, r8
 80014f0:	9600      	str	r6, [sp, #0]
 80014f2:	2900      	cmp	r1, #0
 80014f4:	d11f      	bne.n	8001536 <__divdi3+0xfe>
 80014f6:	9800      	ldr	r0, [sp, #0]
 80014f8:	9901      	ldr	r1, [sp, #4]
 80014fa:	464b      	mov	r3, r9
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0b1      	beq.n	8001464 <__divdi3+0x2c>
 8001500:	0003      	movs	r3, r0
 8001502:	000c      	movs	r4, r1
 8001504:	2100      	movs	r1, #0
 8001506:	4258      	negs	r0, r3
 8001508:	41a1      	sbcs	r1, r4
 800150a:	e7ab      	b.n	8001464 <__divdi3+0x2c>
 800150c:	2500      	movs	r5, #0
 800150e:	4274      	negs	r4, r6
 8001510:	41bd      	sbcs	r5, r7
 8001512:	2b00      	cmp	r3, #0
 8001514:	dbb7      	blt.n	8001486 <__divdi3+0x4e>
 8001516:	0016      	movs	r6, r2
 8001518:	001f      	movs	r7, r3
 800151a:	42ab      	cmp	r3, r5
 800151c:	d8a0      	bhi.n	8001460 <__divdi3+0x28>
 800151e:	42af      	cmp	r7, r5
 8001520:	d1ad      	bne.n	800147e <__divdi3+0x46>
 8001522:	e04d      	b.n	80015c0 <__divdi3+0x188>
 8001524:	42a1      	cmp	r1, r4
 8001526:	d9d1      	bls.n	80014cc <__divdi3+0x94>
 8001528:	2100      	movs	r1, #0
 800152a:	2000      	movs	r0, #0
 800152c:	9000      	str	r0, [sp, #0]
 800152e:	9101      	str	r1, [sp, #4]
 8001530:	4641      	mov	r1, r8
 8001532:	2900      	cmp	r1, #0
 8001534:	d0df      	beq.n	80014f6 <__divdi3+0xbe>
 8001536:	07d9      	lsls	r1, r3, #31
 8001538:	0856      	lsrs	r6, r2, #1
 800153a:	085f      	lsrs	r7, r3, #1
 800153c:	430e      	orrs	r6, r1
 800153e:	4643      	mov	r3, r8
 8001540:	e00e      	b.n	8001560 <__divdi3+0x128>
 8001542:	42af      	cmp	r7, r5
 8001544:	d101      	bne.n	800154a <__divdi3+0x112>
 8001546:	42a6      	cmp	r6, r4
 8001548:	d80c      	bhi.n	8001564 <__divdi3+0x12c>
 800154a:	1ba4      	subs	r4, r4, r6
 800154c:	41bd      	sbcs	r5, r7
 800154e:	2101      	movs	r1, #1
 8001550:	1924      	adds	r4, r4, r4
 8001552:	416d      	adcs	r5, r5
 8001554:	2200      	movs	r2, #0
 8001556:	3b01      	subs	r3, #1
 8001558:	1864      	adds	r4, r4, r1
 800155a:	4155      	adcs	r5, r2
 800155c:	2b00      	cmp	r3, #0
 800155e:	d006      	beq.n	800156e <__divdi3+0x136>
 8001560:	42af      	cmp	r7, r5
 8001562:	d9ee      	bls.n	8001542 <__divdi3+0x10a>
 8001564:	3b01      	subs	r3, #1
 8001566:	1924      	adds	r4, r4, r4
 8001568:	416d      	adcs	r5, r5
 800156a:	2b00      	cmp	r3, #0
 800156c:	d1f8      	bne.n	8001560 <__divdi3+0x128>
 800156e:	9a00      	ldr	r2, [sp, #0]
 8001570:	9b01      	ldr	r3, [sp, #4]
 8001572:	4651      	mov	r1, sl
 8001574:	1912      	adds	r2, r2, r4
 8001576:	416b      	adcs	r3, r5
 8001578:	2900      	cmp	r1, #0
 800157a:	db25      	blt.n	80015c8 <__divdi3+0x190>
 800157c:	002e      	movs	r6, r5
 800157e:	002c      	movs	r4, r5
 8001580:	40ce      	lsrs	r6, r1
 8001582:	4641      	mov	r1, r8
 8001584:	40cc      	lsrs	r4, r1
 8001586:	4651      	mov	r1, sl
 8001588:	2900      	cmp	r1, #0
 800158a:	db2d      	blt.n	80015e8 <__divdi3+0x1b0>
 800158c:	0034      	movs	r4, r6
 800158e:	408c      	lsls	r4, r1
 8001590:	0021      	movs	r1, r4
 8001592:	4644      	mov	r4, r8
 8001594:	40a6      	lsls	r6, r4
 8001596:	0030      	movs	r0, r6
 8001598:	1a12      	subs	r2, r2, r0
 800159a:	418b      	sbcs	r3, r1
 800159c:	9200      	str	r2, [sp, #0]
 800159e:	9301      	str	r3, [sp, #4]
 80015a0:	e7a9      	b.n	80014f6 <__divdi3+0xbe>
 80015a2:	4642      	mov	r2, r8
 80015a4:	0038      	movs	r0, r7
 80015a6:	469a      	mov	sl, r3
 80015a8:	2320      	movs	r3, #32
 80015aa:	0031      	movs	r1, r6
 80015ac:	4090      	lsls	r0, r2
 80015ae:	1a9b      	subs	r3, r3, r2
 80015b0:	40d9      	lsrs	r1, r3
 80015b2:	0003      	movs	r3, r0
 80015b4:	430b      	orrs	r3, r1
 80015b6:	e782      	b.n	80014be <__divdi3+0x86>
 80015b8:	42a6      	cmp	r6, r4
 80015ba:	d900      	bls.n	80015be <__divdi3+0x186>
 80015bc:	e750      	b.n	8001460 <__divdi3+0x28>
 80015be:	e76a      	b.n	8001496 <__divdi3+0x5e>
 80015c0:	42a6      	cmp	r6, r4
 80015c2:	d800      	bhi.n	80015c6 <__divdi3+0x18e>
 80015c4:	e75b      	b.n	800147e <__divdi3+0x46>
 80015c6:	e74b      	b.n	8001460 <__divdi3+0x28>
 80015c8:	4640      	mov	r0, r8
 80015ca:	2120      	movs	r1, #32
 80015cc:	1a09      	subs	r1, r1, r0
 80015ce:	0028      	movs	r0, r5
 80015d0:	4088      	lsls	r0, r1
 80015d2:	0026      	movs	r6, r4
 80015d4:	0001      	movs	r1, r0
 80015d6:	4640      	mov	r0, r8
 80015d8:	40c6      	lsrs	r6, r0
 80015da:	002c      	movs	r4, r5
 80015dc:	430e      	orrs	r6, r1
 80015de:	4641      	mov	r1, r8
 80015e0:	40cc      	lsrs	r4, r1
 80015e2:	4651      	mov	r1, sl
 80015e4:	2900      	cmp	r1, #0
 80015e6:	dad1      	bge.n	800158c <__divdi3+0x154>
 80015e8:	4640      	mov	r0, r8
 80015ea:	2120      	movs	r1, #32
 80015ec:	0035      	movs	r5, r6
 80015ee:	4084      	lsls	r4, r0
 80015f0:	1a09      	subs	r1, r1, r0
 80015f2:	40cd      	lsrs	r5, r1
 80015f4:	0021      	movs	r1, r4
 80015f6:	4329      	orrs	r1, r5
 80015f8:	e7cb      	b.n	8001592 <__divdi3+0x15a>
 80015fa:	4641      	mov	r1, r8
 80015fc:	2620      	movs	r6, #32
 80015fe:	2701      	movs	r7, #1
 8001600:	1a76      	subs	r6, r6, r1
 8001602:	2000      	movs	r0, #0
 8001604:	2100      	movs	r1, #0
 8001606:	40f7      	lsrs	r7, r6
 8001608:	9000      	str	r0, [sp, #0]
 800160a:	9101      	str	r1, [sp, #4]
 800160c:	9701      	str	r7, [sp, #4]
 800160e:	e76b      	b.n	80014e8 <__divdi3+0xb0>

08001610 <FAC_adc_GET_resolution>:
/**
 * @bried 	Get the resolution of the adc
 * @retval 	Returns the adc resolution
 */
uint16_t FAC_adc_GET_resolution() {
	return adc.resolution;
 8001610:	4b01      	ldr	r3, [pc, #4]	@ (8001618 <FAC_adc_GET_resolution+0x8>)
 8001612:	8818      	ldrh	r0, [r3, #0]
}
 8001614:	4770      	bx	lr
 8001616:	46c0      	nop			@ (mov r8, r8)
 8001618:	20000398 	.word	0x20000398

0800161c <FAC_adc_GET_Vref_in_uV>:
/**
 * @bried 	Get the vref in uV of the adc
 * @retval 	Returns the vref in uV of the adc
 */
uint32_t FAC_adc_GET_Vref_in_uV() {
	return adc.uVref;
 800161c:	4b01      	ldr	r3, [pc, #4]	@ (8001624 <FAC_adc_GET_Vref_in_uV+0x8>)
 800161e:	6858      	ldr	r0, [r3, #4]
}
 8001620:	4770      	bx	lr
 8001622:	46c0      	nop			@ (mov r8, r8)
 8001624:	20000398 	.word	0x20000398

08001628 <FAC_adc_Init>:

/**
 * @brief 	Initialize the ADC module
 * @retval 	Status of the initialization in HAL_StatusTypeDef form
 */
HAL_StatusTypeDef FAC_adc_Init() {
 8001628:	b510      	push	{r4, lr}
	HAL_StatusTypeDef EndState = HAL_OK;
	/* write the code here - START */
	HAL_Delay(100);	// wait some time to allow the power supply to stabilize its output
 800162a:	2064      	movs	r0, #100	@ 0x64
 800162c:	f001 ff94 	bl	8003558 <HAL_Delay>
	HAL_ADCEx_Calibration_Start(&hadc);
 8001630:	4c14      	ldr	r4, [pc, #80]	@ (8001684 <FAC_adc_Init+0x5c>)
 8001632:	0020      	movs	r0, r4
 8001634:	f002 f9ce 	bl	80039d4 <HAL_ADCEx_Calibration_Start>
	HAL_Delay(50);
 8001638:	2032      	movs	r0, #50	@ 0x32
 800163a:	f001 ff8d 	bl	8003558 <HAL_Delay>
	EndState = HAL_ADC_Start_DMA(&hadc, ADC_values, 2);
 800163e:	2202      	movs	r2, #2
 8001640:	0020      	movs	r0, r4
 8001642:	4911      	ldr	r1, [pc, #68]	@ (8001688 <FAC_adc_Init+0x60>)
 8001644:	f002 f898 	bl	8003778 <HAL_ADC_Start_DMA>

	adc.uVref = ADC_VREF;	// vref of 3.3V = 3300000uV
 8001648:	4a10      	ldr	r2, [pc, #64]	@ (800168c <FAC_adc_Init+0x64>)
 800164a:	4b11      	ldr	r3, [pc, #68]	@ (8001690 <FAC_adc_Init+0x68>)
 800164c:	6053      	str	r3, [r2, #4]
	adc.resolution = 2;
 800164e:	2302      	movs	r3, #2
 8001650:	8013      	strh	r3, [r2, #0]
	switch (hadc.Init.Resolution) {
 8001652:	68a3      	ldr	r3, [r4, #8]
 8001654:	2b10      	cmp	r3, #16
 8001656:	d011      	beq.n	800167c <FAC_adc_Init+0x54>
 8001658:	d807      	bhi.n	800166a <FAC_adc_Init+0x42>
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00a      	beq.n	8001674 <FAC_adc_Init+0x4c>
 800165e:	2b08      	cmp	r3, #8
 8001660:	d107      	bne.n	8001672 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_12B:
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
			break;
		case ADC_RESOLUTION_10B:
			adc.resolution <<= 10-1;
 8001662:	2380      	movs	r3, #128	@ 0x80
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	8013      	strh	r3, [r2, #0]
			break;
 8001668:	e003      	b.n	8001672 <FAC_adc_Init+0x4a>
	switch (hadc.Init.Resolution) {
 800166a:	2b18      	cmp	r3, #24
 800166c:	d101      	bne.n	8001672 <FAC_adc_Init+0x4a>
		case ADC_RESOLUTION_8B:
			adc.resolution <<= 8-1;
			break;
		case ADC_RESOLUTION_6B:
			adc.resolution <<= 6-1;
 800166e:	2340      	movs	r3, #64	@ 0x40
 8001670:	8013      	strh	r3, [r2, #0]
			break;
	}

	/* write the code here - END */
	return EndState;
}
 8001672:	bd10      	pop	{r4, pc}
			adc.resolution <<= 12-1; // raise 2 at the power of hadc resolution
 8001674:	2380      	movs	r3, #128	@ 0x80
 8001676:	015b      	lsls	r3, r3, #5
 8001678:	8013      	strh	r3, [r2, #0]
			break;
 800167a:	e7fa      	b.n	8001672 <FAC_adc_Init+0x4a>
			adc.resolution <<= 8-1;
 800167c:	2380      	movs	r3, #128	@ 0x80
 800167e:	005b      	lsls	r3, r3, #1
 8001680:	8013      	strh	r3, [r2, #0]
			break;
 8001682:	e7f6      	b.n	8001672 <FAC_adc_Init+0x4a>
 8001684:	200015b0 	.word	0x200015b0
 8001688:	20000394 	.word	0x20000394
 800168c:	20000398 	.word	0x20000398
 8001690:	00325aa0 	.word	0x00325aa0

08001694 <FAC_adc_get_raw_channel_value>:
 * @param 		chNumber: Channel number of the channel you want to read
 * @visibility 	All files
 * @retval 		Raw value of the chNumber selected
 */
uint16_t FAC_adc_get_raw_channel_value(uint8_t chNumber) {	// only visible on this file
	return ADC_values[chNumber];
 8001694:	4b01      	ldr	r3, [pc, #4]	@ (800169c <FAC_adc_get_raw_channel_value+0x8>)
 8001696:	0040      	lsls	r0, r0, #1
 8001698:	5a18      	ldrh	r0, [r3, r0]
}
 800169a:	4770      	bx	lr
 800169c:	20000394 	.word	0x20000394

080016a0 <FAC_app_GET_current_state>:
	if (current_state < FAC_STATE_LAST)
		fac_application.current_state = current_state;
}

uint8_t FAC_app_GET_current_state() {
	return fac_application.current_state;
 80016a0:	4b01      	ldr	r3, [pc, #4]	@ (80016a8 <FAC_app_GET_current_state+0x8>)
 80016a2:	7818      	ldrb	r0, [r3, #0]
}
 80016a4:	4770      	bx	lr
 80016a6:	46c0      	nop			@ (mov r8, r8)
 80016a8:	200003a8 	.word	0x200003a8

080016ac <FAC_app_main_loop>:
static uint8_t FAC_app_GET_is_low_battery() {
	return fac_application.is_low_battery;
}

/* FUNCTION DEFINITION */
void FAC_app_main_loop() {	// one cycle every 13ms [about 76Hz] (with simple tank mix on and two other direct link function)
 80016ac:	b510      	push	{r4, lr}
//	HAL_GPIO_TogglePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin);	// used to see the time of execution
	if (newComSerialReceived) {		//	1us
 80016ae:	4c0f      	ldr	r4, [pc, #60]	@ (80016ec <FAC_app_main_loop+0x40>)
 80016b0:	7823      	ldrb	r3, [r4, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10c      	bne.n	80016d0 <FAC_app_main_loop+0x24>
		FAC_settings_command_response();

		newComSerialReceived = FALSE;
	}

	HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 80016b6:	480e      	ldr	r0, [pc, #56]	@ (80016f0 <FAC_app_main_loop+0x44>)
 80016b8:	f003 fb2a 	bl	8004d10 <HAL_IWDG_Refresh>
	}

#endif
	/* ONE SECOND FUNCTION */
	static uint32_t time = 0;
	if (HAL_GetTick() - time >= 1000) {
 80016bc:	f001 ff46 	bl	800354c <HAL_GetTick>
 80016c0:	4c0c      	ldr	r4, [pc, #48]	@ (80016f4 <FAC_app_main_loop+0x48>)
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	1ac0      	subs	r0, r0, r3
 80016c6:	23fa      	movs	r3, #250	@ 0xfa
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4298      	cmp	r0, r3
 80016cc:	d205      	bcs.n	80016da <FAC_app_main_loop+0x2e>
		if (FAC_app_GET_current_state() == FAC_STATE_NORMAL) {
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		}
#endif
	}
}
 80016ce:	bd10      	pop	{r4, pc}
		FAC_settings_command_response();
 80016d0:	f000 fd64 	bl	800219c <FAC_settings_command_response>
		newComSerialReceived = FALSE;
 80016d4:	2300      	movs	r3, #0
 80016d6:	7023      	strb	r3, [r4, #0]
 80016d8:	e7ed      	b.n	80016b6 <FAC_app_main_loop+0xa>
		time = HAL_GetTick();
 80016da:	f001 ff37 	bl	800354c <HAL_GetTick>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80016de:	2180      	movs	r1, #128	@ 0x80
		time = HAL_GetTick();
 80016e0:	6020      	str	r0, [r4, #0]
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80016e2:	01c9      	lsls	r1, r1, #7
 80016e4:	4804      	ldr	r0, [pc, #16]	@ (80016f8 <FAC_app_main_loop+0x4c>)
 80016e6:	f002 fcf1 	bl	80040cc <HAL_GPIO_TogglePin>
}
 80016ea:	e7f0      	b.n	80016ce <FAC_app_main_loop+0x22>
 80016ec:	200003a4 	.word	0x200003a4
 80016f0:	20001644 	.word	0x20001644
 80016f4:	200003a0 	.word	0x200003a0
 80016f8:	48000800 	.word	0x48000800

080016fc <FAC_app_init>:

/*
 * @brief	Initialize all modules and load from eeprom all the settings
 *
 */
void FAC_app_init() {
 80016fc:	b570      	push	{r4, r5, r6, lr}
	HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 80016fe:	4d21      	ldr	r5, [pc, #132]	@ (8001784 <FAC_app_init+0x88>)
	FAC_settings_init(1);	/// first load all settings than initialize all modules

	FAC_adc_Init();
	FAC_battery_init();
 8001700:	2464      	movs	r4, #100	@ 0x64
	HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 8001702:	0028      	movs	r0, r5
 8001704:	f003 fb04 	bl	8004d10 <HAL_IWDG_Refresh>
	FAC_settings_init(1);	/// first load all settings than initialize all modules
 8001708:	2001      	movs	r0, #1
 800170a:	f000 fde7 	bl	80022dc <FAC_settings_init>
	FAC_adc_Init();
 800170e:	f7ff ff8b 	bl	8001628 <FAC_adc_Init>
	FAC_battery_init();
 8001712:	f000 f903 	bl	800191c <FAC_battery_init>
	/* INERTIAL MESUREMENT UNIT INIT */
	for(int i= 0; i<100; i++){	// wait for 3000ms
		HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 8001716:	0028      	movs	r0, r5
 8001718:	f003 fafa 	bl	8004d10 <HAL_IWDG_Refresh>
	for(int i= 0; i<100; i++){	// wait for 3000ms
 800171c:	3c01      	subs	r4, #1
		HAL_Delay(10);
 800171e:	200a      	movs	r0, #10
 8001720:	f001 ff1a 	bl	8003558 <HAL_Delay>
	for(int i= 0; i<100; i++){	// wait for 3000ms
 8001724:	2c00      	cmp	r4, #0
 8001726:	d1f6      	bne.n	8001716 <FAC_app_init+0x1a>
	}
	FAC_IMU_init();
 8001728:	f000 fa20 	bl	8001b6c <FAC_IMU_init>
	HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms) NEXT TWO ARE A BIT LONG TO EXECUTE
 800172c:	0028      	movs	r0, r5
 800172e:	f003 faef 	bl	8004d10 <HAL_IWDG_Refresh>
	FAC_IMU_init_accelerometer();
 8001732:	f000 f9eb 	bl	8001b0c <FAC_IMU_init_accelerometer>
	FAC_IMU_init_gyroscope();
 8001736:	f000 f9f7 	bl	8001b28 <FAC_IMU_init_gyroscope>
	if (FAC_IMU_GET_status() == HAL_ERROR) {
 800173a:	f000 f9c3 	bl	8001ac4 <FAC_IMU_GET_status>
 800173e:	2801      	cmp	r0, #1
 8001740:	d11c      	bne.n	800177c <FAC_app_init+0x80>
 8001742:	3414      	adds	r4, #20
		for (int i = 0; i < 20; i++) {
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001744:	2180      	movs	r1, #128	@ 0x80
 8001746:	4810      	ldr	r0, [pc, #64]	@ (8001788 <FAC_app_init+0x8c>)
 8001748:	01c9      	lsls	r1, r1, #7
 800174a:	f002 fcbf 	bl	80040cc <HAL_GPIO_TogglePin>
			HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 800174e:	0028      	movs	r0, r5
 8001750:	f003 fade 	bl	8004d10 <HAL_IWDG_Refresh>
		for (int i = 0; i < 20; i++) {
 8001754:	3c01      	subs	r4, #1
			HAL_Delay(50);
 8001756:	2032      	movs	r0, #50	@ 0x32
 8001758:	f001 fefe 	bl	8003558 <HAL_Delay>
		for (int i = 0; i < 20; i++) {
 800175c:	2c00      	cmp	r4, #0
 800175e:	d1f1      	bne.n	8001744 <FAC_app_init+0x48>
 * @brief	Initialize all modules dependent to setting values
 * @note	EEPROM is not initialized
 *
 */
void FAC_app_init_all_modules() {
	FAC_motor_init();
 8001760:	f000 fad8 	bl	8001d14 <FAC_motor_init>
#ifndef	ONLY_MCU_AND_EEPROM
	FAC_std_reciever_init(FAC_settings_GET_value(FAC_SETTINGS_CODE_RECEIVER_TYPE));	// must be changed in base of settings
#endif
	FAC_servo_init();
 8001764:	f000 fcc2 	bl	80020ec <FAC_servo_init>
	FAC_mixes_init();
 8001768:	f000 fef6 	bl	8002558 <FAC_mixes_init>
	FAC_functions_init();
 800176c:	f000 feda 	bl	8002524 <FAC_functions_init>
		fac_application.current_state = current_state;
 8001770:	2200      	movs	r2, #0
 8001772:	4b06      	ldr	r3, [pc, #24]	@ (800178c <FAC_app_init+0x90>)
 8001774:	801a      	strh	r2, [r3, #0]
	FAC_jingle_Tequila_long();
 8001776:	f001 fd6f 	bl	8003258 <FAC_jingle_Tequila_long>
}
 800177a:	bd70      	pop	{r4, r5, r6, pc}
		FAC_IMU_compute_gyro_offset();
 800177c:	f000 f9e2 	bl	8001b44 <FAC_IMU_compute_gyro_offset>
 8001780:	e7ee      	b.n	8001760 <FAC_app_init+0x64>
 8001782:	46c0      	nop			@ (mov r8, r8)
 8001784:	20001644 	.word	0x20001644
 8001788:	48000800 	.word	0x48000800
 800178c:	200003a8 	.word	0x200003a8

08001790 <FAC_app_init_all_modules>:
void FAC_app_init_all_modules() {
 8001790:	b510      	push	{r4, lr}
	FAC_motor_init();
 8001792:	f000 fabf 	bl	8001d14 <FAC_motor_init>
	FAC_servo_init();
 8001796:	f000 fca9 	bl	80020ec <FAC_servo_init>
	FAC_mixes_init();
 800179a:	f000 fedd 	bl	8002558 <FAC_mixes_init>
	FAC_functions_init();
 800179e:	f000 fec1 	bl	8002524 <FAC_functions_init>
}
 80017a2:	bd10      	pop	{r4, pc}

080017a4 <map_uint32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
uint32_t map_uint32(uint32_t x, uint32_t in_min, uint32_t in_max, uint32_t out_min, uint32_t out_max) {
 80017a4:	b570      	push	{r4, r5, r6, lr}
 80017a6:	000e      	movs	r6, r1
 80017a8:	0014      	movs	r4, r2
 80017aa:	001d      	movs	r5, r3
	if (x > in_max)
 80017ac:	4290      	cmp	r0, r2
 80017ae:	d900      	bls.n	80017b2 <map_uint32+0xe>
 80017b0:	0010      	movs	r0, r2
		x = in_max;
	// Cast to uint64_t to avoid overflow during the calculation
	return (uint32_t) (((uint64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 80017b2:	9b04      	ldr	r3, [sp, #16]
 80017b4:	1b80      	subs	r0, r0, r6
 80017b6:	1b5a      	subs	r2, r3, r5
 80017b8:	2100      	movs	r1, #0
 80017ba:	2300      	movs	r3, #0
 80017bc:	f7fe fea0 	bl	8000500 <__aeabi_lmul>
 80017c0:	1ba2      	subs	r2, r4, r6
 80017c2:	2300      	movs	r3, #0
 80017c4:	f7fe fe7c 	bl	80004c0 <__aeabi_uldivmod>
 80017c8:	1828      	adds	r0, r5, r0
}
 80017ca:	bd70      	pop	{r4, r5, r6, pc}

080017cc <map_int32>:

/**
 * @brief 		change the range of a variable from one to another
 * @retval 		return the value in the new range
 */
int32_t map_int32(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min, int32_t out_max) {
 80017cc:	b570      	push	{r4, r5, r6, lr}
 80017ce:	000e      	movs	r6, r1
 80017d0:	0014      	movs	r4, r2
 80017d2:	001d      	movs	r5, r3
	if (x > in_max)
 80017d4:	4290      	cmp	r0, r2
 80017d6:	dd00      	ble.n	80017da <map_int32+0xe>
 80017d8:	0010      	movs	r0, r2
		x = in_max;
	// Cast to uint64_t to avoid overflow during the calculation
	return (int32_t) (((int64_t) (x - in_min) * (out_max - out_min)) / (in_max - in_min) + out_min);
 80017da:	9b04      	ldr	r3, [sp, #16]
 80017dc:	1b80      	subs	r0, r0, r6
 80017de:	1b5a      	subs	r2, r3, r5
 80017e0:	17d3      	asrs	r3, r2, #31
 80017e2:	17c1      	asrs	r1, r0, #31
 80017e4:	f7fe fe8c 	bl	8000500 <__aeabi_lmul>
 80017e8:	1ba2      	subs	r2, r4, r6
 80017ea:	17d3      	asrs	r3, r2, #31
 80017ec:	f7fe fe44 	bl	8000478 <__aeabi_ldivmod>
 80017f0:	1828      	adds	r0, r5, r0
}
 80017f2:	bd70      	pop	{r4, r5, r6, pc}

080017f4 <FAC_battery_GET_voltage>:

/**
 * @bief 	Return the calculated Vbat
 * @retval 	Return the calculate Vbat with the format: 6.253V = 6253mV
 */
uint16_t FAC_battery_GET_voltage() {
 80017f4:	b570      	push	{r4, r5, r6, lr}
/**
 * @bief 	Calculate the voltage of the battery from the adc reading
 * @note 	Vbat with the format: 6.253V = 6253mV
 */
static void FAC_battery_calculate_voltage() {
	float resolution = (float) FAC_adc_GET_resolution();
 80017f6:	f7ff ff0b 	bl	8001610 <FAC_adc_GET_resolution>
 80017fa:	f7ff fdad 	bl	8001358 <__aeabi_ui2f>
 80017fe:	1c06      	adds	r6, r0, #0
	float uVref = (float) FAC_adc_GET_Vref_in_uV();
 8001800:	f7ff ff0c 	bl	800161c <FAC_adc_GET_Vref_in_uV>
 8001804:	f7ff fda8 	bl	8001358 <__aeabi_ui2f>
 8001808:	1c05      	adds	r5, r0, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 800180a:	2000      	movs	r0, #0
 800180c:	f7ff ff42 	bl	8001694 <FAC_adc_get_raw_channel_value>
 8001810:	f7ff fda2 	bl	8001358 <__aeabi_ui2f>
	float divider_ratio = (float) battery.voltage_divider_ratio;

	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001814:	1c31      	adds	r1, r6, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 8001816:	1c04      	adds	r4, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001818:	1c28      	adds	r0, r5, #0
 800181a:	f7fe ffa1 	bl	8000760 <__aeabi_fdiv>
 800181e:	1c01      	adds	r1, r0, #0
 8001820:	1c20      	adds	r0, r4, #0
 8001822:	f7ff f96b 	bl	8000afc <__aeabi_fmul>
	float divider_ratio = (float) battery.voltage_divider_ratio;
 8001826:	4c0b      	ldr	r4, [pc, #44]	@ (8001854 <FAC_battery_GET_voltage+0x60>)
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001828:	1c05      	adds	r5, r0, #0
	float divider_ratio = (float) battery.voltage_divider_ratio;
 800182a:	8920      	ldrh	r0, [r4, #8]
 800182c:	f7ff fd94 	bl	8001358 <__aeabi_ui2f>
 8001830:	1c01      	adds	r1, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001832:	1c28      	adds	r0, r5, #0
 8001834:	f7ff f962 	bl	8000afc <__aeabi_fmul>
 8001838:	4907      	ldr	r1, [pc, #28]	@ (8001858 <FAC_battery_GET_voltage+0x64>)
 800183a:	f7fe ff91 	bl	8000760 <__aeabi_fdiv>
	vbat = vbat * (BATTERY_VOLTAGE_CORRECTION_M_FACTOR) + (BATTERY_VOLTAGE_CORRECTION_Q_FACTOR * 1000);
 800183e:	4907      	ldr	r1, [pc, #28]	@ (800185c <FAC_battery_GET_voltage+0x68>)
 8001840:	f7ff f95c 	bl	8000afc <__aeabi_fmul>
 8001844:	4906      	ldr	r1, [pc, #24]	@ (8001860 <FAC_battery_GET_voltage+0x6c>)
 8001846:	f7ff fab3 	bl	8000db0 <__aeabi_fsub>
	FAC_battery_SET_voltage((uint16_t) vbat);
 800184a:	f7fe fe87 	bl	800055c <__aeabi_f2uiz>
 800184e:	b280      	uxth	r0, r0
	battery.voltage = vbat;
 8001850:	8020      	strh	r0, [r4, #0]
}
 8001852:	bd70      	pop	{r4, r5, r6, pc}
 8001854:	200003ac 	.word	0x200003ac
 8001858:	49742400 	.word	0x49742400
 800185c:	3f833333 	.word	0x3f833333
 8001860:	42fa0000 	.word	0x42fa0000

08001864 <FAC_battery_GET_type>:
uint16_t FAC_battery_GET_type() {
 8001864:	b570      	push	{r4, r5, r6, lr}
	float resolution = (float) FAC_adc_GET_resolution();
 8001866:	f7ff fed3 	bl	8001610 <FAC_adc_GET_resolution>
 800186a:	f7ff fd75 	bl	8001358 <__aeabi_ui2f>
 800186e:	1c06      	adds	r6, r0, #0
	float uVref = (float) FAC_adc_GET_Vref_in_uV();
 8001870:	f7ff fed4 	bl	800161c <FAC_adc_GET_Vref_in_uV>
 8001874:	f7ff fd70 	bl	8001358 <__aeabi_ui2f>
 8001878:	1c05      	adds	r5, r0, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 800187a:	2000      	movs	r0, #0
 800187c:	f7ff ff0a 	bl	8001694 <FAC_adc_get_raw_channel_value>
 8001880:	f7ff fd6a 	bl	8001358 <__aeabi_ui2f>
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001884:	1c31      	adds	r1, r6, #0
	float adc = (float) FAC_adc_get_raw_channel_value(ADC_BATTERY_CHANNEL);
 8001886:	1c04      	adds	r4, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001888:	1c28      	adds	r0, r5, #0
 800188a:	f7fe ff69 	bl	8000760 <__aeabi_fdiv>
 800188e:	1c01      	adds	r1, r0, #0
 8001890:	1c20      	adds	r0, r4, #0
 8001892:	f7ff f933 	bl	8000afc <__aeabi_fmul>
	float divider_ratio = (float) battery.voltage_divider_ratio;
 8001896:	4d1a      	ldr	r5, [pc, #104]	@ (8001900 <FAC_battery_GET_type+0x9c>)
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 8001898:	1c04      	adds	r4, r0, #0
	float divider_ratio = (float) battery.voltage_divider_ratio;
 800189a:	8928      	ldrh	r0, [r5, #8]
 800189c:	f7ff fd5c 	bl	8001358 <__aeabi_ui2f>
 80018a0:	1c01      	adds	r1, r0, #0
	float vbat = ((uVref / resolution) * adc * divider_ratio) / 1000000;
 80018a2:	1c20      	adds	r0, r4, #0
 80018a4:	f7ff f92a 	bl	8000afc <__aeabi_fmul>
 80018a8:	4916      	ldr	r1, [pc, #88]	@ (8001904 <FAC_battery_GET_type+0xa0>)
 80018aa:	f7fe ff59 	bl	8000760 <__aeabi_fdiv>
	vbat = vbat * (BATTERY_VOLTAGE_CORRECTION_M_FACTOR) + (BATTERY_VOLTAGE_CORRECTION_Q_FACTOR * 1000);
 80018ae:	4916      	ldr	r1, [pc, #88]	@ (8001908 <FAC_battery_GET_type+0xa4>)
 80018b0:	f7ff f924 	bl	8000afc <__aeabi_fmul>
 80018b4:	4915      	ldr	r1, [pc, #84]	@ (800190c <FAC_battery_GET_type+0xa8>)
 80018b6:	f7ff fa7b 	bl	8000db0 <__aeabi_fsub>
	FAC_battery_SET_voltage((uint16_t) vbat);
 80018ba:	f7fe fe4f 	bl	800055c <__aeabi_f2uiz>
/**
 * @bief 	Calculate the battery type
 */
static void FAC_battery_calculate_type() {
	uint16_t v = FAC_battery_GET_voltage();
	if (v >= NOMINAL_USB_VOLTAGE - TYPIC_DIODE_VOLTAGE_DROP - USB_POWER_TOLLERACE && v <= NOMINAL_USB_VOLTAGE + USB_POWER_TOLLERACE) {
 80018be:	22af      	movs	r2, #175	@ 0xaf
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <FAC_battery_GET_type+0xac>)
	FAC_battery_SET_voltage((uint16_t) vbat);
 80018c2:	b284      	uxth	r4, r0
	if (v >= NOMINAL_USB_VOLTAGE - TYPIC_DIODE_VOLTAGE_DROP - USB_POWER_TOLLERACE && v <= NOMINAL_USB_VOLTAGE + USB_POWER_TOLLERACE) {
 80018c4:	18e3      	adds	r3, r4, r3
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	0092      	lsls	r2, r2, #2
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d915      	bls.n	80018fa <FAC_battery_GET_type+0x96>
		FAC_battery_SET_type(BATTERY_TYPE_USB);
		return;
	} else {
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 80018ce:	0020      	movs	r0, r4
 80018d0:	4910      	ldr	r1, [pc, #64]	@ (8001914 <FAC_battery_GET_type+0xb0>)
 80018d2:	f7fe fc21 	bl	8000118 <__udivsi3>
		uint16_t bottomRange = temp * (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 80018d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001914 <FAC_battery_GET_type+0xb0>)
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 80018d8:	b280      	uxth	r0, r0
		uint16_t bottomRange = temp * (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 80018da:	4343      	muls	r3, r0
		uint16_t topRange = temp * (NOMINAL_BATTERY_LEVEL + TYPIC_BATTERY_RANGE);
		if (v >= bottomRange && v <= topRange) {
 80018dc:	b29b      	uxth	r3, r3
 80018de:	42a3      	cmp	r3, r4
 80018e0:	d904      	bls.n	80018ec <FAC_battery_GET_type+0x88>
 80018e2:	2305      	movs	r3, #5
 80018e4:	2005      	movs	r0, #5
	battery.voltage = vbat;
 80018e6:	802c      	strh	r4, [r5, #0]
	battery.type = type;
 80018e8:	712b      	strb	r3, [r5, #4]
}
 80018ea:	bd70      	pop	{r4, r5, r6, pc}
		uint16_t topRange = temp * (NOMINAL_BATTERY_LEVEL + TYPIC_BATTERY_RANGE);
 80018ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001918 <FAC_battery_GET_type+0xb4>)
 80018ee:	4343      	muls	r3, r0
		if (v >= bottomRange && v <= topRange) {
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	42a3      	cmp	r3, r4
 80018f4:	d3f5      	bcc.n	80018e2 <FAC_battery_GET_type+0x7e>
		uint8_t temp = v / (NOMINAL_BATTERY_LEVEL - TYPIC_BATTERY_RANGE);
 80018f6:	b2c3      	uxtb	r3, r0
}
 80018f8:	e7f5      	b.n	80018e6 <FAC_battery_GET_type+0x82>
 80018fa:	2300      	movs	r3, #0
 80018fc:	2000      	movs	r0, #0
 80018fe:	e7f2      	b.n	80018e6 <FAC_battery_GET_type+0x82>
 8001900:	200003ac 	.word	0x200003ac
 8001904:	49742400 	.word	0x49742400
 8001908:	3f833333 	.word	0x3f833333
 800190c:	42fa0000 	.word	0x42fa0000
 8001910:	ffffee08 	.word	0xffffee08
 8001914:	00000d16 	.word	0x00000d16
 8001918:	0000109a 	.word	0x0000109a

0800191c <FAC_battery_init>:
/**
 * @brief	Initialize the values of the battery struct
 */
void FAC_battery_init() {
	battery.type = BATTERY_TYPE_USB;
	battery.voltage = 0;
 800191c:	2200      	movs	r2, #0
 800191e:	4b03      	ldr	r3, [pc, #12]	@ (800192c <FAC_battery_init+0x10>)
 8001920:	601a      	str	r2, [r3, #0]
	battery.type = BATTERY_TYPE_USB;
 8001922:	809a      	strh	r2, [r3, #4]
	battery.single_cell_voltage = 0;
	battery.low_battery_state = FALSE;
	battery.cut_off_state = FALSE;
 8001924:	719a      	strb	r2, [r3, #6]
	battery.voltage_divider_ratio = 7692;
 8001926:	4a02      	ldr	r2, [pc, #8]	@ (8001930 <FAC_battery_init+0x14>)
 8001928:	811a      	strh	r2, [r3, #8]
}
 800192a:	4770      	bx	lr
 800192c:	200003ac 	.word	0x200003ac
 8001930:	00001e0c 	.word	0x00001e0c

08001934 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom>:
 * @brief 		Store a byte into the eeprom memory via i2c
 * @note		Only one byte at time can be stored
 * @datasheet	https://www.lcsc.com/datasheet/C7432363.pdf
 */
static void FAC_eeprom_write_byte(uint8_t address, uint8_t value) {
	uint8_t data = value;
 8001934:	2317      	movs	r3, #23
}

/**
 * @brief	Write to eeprom the "is first boot value", it is used to know if the eeprom is already initialized or not
 */
void FAC_eeprom_WRITE_frist_boot_value_in_eeprom(){
 8001936:	b500      	push	{lr}
	return eeprom.is_first_boot_value;
 8001938:	4a0a      	ldr	r2, [pc, #40]	@ (8001964 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom+0x30>)
void FAC_eeprom_WRITE_frist_boot_value_in_eeprom(){
 800193a:	b087      	sub	sp, #28
	uint8_t data = value;
 800193c:	7812      	ldrb	r2, [r2, #0]
 800193e:	446b      	add	r3, sp
 8001940:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001942:	22fa      	movs	r2, #250	@ 0xfa
 8001944:	0092      	lsls	r2, r2, #2
 8001946:	9202      	str	r2, [sp, #8]
 8001948:	2201      	movs	r2, #1
 800194a:	21a0      	movs	r1, #160	@ 0xa0
 800194c:	9201      	str	r2, [sp, #4]
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	32fe      	adds	r2, #254	@ 0xfe
 8001952:	2301      	movs	r3, #1
 8001954:	4804      	ldr	r0, [pc, #16]	@ (8001968 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom+0x34>)
 8001956:	f002 ff5d 	bl	8004814 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800195a:	200a      	movs	r0, #10
 800195c:	f001 fdfc 	bl	8003558 <HAL_Delay>
	FAC_eeprom_write_byte(EEPROM_ISFIRSTBOOT_ADDRESS, FAC_eeprom_GET_is_first_boot_value());
}
 8001960:	b007      	add	sp, #28
 8001962:	bd00      	pop	{pc}
 8001964:	200003b8 	.word	0x200003b8
 8001968:	200015f0 	.word	0x200015f0

0800196c <FAC_eeprom_store_value>:

/**
 * @brief	Store into eeprom memory a two byte (uint16) value
 * @note	It consist in a multiple byte write operation, if the value is not changed don't do anything
 */
void FAC_eeprom_store_value(uint8_t position, uint16_t value) {
 800196c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800196e:	46de      	mov	lr, fp
 8001970:	4657      	mov	r7, sl
 8001972:	464e      	mov	r6, r9
 8001974:	4645      	mov	r5, r8
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001976:	4b27      	ldr	r3, [pc, #156]	@ (8001a14 <FAC_eeprom_store_value+0xa8>)
void FAC_eeprom_store_value(uint8_t position, uint16_t value) {
 8001978:	b5e0      	push	{r5, r6, r7, lr}
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 800197a:	4699      	mov	r9, r3
 800197c:	23fa      	movs	r3, #250	@ 0xfa
void FAC_eeprom_store_value(uint8_t position, uint16_t value) {
 800197e:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001980:	009b      	lsls	r3, r3, #2
 8001982:	2713      	movs	r7, #19
 8001984:	469b      	mov	fp, r3
 8001986:	9302      	str	r3, [sp, #8]
 8001988:	2301      	movs	r3, #1
 * @retval	Returns the value read from the eeprom in uint16 format
 */
uint16_t FAC_eeprom_read_value(uint8_t position) {
	uint8_t array[2];
	for (int i = 0; i < sizeof(uint16_t); i++) {
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 800198a:	0040      	lsls	r0, r0, #1
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 800198c:	446f      	add	r7, sp
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 800198e:	b2c4      	uxtb	r4, r0
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001990:	0022      	movs	r2, r4
 8001992:	9301      	str	r3, [sp, #4]
void FAC_eeprom_store_value(uint8_t position, uint16_t value) {
 8001994:	000e      	movs	r6, r1
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001996:	4648      	mov	r0, r9
 8001998:	21a0      	movs	r1, #160	@ 0xa0
 800199a:	9700      	str	r7, [sp, #0]
 800199c:	469a      	mov	sl, r3
 800199e:	f003 f831 	bl	8004a04 <HAL_I2C_Mem_Read>
	return data;
 80019a2:	783b      	ldrb	r3, [r7, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 80019a4:	ad05      	add	r5, sp, #20
 80019a6:	702b      	strb	r3, [r5, #0]
 80019a8:	1c63      	adds	r3, r4, #1
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	4698      	mov	r8, r3
 80019ae:	465b      	mov	r3, fp
 80019b0:	9302      	str	r3, [sp, #8]
 80019b2:	4653      	mov	r3, sl
 80019b4:	4642      	mov	r2, r8
 80019b6:	9301      	str	r3, [sp, #4]
 80019b8:	21a0      	movs	r1, #160	@ 0xa0
 80019ba:	4648      	mov	r0, r9
 80019bc:	9700      	str	r7, [sp, #0]
 80019be:	f003 f821 	bl	8004a04 <HAL_I2C_Mem_Read>
	return data;
 80019c2:	783b      	ldrb	r3, [r7, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 80019c4:	706b      	strb	r3, [r5, #1]
	}
	return FAC_eeprom_bytes_to_uint16(array);
 80019c6:	882b      	ldrh	r3, [r5, #0]
	if(FAC_eeprom_read_value(position) == value){
 80019c8:	42b3      	cmp	r3, r6
 80019ca:	d01c      	beq.n	8001a06 <FAC_eeprom_store_value+0x9a>
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80019cc:	465b      	mov	r3, fp
	array[0] = (uint8_t) (value & 0xFF);        // LSB
 80019ce:	702e      	strb	r6, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80019d0:	9302      	str	r3, [sp, #8]
 80019d2:	4653      	mov	r3, sl
 80019d4:	0022      	movs	r2, r4
 80019d6:	21a0      	movs	r1, #160	@ 0xa0
 80019d8:	9301      	str	r3, [sp, #4]
 80019da:	4648      	mov	r0, r9
 80019dc:	9500      	str	r5, [sp, #0]
 80019de:	f002 ff19 	bl	8004814 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80019e2:	200a      	movs	r0, #10
 80019e4:	f001 fdb8 	bl	8003558 <HAL_Delay>
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80019e8:	465b      	mov	r3, fp
	array[1] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 80019ea:	0a36      	lsrs	r6, r6, #8
 80019ec:	702e      	strb	r6, [r5, #0]
	HAL_I2C_Mem_Write(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 80019ee:	9302      	str	r3, [sp, #8]
 80019f0:	4653      	mov	r3, sl
 80019f2:	4642      	mov	r2, r8
 80019f4:	21a0      	movs	r1, #160	@ 0xa0
 80019f6:	4648      	mov	r0, r9
 80019f8:	9301      	str	r3, [sp, #4]
 80019fa:	9500      	str	r5, [sp, #0]
 80019fc:	f002 ff0a 	bl	8004814 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8001a00:	200a      	movs	r0, #10
 8001a02:	f001 fda9 	bl	8003558 <HAL_Delay>
}
 8001a06:	b007      	add	sp, #28
 8001a08:	bcf0      	pop	{r4, r5, r6, r7}
 8001a0a:	46bb      	mov	fp, r7
 8001a0c:	46b2      	mov	sl, r6
 8001a0e:	46a9      	mov	r9, r5
 8001a10:	46a0      	mov	r8, r4
 8001a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a14:	200015f0 	.word	0x200015f0

08001a18 <FAC_eeprom_read_value>:
uint16_t FAC_eeprom_read_value(uint8_t position) {
 8001a18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a1a:	46ce      	mov	lr, r9
 8001a1c:	4647      	mov	r7, r8
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a1e:	23fa      	movs	r3, #250	@ 0xfa
uint16_t FAC_eeprom_read_value(uint8_t position) {
 8001a20:	b580      	push	{r7, lr}
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a22:	009b      	lsls	r3, r3, #2
uint16_t FAC_eeprom_read_value(uint8_t position) {
 8001a24:	b087      	sub	sp, #28
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a26:	2513      	movs	r5, #19
 8001a28:	4699      	mov	r9, r3
 8001a2a:	9302      	str	r3, [sp, #8]
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	4f11      	ldr	r7, [pc, #68]	@ (8001a74 <FAC_eeprom_read_value+0x5c>)
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001a30:	0044      	lsls	r4, r0, #1
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a32:	446d      	add	r5, sp
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001a34:	b2e4      	uxtb	r4, r4
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a36:	0022      	movs	r2, r4
 8001a38:	9301      	str	r3, [sp, #4]
 8001a3a:	21a0      	movs	r1, #160	@ 0xa0
 8001a3c:	0038      	movs	r0, r7
 8001a3e:	9500      	str	r5, [sp, #0]
 8001a40:	4698      	mov	r8, r3
 8001a42:	f002 ffdf 	bl	8004a04 <HAL_I2C_Mem_Read>
	return data;
 8001a46:	782b      	ldrb	r3, [r5, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001a48:	ae05      	add	r6, sp, #20
 8001a4a:	7033      	strb	r3, [r6, #0]
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a4c:	464b      	mov	r3, r9
 8001a4e:	9302      	str	r3, [sp, #8]
 8001a50:	4643      	mov	r3, r8
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001a52:	3401      	adds	r4, #1
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a54:	9301      	str	r3, [sp, #4]
 8001a56:	21a0      	movs	r1, #160	@ 0xa0
 8001a58:	0038      	movs	r0, r7
 8001a5a:	b2e2      	uxtb	r2, r4
 8001a5c:	9500      	str	r5, [sp, #0]
 8001a5e:	f002 ffd1 	bl	8004a04 <HAL_I2C_Mem_Read>
	return data;
 8001a62:	782b      	ldrb	r3, [r5, #0]
		array[i] = FAC_eeprom_read_byte((position*2) + i);
 8001a64:	7073      	strb	r3, [r6, #1]
	return FAC_eeprom_bytes_to_uint16(array);
 8001a66:	8830      	ldrh	r0, [r6, #0]
}
 8001a68:	b007      	add	sp, #28
 8001a6a:	bcc0      	pop	{r6, r7}
 8001a6c:	46b9      	mov	r9, r7
 8001a6e:	46b0      	mov	r8, r6
 8001a70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a72:	46c0      	nop			@ (mov r8, r8)
 8001a74:	200015f0 	.word	0x200015f0

08001a78 <FAC_eeprom_is_first_time>:
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a78:	23fa      	movs	r3, #250	@ 0xfa

/**
 * @brief 	This function read the eeprom byte that indicates if the settings are already been stored once.
 * @retval 	Return TRUE if it si the first time
 */
uint8_t FAC_eeprom_is_first_time() {
 8001a7a:	b510      	push	{r4, lr}
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a7c:	009b      	lsls	r3, r3, #2
uint8_t FAC_eeprom_is_first_time() {
 8001a7e:	b086      	sub	sp, #24
	HAL_I2C_Mem_Read(&hi2c1, EEPROM_ADDRESS, address, 1, &data, 1, 1000);
 8001a80:	2417      	movs	r4, #23
 8001a82:	9302      	str	r3, [sp, #8]
 8001a84:	2301      	movs	r3, #1
 8001a86:	446c      	add	r4, sp
 8001a88:	9301      	str	r3, [sp, #4]
 8001a8a:	22ff      	movs	r2, #255	@ 0xff
 8001a8c:	21a0      	movs	r1, #160	@ 0xa0
 8001a8e:	9400      	str	r4, [sp, #0]
 8001a90:	4805      	ldr	r0, [pc, #20]	@ (8001aa8 <FAC_eeprom_is_first_time+0x30>)
 8001a92:	f002 ffb7 	bl	8004a04 <HAL_I2C_Mem_Read>
	return eeprom.is_first_boot_value;
 8001a96:	4a05      	ldr	r2, [pc, #20]	@ (8001aac <FAC_eeprom_is_first_time+0x34>)
	return data;
 8001a98:	7823      	ldrb	r3, [r4, #0]
	uint8_t isFirst = FALSE;
	if (FAC_eeprom_read_byte(EEPROM_ISFIRSTBOOT_ADDRESS) != FAC_eeprom_GET_is_first_boot_value())
 8001a9a:	7810      	ldrb	r0, [r2, #0]
 8001a9c:	1ac0      	subs	r0, r0, r3
 8001a9e:	1e43      	subs	r3, r0, #1
 8001aa0:	4198      	sbcs	r0, r3
		isFirst = TRUE;
	return isFirst;
 8001aa2:	b2c0      	uxtb	r0, r0
}
 8001aa4:	b006      	add	sp, #24
 8001aa6:	bd10      	pop	{r4, pc}
 8001aa8:	200015f0 	.word	0x200015f0
 8001aac:	200003b8 	.word	0x200003b8

08001ab0 <FAC_eeprom_init>:

/**
 * @brief	Initialize the first boot value, if it is changed the settings are returned to the default value
 */
void FAC_eeprom_init(uint8_t bootValue) {
	if (bootValue == UINT8_MAX)	// this because the eeprom default value is 0xFF, so this value can not be used
 8001ab0:	4a03      	ldr	r2, [pc, #12]	@ (8001ac0 <FAC_eeprom_init+0x10>)
 8001ab2:	1c03      	adds	r3, r0, #0
 8001ab4:	28fe      	cmp	r0, #254	@ 0xfe
 8001ab6:	d900      	bls.n	8001aba <FAC_eeprom_init+0xa>
 8001ab8:	23fe      	movs	r3, #254	@ 0xfe
		FAC_eeprom_SET_is_first_boot_value(bootValue - 1);
	else
		FAC_eeprom_SET_is_first_boot_value(bootValue);
}
 8001aba:	7013      	strb	r3, [r2, #0]
 8001abc:	4770      	bx	lr
 8001abe:	46c0      	nop			@ (mov r8, r8)
 8001ac0:	200003b8 	.word	0x200003b8

08001ac4 <FAC_IMU_GET_status>:
}

/* FUNCTION DEFINITION */

HAL_StatusTypeDef FAC_IMU_GET_status(){
	return gyro.gyro_status;
 8001ac4:	4b01      	ldr	r3, [pc, #4]	@ (8001acc <FAC_IMU_GET_status+0x8>)
 8001ac6:	7f18      	ldrb	r0, [r3, #28]
}
 8001ac8:	4770      	bx	lr
 8001aca:	46c0      	nop			@ (mov r8, r8)
 8001acc:	200003bc 	.word	0x200003bc

08001ad0 <FAC_IMU_GET_accel_X>:

float FAC_IMU_GET_accel_X(){
 8001ad0:	b510      	push	{r4, lr}
	LSM6DS3_update_accelerometer_single_value(FAC_IMU_GET_LSM6DS3_object(), X_AXIS);
 8001ad2:	4c03      	ldr	r4, [pc, #12]	@ (8001ae0 <FAC_IMU_GET_accel_X+0x10>)
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	0020      	movs	r0, r4
 8001ad8:	f000 fe48 	bl	800276c <LSM6DS3_update_accelerometer_single_value>
	return FAC_IMU_GET_LSM6DS3_object()->acc_x;
 8001adc:	6860      	ldr	r0, [r4, #4]
}
 8001ade:	bd10      	pop	{r4, pc}
 8001ae0:	200003bc 	.word	0x200003bc

08001ae4 <FAC_IMU_GET_accel_Y>:

float FAC_IMU_GET_accel_Y(){
 8001ae4:	b510      	push	{r4, lr}
	LSM6DS3_update_accelerometer_single_value(FAC_IMU_GET_LSM6DS3_object(), Y_AXIS);
 8001ae6:	4c03      	ldr	r4, [pc, #12]	@ (8001af4 <FAC_IMU_GET_accel_Y+0x10>)
 8001ae8:	2101      	movs	r1, #1
 8001aea:	0020      	movs	r0, r4
 8001aec:	f000 fe3e 	bl	800276c <LSM6DS3_update_accelerometer_single_value>
	return FAC_IMU_GET_LSM6DS3_object()->acc_y;
 8001af0:	68a0      	ldr	r0, [r4, #8]
}
 8001af2:	bd10      	pop	{r4, pc}
 8001af4:	200003bc 	.word	0x200003bc

08001af8 <FAC_IMU_GET_accel_Z>:

float FAC_IMU_GET_accel_Z(){
 8001af8:	b510      	push	{r4, lr}
	LSM6DS3_update_accelerometer_single_value(FAC_IMU_GET_LSM6DS3_object(), Z_AXIS);
 8001afa:	4c03      	ldr	r4, [pc, #12]	@ (8001b08 <FAC_IMU_GET_accel_Z+0x10>)
 8001afc:	2102      	movs	r1, #2
 8001afe:	0020      	movs	r0, r4
 8001b00:	f000 fe34 	bl	800276c <LSM6DS3_update_accelerometer_single_value>
	return FAC_IMU_GET_LSM6DS3_object()->acc_z;
 8001b04:	68e0      	ldr	r0, [r4, #12]
}
 8001b06:	bd10      	pop	{r4, pc}
 8001b08:	200003bc 	.word	0x200003bc

08001b0c <FAC_IMU_init_accelerometer>:
}

/*
 * @brief	Init the accelerometer of the chip
 */
void FAC_IMU_init_accelerometer(){
 8001b0c:	b510      	push	{r4, lr}
	return gyro.gyro_status;
 8001b0e:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <FAC_IMU_init_accelerometer+0x18>)
	if(FAC_IMU_GET_status() != HAL_ERROR){
 8001b10:	7f03      	ldrb	r3, [r0, #28]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d004      	beq.n	8001b20 <FAC_IMU_init_accelerometer+0x14>
		LSM6DS3_init_accel(FAC_IMU_GET_LSM6DS3_object());
 8001b16:	f000 fdf9 	bl	800270c <LSM6DS3_init_accel>
		HAL_Delay(100);
 8001b1a:	2064      	movs	r0, #100	@ 0x64
 8001b1c:	f001 fd1c 	bl	8003558 <HAL_Delay>
	}
}
 8001b20:	bd10      	pop	{r4, pc}
 8001b22:	46c0      	nop			@ (mov r8, r8)
 8001b24:	200003bc 	.word	0x200003bc

08001b28 <FAC_IMU_init_gyroscope>:

/*
 * @brief	Init the gyroscope of the chip
 */
void FAC_IMU_init_gyroscope(){
 8001b28:	b510      	push	{r4, lr}
	return gyro.gyro_status;
 8001b2a:	4805      	ldr	r0, [pc, #20]	@ (8001b40 <FAC_IMU_init_gyroscope+0x18>)
	if(FAC_IMU_GET_status() != HAL_ERROR){
 8001b2c:	7f03      	ldrb	r3, [r0, #28]
 8001b2e:	2b01      	cmp	r3, #1
 8001b30:	d004      	beq.n	8001b3c <FAC_IMU_init_gyroscope+0x14>
		LSM6DS3_init_gyro(FAC_IMU_GET_LSM6DS3_object());
 8001b32:	f000 fe03 	bl	800273c <LSM6DS3_init_gyro>
		HAL_Delay(100);
 8001b36:	2064      	movs	r0, #100	@ 0x64
 8001b38:	f001 fd0e 	bl	8003558 <HAL_Delay>
	}
}
 8001b3c:	bd10      	pop	{r4, pc}
 8001b3e:	46c0      	nop			@ (mov r8, r8)
 8001b40:	200003bc 	.word	0x200003bc

08001b44 <FAC_IMU_compute_gyro_offset>:

/*
 * @brief	Compute new gyro offsets
 */
void FAC_IMU_compute_gyro_offset(){
 8001b44:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001b46:	2580      	movs	r5, #128	@ 0x80
 8001b48:	4c06      	ldr	r4, [pc, #24]	@ (8001b64 <FAC_IMU_compute_gyro_offset+0x20>)
 8001b4a:	01ed      	lsls	r5, r5, #7
 8001b4c:	0029      	movs	r1, r5
 8001b4e:	0020      	movs	r0, r4
 8001b50:	f002 fabc 	bl	80040cc <HAL_GPIO_TogglePin>
	LSM6DS3_calculate_offset(FAC_IMU_GET_LSM6DS3_object());
 8001b54:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <FAC_IMU_compute_gyro_offset+0x24>)
 8001b56:	f000 fe5f 	bl	8002818 <LSM6DS3_calculate_offset>
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001b5a:	0029      	movs	r1, r5
 8001b5c:	0020      	movs	r0, r4
 8001b5e:	f002 fab5 	bl	80040cc <HAL_GPIO_TogglePin>
}
 8001b62:	bd70      	pop	{r4, r5, r6, pc}
 8001b64:	48000800 	.word	0x48000800
 8001b68:	200003bc 	.word	0x200003bc

08001b6c <FAC_IMU_init>:

/*
 * @brief		Initialize the gyro/accel LSM6DS3
 * @IMPORTANT	If status is HAL_ERROR the mix or special function must manage this problem
 */
void FAC_IMU_init(){
 8001b6c:	b510      	push	{r4, lr}
	HAL_Delay(200);	// wait for the imu startup
 8001b6e:	20c8      	movs	r0, #200	@ 0xc8
 8001b70:	f001 fcf2 	bl	8003558 <HAL_Delay>
	HAL_StatusTypeDef gyro_status = LSM6DS3_init(FAC_IMU_GET_LSM6DS3_object(), &hi2c1);
 8001b74:	4c04      	ldr	r4, [pc, #16]	@ (8001b88 <FAC_IMU_init+0x1c>)
 8001b76:	4905      	ldr	r1, [pc, #20]	@ (8001b8c <FAC_IMU_init+0x20>)
 8001b78:	0020      	movs	r0, r4
 8001b7a:	f000 fd97 	bl	80026ac <LSM6DS3_init>
	if(gyro_status == HAL_ERROR)
 8001b7e:	2801      	cmp	r0, #1
 8001b80:	d100      	bne.n	8001b84 <FAC_IMU_init+0x18>
	gyro.gyro_status = gyro_status;
 8001b82:	7720      	strb	r0, [r4, #28]
		FAC_IMU_SET_status(gyro_status);
}
 8001b84:	bd10      	pop	{r4, pc}
 8001b86:	46c0      	nop			@ (mov r8, r8)
 8001b88:	200003bc 	.word	0x200003bc
 8001b8c:	200015f0 	.word	0x200015f0

08001b90 <FAC_motor_apply_settings>:
/**
 * @brief 			Update the value of the motors. Here there is all the logic for the motor control
 * @visibility 		Visible only on this file
 * @note 			If this function is called the settings of each motor (direction and speed) are applIed
 */
static void FAC_motor_apply_settings(uint8_t motorNumber) {
 8001b90:	b570      	push	{r4, r5, r6, lr}
	return motors[motorNumber - 1]->brake_en;
 8001b92:	3801      	subs	r0, #1
 8001b94:	4d29      	ldr	r5, [pc, #164]	@ (8001c3c <FAC_motor_apply_settings+0xac>)
 8001b96:	0083      	lsls	r3, r0, #2
 8001b98:	595b      	ldr	r3, [r3, r5]
	uint8_t brake_en = FAC_motor_GET_brake_en(motorNumber);
	uint8_t dir = FAC_motor_GET_direction(motorNumber);
	uint16_t speed = FAC_motor_GET_speed(motorNumber);
	uint8_t true_motor_number = motorNumber - 1;	// because the array start from zero
 8001b9a:	b2c0      	uxtb	r0, r0
	return motors[motorNumber - 1]->dir;
 8001b9c:	7819      	ldrb	r1, [r3, #0]
	return motors[motorNumber - 1]->speed;
 8001b9e:	885a      	ldrh	r2, [r3, #2]
	 * Reve.	 0	    DUTY
	 *------------------------
	 * Break	 1		 1
	 * Coast	 0		 0
	 */
	if (brake_en) {	// if brake disable the logic is inverted
 8001ba0:	791b      	ldrb	r3, [r3, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d004      	beq.n	8001bb0 <FAC_motor_apply_settings+0x20>
		if (dir == FORWARD) {
 8001ba6:	2901      	cmp	r1, #1
 8001ba8:	d015      	beq.n	8001bd6 <FAC_motor_apply_settings+0x46>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
		} else if (dir == BACKWARD) {
 8001baa:	2900      	cmp	r1, #0
 8001bac:	d025      	beq.n	8001bfa <FAC_motor_apply_settings+0x6a>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
		}
	}

}
 8001bae:	bd70      	pop	{r4, r5, r6, pc}
		if (dir == FORWARD) {
 8001bb0:	2901      	cmp	r1, #1
 8001bb2:	d034      	beq.n	8001c1e <FAC_motor_apply_settings+0x8e>
		} else if (dir == BACKWARD) {
 8001bb4:	2900      	cmp	r1, #0
 8001bb6:	d1fa      	bne.n	8001bae <FAC_motor_apply_settings+0x1e>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 8001bb8:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8001bba:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, speed);
 8001bbc:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001bbe:	05c0      	lsls	r0, r0, #23
 8001bc0:	8919      	ldrh	r1, [r3, #8]
 8001bc2:	f000 fd47 	bl	8002654 <setDMApwmDuty>
 8001bc6:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, 0);
 8001bc8:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	88d9      	ldrh	r1, [r3, #6]
 8001bce:	05c0      	lsls	r0, r0, #23
 8001bd0:	f000 fd40 	bl	8002654 <setDMApwmDuty>
}
 8001bd4:	e7eb      	b.n	8001bae <FAC_motor_apply_settings+0x1e>
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 8001bd6:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8001bd8:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE - speed);
 8001bda:	4e19      	ldr	r6, [pc, #100]	@ (8001c40 <FAC_motor_apply_settings+0xb0>)
 8001bdc:	5963      	ldr	r3, [r4, r5]
 8001bde:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 8001be0:	8919      	ldrh	r1, [r3, #8]
 8001be2:	b292      	uxth	r2, r2
 8001be4:	05c0      	lsls	r0, r0, #23
 8001be6:	f000 fd35 	bl	8002654 <setDMApwmDuty>
 8001bea:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE);
 8001bec:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001bee:	0032      	movs	r2, r6
 8001bf0:	88d9      	ldrh	r1, [r3, #6]
 8001bf2:	05c0      	lsls	r0, r0, #23
 8001bf4:	f000 fd2e 	bl	8002654 <setDMApwmDuty>
}
 8001bf8:	e7d9      	b.n	8001bae <FAC_motor_apply_settings+0x1e>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 8001bfa:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8001bfc:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, MAX_DMA_PWM_VALUE - speed);
 8001bfe:	4e10      	ldr	r6, [pc, #64]	@ (8001c40 <FAC_motor_apply_settings+0xb0>)
 8001c00:	5963      	ldr	r3, [r4, r5]
 8001c02:	1ab2      	subs	r2, r6, r2
	setDMApwmDuty(GPIOA, pin, duty);
 8001c04:	88d9      	ldrh	r1, [r3, #6]
 8001c06:	b292      	uxth	r2, r2
 8001c08:	05c0      	lsls	r0, r0, #23
 8001c0a:	f000 fd23 	bl	8002654 <setDMApwmDuty>
 8001c0e:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, MAX_DMA_PWM_VALUE);
 8001c10:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001c12:	0032      	movs	r2, r6
 8001c14:	8919      	ldrh	r1, [r3, #8]
 8001c16:	05c0      	lsls	r0, r0, #23
 8001c18:	f000 fd1c 	bl	8002654 <setDMApwmDuty>
}
 8001c1c:	e7c7      	b.n	8001bae <FAC_motor_apply_settings+0x1e>
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8001c1e:	0084      	lsls	r4, r0, #2
	setDMApwmDuty(GPIOA, pin, duty);
 8001c20:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinF, speed);
 8001c22:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001c24:	05c0      	lsls	r0, r0, #23
 8001c26:	88d9      	ldrh	r1, [r3, #6]
 8001c28:	f000 fd14 	bl	8002654 <setDMApwmDuty>
 8001c2c:	2090      	movs	r0, #144	@ 0x90
			FAC_set_pwm_duty(motors[true_motor_number]->pinB, 0);
 8001c2e:	5963      	ldr	r3, [r4, r5]
	setDMApwmDuty(GPIOA, pin, duty);
 8001c30:	2200      	movs	r2, #0
 8001c32:	8919      	ldrh	r1, [r3, #8]
 8001c34:	05c0      	lsls	r0, r0, #23
 8001c36:	f000 fd0d 	bl	8002654 <setDMApwmDuty>
}
 8001c3a:	e7b8      	b.n	8001bae <FAC_motor_apply_settings+0x1e>
 8001c3c:	200003dc 	.word	0x200003dc
 8001c40:	000003e7 	.word	0x000003e7

08001c44 <FAC_motor_make_noise>:

/**
 * @brief 			Set the values of speed of the motor to make some beeping noise (blocking function)
 * @note 			This function block the code execution for duration ms. All DC motor will make noise
 */
void FAC_motor_make_noise(uint16_t freq, uint16_t duration) {
 8001c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c46:	46ce      	mov	lr, r9
 8001c48:	4647      	mov	r7, r8
		motors[motorNumber - 1]->speed = speed;
 8001c4a:	24c8      	movs	r4, #200	@ 0xc8
void FAC_motor_make_noise(uint16_t freq, uint16_t duration) {
 8001c4c:	4689      	mov	r9, r1
 8001c4e:	b580      	push	{r7, lr}
	FAC_DMA_pwm_change_freq(freq);
 8001c50:	f000 fcb2 	bl	80025b8 <FAC_DMA_pwm_change_freq>
		motors[motorNumber - 1]->speed = speed;
 8001c54:	4f2d      	ldr	r7, [pc, #180]	@ (8001d0c <FAC_motor_make_noise+0xc8>)
	for (int i = 1; i < MOTORS_NUMBER + 1; i++) {
		FAC_motor_SET_speed(i, 200);	// set speed at 2%
		FAC_motor_apply_settings(i);
 8001c56:	2001      	movs	r0, #1
		motors[motorNumber - 1]->speed = speed;
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001c5c:	f7ff ff98 	bl	8001b90 <FAC_motor_apply_settings>
		motors[motorNumber - 1]->speed = speed;
 8001c60:	687b      	ldr	r3, [r7, #4]
		FAC_motor_apply_settings(i);
 8001c62:	2002      	movs	r0, #2
		motors[motorNumber - 1]->speed = speed;
 8001c64:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001c66:	f7ff ff93 	bl	8001b90 <FAC_motor_apply_settings>
		motors[motorNumber - 1]->speed = speed;
 8001c6a:	68bb      	ldr	r3, [r7, #8]
		FAC_motor_apply_settings(i);
 8001c6c:	2003      	movs	r0, #3
		motors[motorNumber - 1]->speed = speed;
 8001c6e:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001c70:	f7ff ff8e 	bl	8001b90 <FAC_motor_apply_settings>
	}
	uint32_t timerSound = HAL_GetTick();
 8001c74:	f001 fc6a 	bl	800354c <HAL_GetTick>
	for (int i = 0; i < duration; i++) {
 8001c78:	464b      	mov	r3, r9
	uint32_t timerSound = HAL_GetTick();
 8001c7a:	4680      	mov	r8, r0
	for (int i = 0; i < duration; i++) {
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d00a      	beq.n	8001c96 <FAC_motor_make_noise+0x52>
 8001c80:	2400      	movs	r4, #0
 8001c82:	4d23      	ldr	r5, [pc, #140]	@ (8001d10 <FAC_motor_make_noise+0xcc>)
		HAL_IWDG_Refresh(&hiwdg);
 8001c84:	0028      	movs	r0, r5
 8001c86:	f003 f843 	bl	8004d10 <HAL_IWDG_Refresh>
	for (int i = 0; i < duration; i++) {
 8001c8a:	3401      	adds	r4, #1
		HAL_Delay(0);
 8001c8c:	2000      	movs	r0, #0
 8001c8e:	f001 fc63 	bl	8003558 <HAL_Delay>
	for (int i = 0; i < duration; i++) {
 8001c92:	454c      	cmp	r4, r9
 8001c94:	dbf6      	blt.n	8001c84 <FAC_motor_make_noise+0x40>
	}

	while (HAL_GetTick() - timerSound <= duration) {
 8001c96:	f001 fc59 	bl	800354c <HAL_GetTick>
 8001c9a:	4643      	mov	r3, r8
 8001c9c:	1ac0      	subs	r0, r0, r3
 8001c9e:	4548      	cmp	r0, r9
 8001ca0:	d81b      	bhi.n	8001cda <FAC_motor_make_noise+0x96>
 8001ca2:	003d      	movs	r5, r7
		for (int i = 1; i < MOTORS_NUMBER + 1; i++) {
 8001ca4:	2401      	movs	r4, #1
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001ca6:	682a      	ldr	r2, [r5, #0]
 8001ca8:	b2e6      	uxtb	r6, r4
 8001caa:	7953      	ldrb	r3, [r2, #5]
			FAC_motor_SET_direction(i, FORWARD);
			FAC_motor_apply_settings(i);
 8001cac:	0030      	movs	r0, r6
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001cae:	4259      	negs	r1, r3
 8001cb0:	414b      	adcs	r3, r1
 8001cb2:	7013      	strb	r3, [r2, #0]
			FAC_motor_apply_settings(i);
 8001cb4:	f7ff ff6c 	bl	8001b90 <FAC_motor_apply_settings>
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001cb8:	cd04      	ldmia	r5!, {r2}
			FAC_motor_SET_direction(i, BACKWARD);
			FAC_motor_apply_settings(i);
 8001cba:	0030      	movs	r0, r6
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001cbc:	7953      	ldrb	r3, [r2, #5]
		for (int i = 1; i < MOTORS_NUMBER + 1; i++) {
 8001cbe:	3401      	adds	r4, #1
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001cc0:	1e59      	subs	r1, r3, #1
 8001cc2:	418b      	sbcs	r3, r1
 8001cc4:	7013      	strb	r3, [r2, #0]
			FAC_motor_apply_settings(i);
 8001cc6:	f7ff ff63 	bl	8001b90 <FAC_motor_apply_settings>
		for (int i = 1; i < MOTORS_NUMBER + 1; i++) {
 8001cca:	2c04      	cmp	r4, #4
 8001ccc:	d1eb      	bne.n	8001ca6 <FAC_motor_make_noise+0x62>
	while (HAL_GetTick() - timerSound <= duration) {
 8001cce:	f001 fc3d 	bl	800354c <HAL_GetTick>
 8001cd2:	4643      	mov	r3, r8
 8001cd4:	1ac0      	subs	r0, r0, r3
 8001cd6:	4548      	cmp	r0, r9
 8001cd8:	d9e3      	bls.n	8001ca2 <FAC_motor_make_noise+0x5e>
		motors[motorNumber - 1]->speed = speed;
 8001cda:	2400      	movs	r4, #0
		}
	}
	FAC_DMA_pwm_change_freq(FAC_settings_GET_value(FAC_SETTINGS_CODE_MOTORS_FREQ));
 8001cdc:	2006      	movs	r0, #6
 8001cde:	f000 fa55 	bl	800218c <FAC_settings_GET_value>
 8001ce2:	f000 fc69 	bl	80025b8 <FAC_DMA_pwm_change_freq>
		motors[motorNumber - 1]->speed = speed;
 8001ce6:	683b      	ldr	r3, [r7, #0]
	for (int i = 1; i < MOTORS_NUMBER + 1; i++) {
		FAC_motor_SET_speed(i, 0);	// set speed at 2%
		FAC_motor_apply_settings(i);
 8001ce8:	2001      	movs	r0, #1
		motors[motorNumber - 1]->speed = speed;
 8001cea:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001cec:	f7ff ff50 	bl	8001b90 <FAC_motor_apply_settings>
		motors[motorNumber - 1]->speed = speed;
 8001cf0:	687b      	ldr	r3, [r7, #4]
		FAC_motor_apply_settings(i);
 8001cf2:	2002      	movs	r0, #2
		motors[motorNumber - 1]->speed = speed;
 8001cf4:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001cf6:	f7ff ff4b 	bl	8001b90 <FAC_motor_apply_settings>
		motors[motorNumber - 1]->speed = speed;
 8001cfa:	68bb      	ldr	r3, [r7, #8]
		FAC_motor_apply_settings(i);
 8001cfc:	2003      	movs	r0, #3
		motors[motorNumber - 1]->speed = speed;
 8001cfe:	805c      	strh	r4, [r3, #2]
		FAC_motor_apply_settings(i);
 8001d00:	f7ff ff46 	bl	8001b90 <FAC_motor_apply_settings>
	}
}
 8001d04:	bcc0      	pop	{r6, r7}
 8001d06:	46b9      	mov	r9, r7
 8001d08:	46b0      	mov	r8, r6
 8001d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d0c:	200003dc 	.word	0x200003dc
 8001d10:	20001644 	.word	0x20001644

08001d14 <FAC_motor_init>:
/**
 * @brief 			Initialize all three motor values, and populate the array of pointers. It also initialize the DMA PWM generator
 * @visibility 		Visible everywhere
 * @note			Motors PWM are generated from the DMA
 */
void FAC_motor_init() {
 8001d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	initDMApwm(FAC_settings_GET_value(FAC_SETTINGS_CODE_MOTORS_FREQ));	// initialize the DMA PWM with the correct frequency
 8001d16:	2006      	movs	r0, #6
 8001d18:	f000 fa38 	bl	800218c <FAC_settings_GET_value>
 8001d1c:	f000 fc66 	bl	80025ec <initDMApwm>
	/* INITIALIZE THE ARRAY OF MOTOR POINTERs */
	motors[0] = &motor1;
	motors[1] = &motor2;
	motors[2] = &motor3;

	motors[0]->pinF = M1_F_Pin;
 8001d20:	2004      	movs	r0, #4
	motors[0] = &motor1;
 8001d22:	4914      	ldr	r1, [pc, #80]	@ (8001d74 <FAC_motor_init+0x60>)
 8001d24:	4d14      	ldr	r5, [pc, #80]	@ (8001d78 <FAC_motor_init+0x64>)
	motors[0]->pinF = M1_F_Pin;
 8001d26:	80c8      	strh	r0, [r1, #6]
	motors[0]->pinB = M1_B_Pin;
 8001d28:	3004      	adds	r0, #4
	motors[0] = &motor1;
 8001d2a:	6029      	str	r1, [r5, #0]
	motors[0]->pinB = M1_B_Pin;
 8001d2c:	8108      	strh	r0, [r1, #8]

	motors[1]->pinF = M2_F_Pin;
 8001d2e:	2110      	movs	r1, #16
	motors[1] = &motor2;
 8001d30:	4a12      	ldr	r2, [pc, #72]	@ (8001d7c <FAC_motor_init+0x68>)
	motors[1]->pinB = M2_B_Pin;

	motors[2]->pinF = M3_F_Pin;
	motors[2]->pinB = M3_B_Pin;
 8001d32:	2600      	movs	r6, #0
	motors[1]->pinF = M2_F_Pin;
 8001d34:	80d1      	strh	r1, [r2, #6]
	motors[1]->pinB = M2_B_Pin;
 8001d36:	3110      	adds	r1, #16
	motors[1] = &motor2;
 8001d38:	606a      	str	r2, [r5, #4]
	motors[1]->pinB = M2_B_Pin;
 8001d3a:	8111      	strh	r1, [r2, #8]
	motors[2]->pinF = M3_F_Pin;
 8001d3c:	2240      	movs	r2, #64	@ 0x40
		motors[motorNumber - 1]->speed = speed;
 8001d3e:	2700      	movs	r7, #0
	motors[2] = &motor3;
 8001d40:	4b0f      	ldr	r3, [pc, #60]	@ (8001d80 <FAC_motor_init+0x6c>)
	motors[2]->pinF = M3_F_Pin;
 8001d42:	80da      	strh	r2, [r3, #6]
	motors[2]->pinB = M3_B_Pin;
 8001d44:	3240      	adds	r2, #64	@ 0x40
	motors[2] = &motor3;
 8001d46:	60ab      	str	r3, [r5, #8]
	motors[2]->pinB = M3_B_Pin;
 8001d48:	811a      	strh	r2, [r3, #8]

	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason and apply the settings
		FAC_motor_SET_reverse(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_M1_REVERSED + (i-1)));
 8001d4a:	b2f4      	uxtb	r4, r6
 8001d4c:	0020      	movs	r0, r4
 8001d4e:	f000 fa1d 	bl	800218c <FAC_settings_GET_value>
	motors[motorNumber - 1]->is_reversed = isReversed;
 8001d52:	682b      	ldr	r3, [r5, #0]
		FAC_motor_SET_break_en(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_M1_BRAKE_EN + (i-1)));	// motor will brake_en if speed = 0
 8001d54:	3403      	adds	r4, #3
	motors[motorNumber - 1]->is_reversed = isReversed;
 8001d56:	7158      	strb	r0, [r3, #5]
		FAC_motor_SET_break_en(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_M1_BRAKE_EN + (i-1)));	// motor will brake_en if speed = 0
 8001d58:	b2e0      	uxtb	r0, r4
 8001d5a:	f000 fa17 	bl	800218c <FAC_settings_GET_value>
	motors[motorNumber - 1]->brake_en = brake_en;
 8001d5e:	cd08      	ldmia	r5!, {r3}
	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason and apply the settings
 8001d60:	3601      	adds	r6, #1
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001d62:	795a      	ldrb	r2, [r3, #5]
	motors[motorNumber - 1]->brake_en = brake_en;
 8001d64:	7118      	strb	r0, [r3, #4]
	if (motors[motorNumber - 1]->is_reversed)	// if reversed change the direction given
 8001d66:	4251      	negs	r1, r2
 8001d68:	414a      	adcs	r2, r1
		motors[motorNumber - 1]->speed = speed;
 8001d6a:	805f      	strh	r7, [r3, #2]
 8001d6c:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i <= MOTORS_NUMBER; i++) {	// for safety reason and apply the settings
 8001d6e:	2e03      	cmp	r6, #3
 8001d70:	d1eb      	bne.n	8001d4a <FAC_motor_init+0x36>
		FAC_motor_SET_direction(i, FORWARD);	// motor forward (doesn't care if speed = 0)
		FAC_motor_SET_speed(i, 0);	// motor not spinning
	}

}
 8001d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d74:	20000400 	.word	0x20000400
 8001d78:	200003dc 	.word	0x200003dc
 8001d7c:	200003f4 	.word	0x200003f4
 8001d80:	200003e8 	.word	0x200003e8

08001d84 <FAC_ppm_receiver_Callback>:
 * 				Remember that PPM signals have the same 1ms to 2ms duration, but it is measured between two rising edge, and not between a rising and falling edges
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 */
void FAC_ppm_receiver_Callback(uint8_t edge) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8001d84:	4b11      	ldr	r3, [pc, #68]	@ (8001dcc <FAC_ppm_receiver_Callback+0x48>)
void FAC_ppm_receiver_Callback(uint8_t edge) {
 8001d86:	b510      	push	{r4, lr}
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
	if (edge == RISING) {
 8001d8c:	2801      	cmp	r0, #1
 8001d8e:	d000      	beq.n	8001d92 <FAC_ppm_receiver_Callback+0xe>
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
			ppmReceiver.next_channel = 0;
		}
		ppmReceiver.t1 = t;
	}
}
 8001d90:	bd10      	pop	{r4, pc}
		if (dt > PPM_SYNC_LENGTH) {
 8001d92:	20fa      	movs	r0, #250	@ 0xfa
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 8001d94:	490e      	ldr	r1, [pc, #56]	@ (8001dd0 <FAC_ppm_receiver_Callback+0x4c>)
		if (dt > PPM_SYNC_LENGTH) {
 8001d96:	0140      	lsls	r0, r0, #5
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 8001d98:	680b      	ldr	r3, [r1, #0]
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001d9a:	7d8a      	ldrb	r2, [r1, #22]
		uint16_t dt = (uint16_t) (t - ppmReceiver.t1);
 8001d9c:	1ae3      	subs	r3, r4, r3
 8001d9e:	b29b      	uxth	r3, r3
		if (dt > PPM_SYNC_LENGTH) {
 8001da0:	4283      	cmp	r3, r0
 8001da2:	d80d      	bhi.n	8001dc0 <FAC_ppm_receiver_Callback+0x3c>
			ppmReceiver.next_channel += 1;
 8001da4:	1c50      	adds	r0, r2, #1
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001da6:	0052      	lsls	r2, r2, #1
			ppmReceiver.next_channel += 1;
 8001da8:	b2c0      	uxtb	r0, r0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001daa:	188a      	adds	r2, r1, r2
 8001dac:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 8001dae:	0003      	movs	r3, r0
 8001db0:	3b09      	subs	r3, #9
 8001db2:	1e5a      	subs	r2, r3, #1
 8001db4:	4193      	sbcs	r3, r2
 8001db6:	425b      	negs	r3, r3
 8001db8:	4018      	ands	r0, r3
 8001dba:	7588      	strb	r0, [r1, #22]
		ppmReceiver.t1 = t;
 8001dbc:	600c      	str	r4, [r1, #0]
}
 8001dbe:	e7e7      	b.n	8001d90 <FAC_ppm_receiver_Callback+0xc>
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001dc0:	0052      	lsls	r2, r2, #1
 8001dc2:	188a      	adds	r2, r1, r2
			ppmReceiver.next_channel = 0;
 8001dc4:	2000      	movs	r0, #0
			ppmReceiver.raw_channel[ppmReceiver.next_channel] = dt;
 8001dc6:	8093      	strh	r3, [r2, #4]
		if (ppmReceiver.next_channel == PPM_RECEIVER_CHANNELS_NUMBER + 1) {
 8001dc8:	e7f7      	b.n	8001dba <FAC_ppm_receiver_Callback+0x36>
 8001dca:	46c0      	nop			@ (mov r8, r8)
 8001dcc:	20001744 	.word	0x20001744
 8001dd0:	2000040c 	.word	0x2000040c

08001dd4 <FAC_ppm_receiver_calculate_channels_values>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_ppm_receiver_calculate_channels_values() {
 8001dd4:	b510      	push	{r4, lr}
	for (int i = 0; i < PPM_RECEIVER_CHANNELS_NUMBER; i++) {
		uint16_t value = ppmReceiver.raw_channel[i];
 8001dd6:	4c83      	ldr	r4, [pc, #524]	@ (8001fe4 <FAC_ppm_receiver_calculate_channels_values+0x210>)
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001dd8:	4a83      	ldr	r2, [pc, #524]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
		uint16_t value = ppmReceiver.raw_channel[i];
 8001dda:	88a3      	ldrh	r3, [r4, #4]
void FAC_ppm_receiver_calculate_channels_values() {
 8001ddc:	b082      	sub	sp, #8
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d922      	bls.n	8001e28 <FAC_ppm_receiver_calculate_channels_values+0x54>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001de2:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001de4:	4a80      	ldr	r2, [pc, #512]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d938      	bls.n	8001e5c <FAC_ppm_receiver_calculate_channels_values+0x88>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001dea:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001dec:	4a7e      	ldr	r2, [pc, #504]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d94e      	bls.n	8001e90 <FAC_ppm_receiver_calculate_channels_values+0xbc>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001df2:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001df4:	4a7c      	ldr	r2, [pc, #496]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d800      	bhi.n	8001dfc <FAC_ppm_receiver_calculate_channels_values+0x28>
 8001dfa:	e064      	b.n	8001ec6 <FAC_ppm_receiver_calculate_channels_values+0xf2>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001dfc:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001dfe:	4a7a      	ldr	r2, [pc, #488]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e00:	4293      	cmp	r3, r2
 8001e02:	d800      	bhi.n	8001e06 <FAC_ppm_receiver_calculate_channels_values+0x32>
 8001e04:	e07a      	b.n	8001efc <FAC_ppm_receiver_calculate_channels_values+0x128>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001e06:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001e08:	4a77      	ldr	r2, [pc, #476]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d800      	bhi.n	8001e10 <FAC_ppm_receiver_calculate_channels_values+0x3c>
 8001e0e:	e08f      	b.n	8001f30 <FAC_ppm_receiver_calculate_channels_values+0x15c>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001e10:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001e12:	4a75      	ldr	r2, [pc, #468]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d800      	bhi.n	8001e1a <FAC_ppm_receiver_calculate_channels_values+0x46>
 8001e18:	e0a4      	b.n	8001f64 <FAC_ppm_receiver_calculate_channels_values+0x190>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001e1a:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001e1c:	4a72      	ldr	r2, [pc, #456]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d800      	bhi.n	8001e24 <FAC_ppm_receiver_calculate_channels_values+0x50>
 8001e22:	e0b9      	b.n	8001f98 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
			// if(value > RECEIVER_CHANNEL_RESOLUTION-1) value = RECEIVER_CHANNEL_RESOLUTION-1;	// not needed the value is already cropped on the map_uint32_t function
			FAC_std_receiver_new_channel_value(i + 1, value);
		}
	}

}
 8001e24:	b002      	add	sp, #8
 8001e26:	bd10      	pop	{r4, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e28:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e2a:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e2c:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d200      	bcs.n	8001e34 <FAC_ppm_receiver_calculate_channels_values+0x60>
 8001e32:	e0d5      	b.n	8001fe0 <FAC_ppm_receiver_calculate_channels_values+0x20c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e34:	4b6d      	ldr	r3, [pc, #436]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001e36:	22fa      	movs	r2, #250	@ 0xfa
 8001e38:	469c      	mov	ip, r3
 8001e3a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001e3c:	b280      	uxth	r0, r0
 8001e3e:	00d2      	lsls	r2, r2, #3
 8001e40:	2100      	movs	r1, #0
 8001e42:	4460      	add	r0, ip
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	2300      	movs	r3, #0
 8001e48:	f7ff fcac 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001e4c:	b281      	uxth	r1, r0
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f000 facc 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001e54:	88e3      	ldrh	r3, [r4, #6]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001e56:	4a64      	ldr	r2, [pc, #400]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d8c6      	bhi.n	8001dea <FAC_ppm_receiver_calculate_channels_values+0x16>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e5c:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e5e:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e60:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e62:	4293      	cmp	r3, r2
 8001e64:	d200      	bcs.n	8001e68 <FAC_ppm_receiver_calculate_channels_values+0x94>
 8001e66:	e0ad      	b.n	8001fc4 <FAC_ppm_receiver_calculate_channels_values+0x1f0>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e68:	4b60      	ldr	r3, [pc, #384]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001e6a:	22fa      	movs	r2, #250	@ 0xfa
 8001e6c:	469c      	mov	ip, r3
 8001e6e:	4b60      	ldr	r3, [pc, #384]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001e70:	b280      	uxth	r0, r0
 8001e72:	00d2      	lsls	r2, r2, #3
 8001e74:	2100      	movs	r1, #0
 8001e76:	4460      	add	r0, ip
 8001e78:	9300      	str	r3, [sp, #0]
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	f7ff fc92 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001e80:	b281      	uxth	r1, r0
 8001e82:	2002      	movs	r0, #2
 8001e84:	f000 fab2 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001e88:	8923      	ldrh	r3, [r4, #8]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001e8a:	4a57      	ldr	r2, [pc, #348]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d8b0      	bhi.n	8001df2 <FAC_ppm_receiver_calculate_channels_values+0x1e>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e90:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e92:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e94:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d200      	bcs.n	8001e9c <FAC_ppm_receiver_calculate_channels_values+0xc8>
 8001e9a:	e095      	b.n	8001fc8 <FAC_ppm_receiver_calculate_channels_values+0x1f4>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001e9c:	4b53      	ldr	r3, [pc, #332]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001e9e:	22fa      	movs	r2, #250	@ 0xfa
 8001ea0:	469c      	mov	ip, r3
 8001ea2:	4b53      	ldr	r3, [pc, #332]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001ea4:	b280      	uxth	r0, r0
 8001ea6:	00d2      	lsls	r2, r2, #3
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	4460      	add	r0, ip
 8001eac:	9300      	str	r3, [sp, #0]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	f7ff fc78 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001eb4:	b281      	uxth	r1, r0
 8001eb6:	2003      	movs	r0, #3
 8001eb8:	f000 fa98 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001ebc:	8963      	ldrh	r3, [r4, #10]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d900      	bls.n	8001ec6 <FAC_ppm_receiver_calculate_channels_values+0xf2>
 8001ec4:	e79a      	b.n	8001dfc <FAC_ppm_receiver_calculate_channels_values+0x28>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001ec6:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001ec8:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001eca:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d200      	bcs.n	8001ed2 <FAC_ppm_receiver_calculate_channels_values+0xfe>
 8001ed0:	e07c      	b.n	8001fcc <FAC_ppm_receiver_calculate_channels_values+0x1f8>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001ed2:	4b46      	ldr	r3, [pc, #280]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001ed4:	22fa      	movs	r2, #250	@ 0xfa
 8001ed6:	469c      	mov	ip, r3
 8001ed8:	4b45      	ldr	r3, [pc, #276]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001eda:	b280      	uxth	r0, r0
 8001edc:	00d2      	lsls	r2, r2, #3
 8001ede:	2100      	movs	r1, #0
 8001ee0:	4460      	add	r0, ip
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f7ff fc5d 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001eea:	b281      	uxth	r1, r0
 8001eec:	2004      	movs	r0, #4
 8001eee:	f000 fa7d 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001ef2:	89a3      	ldrh	r3, [r4, #12]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001ef4:	4a3c      	ldr	r2, [pc, #240]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d900      	bls.n	8001efc <FAC_ppm_receiver_calculate_channels_values+0x128>
 8001efa:	e784      	b.n	8001e06 <FAC_ppm_receiver_calculate_channels_values+0x32>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001efc:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001efe:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f00:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d364      	bcc.n	8001fd0 <FAC_ppm_receiver_calculate_channels_values+0x1fc>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f06:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001f08:	22fa      	movs	r2, #250	@ 0xfa
 8001f0a:	469c      	mov	ip, r3
 8001f0c:	4b38      	ldr	r3, [pc, #224]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001f0e:	b280      	uxth	r0, r0
 8001f10:	00d2      	lsls	r2, r2, #3
 8001f12:	2100      	movs	r1, #0
 8001f14:	4460      	add	r0, ip
 8001f16:	9300      	str	r3, [sp, #0]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f7ff fc43 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001f1e:	b281      	uxth	r1, r0
 8001f20:	2005      	movs	r0, #5
 8001f22:	f000 fa63 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001f26:	89e3      	ldrh	r3, [r4, #14]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001f28:	4a2f      	ldr	r2, [pc, #188]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d900      	bls.n	8001f30 <FAC_ppm_receiver_calculate_channels_values+0x15c>
 8001f2e:	e76f      	b.n	8001e10 <FAC_ppm_receiver_calculate_channels_values+0x3c>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f30:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f32:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f34:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d34c      	bcc.n	8001fd4 <FAC_ppm_receiver_calculate_channels_values+0x200>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001f3c:	22fa      	movs	r2, #250	@ 0xfa
 8001f3e:	469c      	mov	ip, r3
 8001f40:	4b2b      	ldr	r3, [pc, #172]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001f42:	b280      	uxth	r0, r0
 8001f44:	00d2      	lsls	r2, r2, #3
 8001f46:	2100      	movs	r1, #0
 8001f48:	4460      	add	r0, ip
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	f7ff fc29 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001f52:	b281      	uxth	r1, r0
 8001f54:	2006      	movs	r0, #6
 8001f56:	f000 fa49 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001f5a:	8a23      	ldrh	r3, [r4, #16]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001f5c:	4a22      	ldr	r2, [pc, #136]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d900      	bls.n	8001f64 <FAC_ppm_receiver_calculate_channels_values+0x190>
 8001f62:	e75a      	b.n	8001e1a <FAC_ppm_receiver_calculate_channels_values+0x46>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f64:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f66:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f68:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d334      	bcc.n	8001fd8 <FAC_ppm_receiver_calculate_channels_values+0x204>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001f70:	22fa      	movs	r2, #250	@ 0xfa
 8001f72:	469c      	mov	ip, r3
 8001f74:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001f76:	b280      	uxth	r0, r0
 8001f78:	00d2      	lsls	r2, r2, #3
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	4460      	add	r0, ip
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	2300      	movs	r3, #0
 8001f82:	f7ff fc0f 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001f86:	b281      	uxth	r1, r0
 8001f88:	2007      	movs	r0, #7
 8001f8a:	f000 fa2f 	bl	80023ec <FAC_std_receiver_new_channel_value>
		uint16_t value = ppmReceiver.raw_channel[i];
 8001f8e:	8a63      	ldrh	r3, [r4, #18]
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) { // if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8001f90:	4a15      	ldr	r2, [pc, #84]	@ (8001fe8 <FAC_ppm_receiver_calculate_channels_values+0x214>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d900      	bls.n	8001f98 <FAC_ppm_receiver_calculate_channels_values+0x1c4>
 8001f96:	e745      	b.n	8001e24 <FAC_ppm_receiver_calculate_channels_values+0x50>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f98:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f9a:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001f9c:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d31c      	bcc.n	8001fdc <FAC_ppm_receiver_calculate_channels_values+0x208>
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <FAC_ppm_receiver_calculate_channels_values+0x218>)
 8001fa4:	22fa      	movs	r2, #250	@ 0xfa
 8001fa6:	469c      	mov	ip, r3
 8001fa8:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <FAC_ppm_receiver_calculate_channels_values+0x21c>)
 8001faa:	b280      	uxth	r0, r0
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	4460      	add	r0, ip
 8001fb4:	00d2      	lsls	r2, r2, #3
 8001fb6:	f7ff fbf5 	bl	80017a4 <map_uint32>
			FAC_std_receiver_new_channel_value(i + 1, value);
 8001fba:	b281      	uxth	r1, r0
 8001fbc:	2008      	movs	r0, #8
 8001fbe:	f000 fa15 	bl	80023ec <FAC_std_receiver_new_channel_value>
}
 8001fc2:	e72f      	b.n	8001e24 <FAC_ppm_receiver_calculate_channels_values+0x50>
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8001fc4:	1c10      	adds	r0, r2, #0
 8001fc6:	e74f      	b.n	8001e68 <FAC_ppm_receiver_calculate_channels_values+0x94>
 8001fc8:	1c10      	adds	r0, r2, #0
 8001fca:	e767      	b.n	8001e9c <FAC_ppm_receiver_calculate_channels_values+0xc8>
 8001fcc:	1c10      	adds	r0, r2, #0
 8001fce:	e780      	b.n	8001ed2 <FAC_ppm_receiver_calculate_channels_values+0xfe>
 8001fd0:	1c10      	adds	r0, r2, #0
 8001fd2:	e798      	b.n	8001f06 <FAC_ppm_receiver_calculate_channels_values+0x132>
 8001fd4:	1c10      	adds	r0, r2, #0
 8001fd6:	e7b0      	b.n	8001f3a <FAC_ppm_receiver_calculate_channels_values+0x166>
 8001fd8:	1c10      	adds	r0, r2, #0
 8001fda:	e7c8      	b.n	8001f6e <FAC_ppm_receiver_calculate_channels_values+0x19a>
 8001fdc:	1c10      	adds	r0, r2, #0
 8001fde:	e7e0      	b.n	8001fa2 <FAC_ppm_receiver_calculate_channels_values+0x1ce>
 8001fe0:	1c10      	adds	r0, r2, #0
 8001fe2:	e727      	b.n	8001e34 <FAC_ppm_receiver_calculate_channels_values+0x60>
 8001fe4:	2000040c 	.word	0x2000040c
 8001fe8:	00001130 	.word	0x00001130
 8001fec:	fffff830 	.word	0xfffff830
 8001ff0:	000003e7 	.word	0x000003e7

08001ff4 <FAC_pwm_receiver_Callback>:
 * @visibility	Everywhere
 * @param1		edge: edge detected, 0 falling correspond to GPIO_PIN_RESET, 1 rising correspond to GPIO_PIN_SET
 * @param2		GPIO_Pin: which pin triggered the interrupt
 */
void FAC_pwm_receiver_Callback(uint8_t edge, uint16_t GPIO_Pin) {
	uint32_t t = __HAL_TIM_GET_COUNTER(&htim2);
 8001ff4:	4b19      	ldr	r3, [pc, #100]	@ (800205c <FAC_pwm_receiver_Callback+0x68>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24

	if (edge == RISING) {
 8001ffa:	2801      	cmp	r0, #1
 8001ffc:	d009      	beq.n	8002012 <FAC_pwm_receiver_Callback+0x1e>
			case CH4_Pin:
				pwmReceiver.channels_t1[3] = t;
				break;
		}
	} else {	// if edge == FALLING
		switch (GPIO_Pin) {
 8001ffe:	2920      	cmp	r1, #32
 8002000:	d022      	beq.n	8002048 <FAC_pwm_receiver_Callback+0x54>
 8002002:	d810      	bhi.n	8002026 <FAC_pwm_receiver_Callback+0x32>
 8002004:	2908      	cmp	r1, #8
 8002006:	d015      	beq.n	8002034 <FAC_pwm_receiver_Callback+0x40>
 8002008:	2910      	cmp	r1, #16
 800200a:	d101      	bne.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
			case CH1_Pin:
				pwmReceiver.channels_t2[0] = t;
				break;
			case CH2_Pin:
				pwmReceiver.channels_t2[1] = t;
 800200c:	4a14      	ldr	r2, [pc, #80]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 800200e:	6153      	str	r3, [r2, #20]
			case CH4_Pin:
				pwmReceiver.channels_t2[3] = t;
				break;
		}
	}
}
 8002010:	4770      	bx	lr
		switch (GPIO_Pin) {
 8002012:	2920      	cmp	r1, #32
 8002014:	d01b      	beq.n	800204e <FAC_pwm_receiver_Callback+0x5a>
 8002016:	d810      	bhi.n	800203a <FAC_pwm_receiver_Callback+0x46>
 8002018:	2908      	cmp	r1, #8
 800201a:	d01b      	beq.n	8002054 <FAC_pwm_receiver_Callback+0x60>
 800201c:	2910      	cmp	r1, #16
 800201e:	d1f7      	bne.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[1] = t;
 8002020:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002022:	6053      	str	r3, [r2, #4]
				break;
 8002024:	e7f4      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 8002026:	2280      	movs	r2, #128	@ 0x80
 8002028:	0212      	lsls	r2, r2, #8
 800202a:	4291      	cmp	r1, r2
 800202c:	d1f0      	bne.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[3] = t;
 800202e:	4a0c      	ldr	r2, [pc, #48]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002030:	61d3      	str	r3, [r2, #28]
}
 8002032:	e7ed      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[2] = t;
 8002034:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002036:	6193      	str	r3, [r2, #24]
				break;
 8002038:	e7ea      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
		switch (GPIO_Pin) {
 800203a:	2280      	movs	r2, #128	@ 0x80
 800203c:	0212      	lsls	r2, r2, #8
 800203e:	4291      	cmp	r1, r2
 8002040:	d1e6      	bne.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[3] = t;
 8002042:	4a07      	ldr	r2, [pc, #28]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002044:	60d3      	str	r3, [r2, #12]
				break;
 8002046:	e7e3      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t2[0] = t;
 8002048:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 800204a:	6113      	str	r3, [r2, #16]
				break;
 800204c:	e7e0      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[0] = t;
 800204e:	4a04      	ldr	r2, [pc, #16]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002050:	6013      	str	r3, [r2, #0]
				break;
 8002052:	e7dd      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
				pwmReceiver.channels_t1[2] = t;
 8002054:	4a02      	ldr	r2, [pc, #8]	@ (8002060 <FAC_pwm_receiver_Callback+0x6c>)
 8002056:	6093      	str	r3, [r2, #8]
				break;
 8002058:	e7da      	b.n	8002010 <FAC_pwm_receiver_Callback+0x1c>
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	20001744 	.word	0x20001744
 8002060:	20000428 	.word	0x20000428

08002064 <FAC_pwm_receiver_calculate_channel_value>:
 * @brief		Calculate the correct channel value from 0 to RECEIVER_CHANNEL_RESOLUTION. It will send it to the std_receiver object
 * @visibility	everyweher
 * @retval		the value of the channel
 * @note		TIM2 has a resolution of 0.5us (~35 min of period), not used the FAC_std_receiver_new_channel_value in rage return value
 */
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8002064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002066:	46c6      	mov	lr, r8
 8002068:	b500      	push	{lr}
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 800206a:	4d1c      	ldr	r5, [pc, #112]	@ (80020dc <FAC_pwm_receiver_calculate_channel_value+0x78>)
 800206c:	1e46      	subs	r6, r0, #1
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 800206e:	1cc3      	adds	r3, r0, #3
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8002070:	00b7      	lsls	r7, r6, #2
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8002072:	009b      	lsls	r3, r3, #2
	uint32_t t1 = pwmReceiver.channels_t1[chNumber - 1];
 8002074:	59ea      	ldr	r2, [r5, r7]
	uint32_t t2 = pwmReceiver.channels_t2[chNumber - 1];
 8002076:	58eb      	ldr	r3, [r5, r3]
void FAC_pwm_receiver_calculate_channel_value(uint8_t chNumber) {
 8002078:	0004      	movs	r4, r0
 800207a:	b082      	sub	sp, #8
	if (t2 > t1) {	// the received value must be valid
 800207c:	429a      	cmp	r2, r3
 800207e:	d204      	bcs.n	800208a <FAC_pwm_receiver_calculate_channel_value+0x26>
		uint16_t value = (uint16_t) (t2 - t1);
 8002080:	1a9b      	subs	r3, r3, r2
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8002082:	4a17      	ldr	r2, [pc, #92]	@ (80020e0 <FAC_pwm_receiver_calculate_channel_value+0x7c>)
		uint16_t value = (uint16_t) (t2 - t1);
 8002084:	b29b      	uxth	r3, r3
		if (value <= MAX_TIM2_TEORETICAL_CHANNEL_COUNT + (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 100) * 10) {// if the count is grater than a 10% the value is ignored it must be something wrong with the time capture
 8002086:	4293      	cmp	r3, r2
 8002088:	d903      	bls.n	8002092 <FAC_pwm_receiver_calculate_channel_value+0x2e>
	}
	/* Reset the values of t1 and t2
	 * If this is not done the value can never be zero
	 */

}
 800208a:	b002      	add	sp, #8
 800208c:	bc80      	pop	{r7}
 800208e:	46b8      	mov	r8, r7
 8002090:	bdf0      	pop	{r4, r5, r6, r7, pc}
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002092:	22fa      	movs	r2, #250	@ 0xfa
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8002094:	1c18      	adds	r0, r3, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 8002096:	00d2      	lsls	r2, r2, #3
			if (value < MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2)
 8002098:	4293      	cmp	r3, r2
 800209a:	d200      	bcs.n	800209e <FAC_pwm_receiver_calculate_channel_value+0x3a>
 800209c:	1c10      	adds	r0, r2, #0
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <FAC_pwm_receiver_calculate_channel_value+0x80>)
 80020a0:	22fa      	movs	r2, #250	@ 0xfa
 80020a2:	469c      	mov	ip, r3
 80020a4:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <FAC_pwm_receiver_calculate_channel_value+0x84>)
 80020a6:	b280      	uxth	r0, r0
 80020a8:	2100      	movs	r1, #0
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	4698      	mov	r8, r3
 80020ae:	4460      	add	r0, ip
 80020b0:	2300      	movs	r3, #0
 80020b2:	00d2      	lsls	r2, r2, #3
 80020b4:	f7ff fb76 	bl	80017a4 <map_uint32>
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 80020b8:	23fa      	movs	r3, #250	@ 0xfa
			value = map_uint32(value - (MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2), 0, MAX_TIM2_TEORETICAL_CHANNEL_COUNT / 2, 0, RECEIVER_CHANNEL_RESOLUTION - 1);
 80020ba:	1c01      	adds	r1, r0, #0
			if (value > RECEIVER_CHANNEL_RESOLUTION - 1)
 80020bc:	b280      	uxth	r0, r0
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4298      	cmp	r0, r3
 80020c2:	d300      	bcc.n	80020c6 <FAC_pwm_receiver_calculate_channel_value+0x62>
 80020c4:	4641      	mov	r1, r8
			FAC_std_receiver_new_channel_value(chNumber, value);
 80020c6:	0020      	movs	r0, r4
 80020c8:	b289      	uxth	r1, r1
 80020ca:	f000 f98f 	bl	80023ec <FAC_std_receiver_new_channel_value>
			pwmReceiver.channels_t2[chNumber - 1] = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	3604      	adds	r6, #4
 80020d2:	00b6      	lsls	r6, r6, #2
 80020d4:	51ab      	str	r3, [r5, r6]
			pwmReceiver.channels_t1[chNumber - 1] = 0;
 80020d6:	51eb      	str	r3, [r5, r7]
}
 80020d8:	e7d7      	b.n	800208a <FAC_pwm_receiver_calculate_channel_value+0x26>
 80020da:	46c0      	nop			@ (mov r8, r8)
 80020dc:	20000428 	.word	0x20000428
 80020e0:	00001130 	.word	0x00001130
 80020e4:	fffff830 	.word	0xfffff830
 80020e8:	000003e7 	.word	0x000003e7

080020ec <FAC_servo_init>:

/**
 * @brief 			Initialize all two servos values, and populate the array of pointers. It also initialize the TIM PWM generator
 * @note			Servos PWM are generated by TIM3 CH3/4, disabled for safety reason, must be enabled during arming
 */
void FAC_servo_init() {
 80020ec:	b570      	push	{r4, r5, r6, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80020ee:	4d21      	ldr	r5, [pc, #132]	@ (8002174 <FAC_servo_init+0x88>)
 80020f0:	2108      	movs	r1, #8
 80020f2:	0028      	movs	r0, r5
 80020f4:	f004 fcda 	bl	8006aac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80020f8:	210c      	movs	r1, #12
 80020fa:	0028      	movs	r0, r5
 80020fc:	f004 fcd6 	bl	8006aac <HAL_TIM_PWM_Start>

	servos[0] = &servo1;
 8002100:	4c1d      	ldr	r4, [pc, #116]	@ (8002178 <FAC_servo_init+0x8c>)
 8002102:	4b1e      	ldr	r3, [pc, #120]	@ (800217c <FAC_servo_init+0x90>)
	servos[1] = &servo2;

	FAC_servo_SET_freq(FAC_settings_GET_value(FAC_SETTINGS_CODE_SERVOS_FREQ));
 8002104:	200d      	movs	r0, #13
	servos[0] = &servo1;
 8002106:	6023      	str	r3, [r4, #0]
	servos[1] = &servo2;
 8002108:	4b1d      	ldr	r3, [pc, #116]	@ (8002180 <FAC_servo_init+0x94>)
 800210a:	6063      	str	r3, [r4, #4]
	FAC_servo_SET_freq(FAC_settings_GET_value(FAC_SETTINGS_CODE_SERVOS_FREQ));
 800210c:	f000 f83e 	bl	800218c <FAC_settings_GET_value>
	servos[0]->servo_freq = servoFreq;
 8002110:	6823      	ldr	r3, [r4, #0]
	FAC_servo_SET_freq(FAC_settings_GET_value(FAC_SETTINGS_CODE_SERVOS_FREQ));
 8002112:	0001      	movs	r1, r0
	servos[0]->servo_freq = servoFreq;
 8002114:	8098      	strh	r0, [r3, #4]
	servos[1]->servo_freq = servoFreq;
 8002116:	6863      	ldr	r3, [r4, #4]
 8002118:	8098      	strh	r0, [r3, #4]
	htim3.Init.Period = (1000 * SERVO_RESOLUTION) / fs;	// caluclate and set the new CP
 800211a:	481a      	ldr	r0, [pc, #104]	@ (8002184 <FAC_servo_init+0x98>)
 800211c:	f7fe f886 	bl	800022c <__divsi3>
 8002120:	60e8      	str	r0, [r5, #12]
	HAL_TIM_Base_Init(&htim3);	// the init must be made to update the timer CP
 8002122:	0028      	movs	r0, r5
 8002124:	f004 fb82 	bl	800682c <HAL_TIM_Base_Init>
	FAC_servo_apply_new_freq();
	for (int i = 0; i < SERVOS_NUMBER; i++) {
		FAC_servo_SET_is_reversed(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_REVERSED+i));
 8002128:	2007      	movs	r0, #7
 800212a:	f000 f82f 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber - 1]->is_reversed = isReversed;
 800212e:	6823      	ldr	r3, [r4, #0]
 8002130:	70d8      	strb	r0, [r3, #3]
		FAC_servo_SET_min_ms_value(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_MIN_US_VALUE+i));
 8002132:	2009      	movs	r0, #9
 8002134:	f000 f82a 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber-1]->min_ms_value = minMsValue;
 8002138:	6823      	ldr	r3, [r4, #0]
 800213a:	8118      	strh	r0, [r3, #8]
		FAC_servo_SET_max_ms_value(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_MAX_US_VALUE+i));
 800213c:	200b      	movs	r0, #11
 800213e:	f000 f825 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber-1]->max_ms_value = maxMsValue;
 8002142:	6823      	ldr	r3, [r4, #0]
 8002144:	8158      	strh	r0, [r3, #10]
		FAC_servo_SET_is_reversed(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_REVERSED+i));
 8002146:	2008      	movs	r0, #8
 8002148:	f000 f820 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber - 1]->is_reversed = isReversed;
 800214c:	6863      	ldr	r3, [r4, #4]
 800214e:	70d8      	strb	r0, [r3, #3]
		FAC_servo_SET_min_ms_value(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_MIN_US_VALUE+i));
 8002150:	200a      	movs	r0, #10
 8002152:	f000 f81b 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber-1]->min_ms_value = minMsValue;
 8002156:	6863      	ldr	r3, [r4, #4]
 8002158:	8118      	strh	r0, [r3, #8]
		FAC_servo_SET_max_ms_value(i+1, FAC_settings_GET_value(FAC_SETTINGS_CODE_S1_MAX_US_VALUE+i));
 800215a:	200c      	movs	r0, #12
 800215c:	f000 f816 	bl	800218c <FAC_settings_GET_value>
	servos[servoNumber - 1]->is_enable = isEnable;
 8002160:	2300      	movs	r3, #0
	servos[servoNumber-1]->max_ms_value = maxMsValue;
 8002162:	6861      	ldr	r1, [r4, #4]
	servos[servoNumber - 1]->is_enable = isEnable;
 8002164:	6822      	ldr	r2, [r4, #0]
	servos[servoNumber-1]->max_ms_value = maxMsValue;
 8002166:	8148      	strh	r0, [r1, #10]
	servos[servoNumber - 1]->is_enable = isEnable;
 8002168:	7093      	strb	r3, [r2, #2]
				TIM3->CCR3 = 0;
 800216a:	4a07      	ldr	r2, [pc, #28]	@ (8002188 <FAC_servo_init+0x9c>)
 800216c:	63d3      	str	r3, [r2, #60]	@ 0x3c
	servos[servoNumber - 1]->is_enable = isEnable;
 800216e:	708b      	strb	r3, [r1, #2]
				TIM3->CCR4 = 0;
 8002170:	6413      	str	r3, [r2, #64]	@ 0x40
		//FAC_servo_SET_position(i+1, 0);
	}
	/* SAFETY PRECAUTION */
	FAC_servo_disable(1);		// disabled to prevent any unwanted movement
	FAC_servo_disable(2);
}
 8002172:	bd70      	pop	{r4, r5, r6, pc}
 8002174:	200016fc 	.word	0x200016fc
 8002178:	20000448 	.word	0x20000448
 800217c:	2000045c 	.word	0x2000045c
 8002180:	20000450 	.word	0x20000450
 8002184:	000f4240 	.word	0x000f4240
 8002188:	40000400 	.word	0x40000400

0800218c <FAC_settings_GET_value>:
	/* TRANMIT POCKET */
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
}
/* ----------------------PUBBLIC FUNCTIONS---------------------- */
uint16_t FAC_settings_GET_value(uint8_t code) {
	return settings[code].value;
 800218c:	4b02      	ldr	r3, [pc, #8]	@ (8002198 <FAC_settings_GET_value+0xc>)
 800218e:	00c0      	lsls	r0, r0, #3
 8002190:	181b      	adds	r3, r3, r0
 8002192:	8858      	ldrh	r0, [r3, #2]
}
 8002194:	4770      	bx	lr
 8002196:	46c0      	nop			@ (mov r8, r8)
 8002198:	20000000 	.word	0x20000000

0800219c <FAC_settings_command_response>:

/*
 * @brief	understand the command received via COM serial and give the correct response
 * @retval	TRUE (1) if command understood, else FALSE (0)
 */
uint8_t FAC_settings_command_response() {
 800219c:	b570      	push	{r4, r5, r6, lr}
	uint8_t commandUndestood = FALSE;
	uint8_t command_code = comSerialBuffer[0];
	uint8_t setting_code = comSerialBuffer[1];
 800219e:	4a4a      	ldr	r2, [pc, #296]	@ (80022c8 <FAC_settings_command_response+0x12c>)
uint8_t FAC_settings_command_response() {
 80021a0:	b088      	sub	sp, #32
	/* understand the command received from usb serial communication */
	switch (command_code) {
 80021a2:	7813      	ldrb	r3, [r2, #0]
	uint8_t setting_code = comSerialBuffer[1];
 80021a4:	7851      	ldrb	r1, [r2, #1]
	switch (command_code) {
 80021a6:	2b07      	cmp	r3, #7
 80021a8:	d900      	bls.n	80021ac <FAC_settings_command_response+0x10>
 80021aa:	e08b      	b.n	80022c4 <FAC_settings_command_response+0x128>
 80021ac:	4847      	ldr	r0, [pc, #284]	@ (80022cc <FAC_settings_command_response+0x130>)
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	58c3      	ldr	r3, [r0, r3]
 80021b2:	469f      	mov	pc, r3
		case FAC_USB_COMMAND_SAVE_TO_EEPROM:
			FAC_settings_STORE_ALL_to_eeprom();
			commandUndestood = TRUE;
			break;
		case FAC_USB_COMMAND_APPLY_SETTINGS:
			FAC_app_init_all_modules();	// reinitialize all the modules to apply the new settings
 80021b4:	f7ff faec 	bl	8001790 <FAC_app_init_all_modules>
			commandUndestood = TRUE;
			break;
 80021b8:	2001      	movs	r0, #1
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
//		HAL_Delay(USB_SERIAL_TIMEOUT);
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
	}
	return commandUndestood;
}
 80021ba:	b008      	add	sp, #32
 80021bc:	bd70      	pop	{r4, r5, r6, pc}
 * @brief	Sends via COM serial the settings value
 * @note	Data format [code, valueLSB, valueMSB]
 */
void FAC_settings_USB_SEND_setting_value(uint8_t code) {
	uint8_t data[4];
	data[0] = FAC_USB_COMMAND_READ_VALUE;
 80021be:	2300      	movs	r3, #0
 80021c0:	a801      	add	r0, sp, #4
 80021c2:	7003      	strb	r3, [r0, #0]
	data[1] = code;
	/* min */
	data[3] = (uint8_t) (settings[code].value & 0xFF);        // LSB
	data[2] = (uint8_t) ((settings[code].value >> 8) & 0xFF); // MSB
 80021c4:	4b42      	ldr	r3, [pc, #264]	@ (80022d0 <FAC_settings_command_response+0x134>)
	data[1] = code;
 80021c6:	7041      	strb	r1, [r0, #1]
	data[2] = (uint8_t) ((settings[code].value >> 8) & 0xFF); // MSB
 80021c8:	00c9      	lsls	r1, r1, #3
 80021ca:	18c9      	adds	r1, r1, r3
 80021cc:	884b      	ldrh	r3, [r1, #2]

	CDC_Transmit_FS(data, sizeof(data));
 80021ce:	2104      	movs	r1, #4
	data[2] = (uint8_t) ((settings[code].value >> 8) & 0xFF); // MSB
 80021d0:	ba5b      	rev16	r3, r3
 80021d2:	8043      	strh	r3, [r0, #2]
	CDC_Transmit_FS(data, sizeof(data));
 80021d4:	f006 fd7a 	bl	8008ccc <CDC_Transmit_FS>
}
 80021d8:	e7ee      	b.n	80021b8 <FAC_settings_command_response+0x1c>
 * @brief	Sends via COM serial the settings value ranges
 * @note	Data format [code, minLSB, minMSB, maxLSB, maxMSB]
 */
void FAC_settings_USB_SEND_setting_ranges(uint8_t code) {
	uint8_t data[6];
	data[0] = FAC_USB_COMMAND_READ_RANGE;
 80021da:	2301      	movs	r3, #1
 80021dc:	a801      	add	r0, sp, #4
 80021de:	7003      	strb	r3, [r0, #0]
	data[1] = code;
	/* min */
	data[3] = (uint8_t) (settings[code].min_value & 0xFF);        // LSB
	data[2] = (uint8_t) ((settings[code].min_value >> 8) & 0xFF); // MSB
 80021e0:	4b3b      	ldr	r3, [pc, #236]	@ (80022d0 <FAC_settings_command_response+0x134>)
	data[1] = code;
 80021e2:	7041      	strb	r1, [r0, #1]
	data[2] = (uint8_t) ((settings[code].min_value >> 8) & 0xFF); // MSB
 80021e4:	00c9      	lsls	r1, r1, #3
 80021e6:	18c9      	adds	r1, r1, r3
 80021e8:	888b      	ldrh	r3, [r1, #4]
 80021ea:	ba5b      	rev16	r3, r3
 80021ec:	8043      	strh	r3, [r0, #2]
	/* max */
	data[5] = (uint8_t) (settings[code].max_value & 0xFF);        // LSB
	data[4] = (uint8_t) ((settings[code].max_value >> 8) & 0xFF); // MSB
 80021ee:	88cb      	ldrh	r3, [r1, #6]
	CDC_Transmit_FS(data, sizeof(data));
 80021f0:	2106      	movs	r1, #6
	data[4] = (uint8_t) ((settings[code].max_value >> 8) & 0xFF); // MSB
 80021f2:	ba5b      	rev16	r3, r3
 80021f4:	8083      	strh	r3, [r0, #4]
	CDC_Transmit_FS(data, sizeof(data));
 80021f6:	f006 fd69 	bl	8008ccc <CDC_Transmit_FS>
}
 80021fa:	e7dd      	b.n	80021b8 <FAC_settings_command_response+0x1c>
	settings[code].value = v;
 80021fc:	4834      	ldr	r0, [pc, #208]	@ (80022d0 <FAC_settings_command_response+0x134>)
	if (v < settings[code].min_value)
 80021fe:	8853      	ldrh	r3, [r2, #2]
	settings[code].value = v;
 8002200:	00c9      	lsls	r1, r1, #3
 8002202:	1844      	adds	r4, r0, r1
	if (v < settings[code].min_value)
 8002204:	ba5b      	rev16	r3, r3
 8002206:	88a6      	ldrh	r6, [r4, #4]
 8002208:	b29d      	uxth	r5, r3
 800220a:	42b5      	cmp	r5, r6
 800220c:	d200      	bcs.n	8002210 <FAC_settings_command_response+0x74>
 800220e:	1c33      	adds	r3, r6, #0
	if (v > settings[code].max_value)
 8002210:	1842      	adds	r2, r0, r1
 8002212:	88d0      	ldrh	r0, [r2, #6]
 8002214:	b299      	uxth	r1, r3
 8002216:	4281      	cmp	r1, r0
 8002218:	d900      	bls.n	800221c <FAC_settings_command_response+0x80>
 800221a:	1c03      	adds	r3, r0, #0
	settings[code].value = v;
 800221c:	8063      	strh	r3, [r4, #2]
			break;
 800221e:	e7cb      	b.n	80021b8 <FAC_settings_command_response+0x1c>
			uint8_t ping = 73;	// the perfect number XD (0x49)
 8002220:	2349      	movs	r3, #73	@ 0x49
 8002222:	a801      	add	r0, sp, #4
			CDC_Transmit_FS(&ping, 1);
 8002224:	2101      	movs	r1, #1
			uint8_t ping = 73;	// the perfect number XD (0x49)
 8002226:	7003      	strb	r3, [r0, #0]
			CDC_Transmit_FS(&ping, 1);
 8002228:	f006 fd50 	bl	8008ccc <CDC_Transmit_FS>
			break;
 800222c:	e7c4      	b.n	80021b8 <FAC_settings_command_response+0x1c>
	telemetryPocket[0] = FAC_USB_COMMAND_TELEMETRY_RESPONSE;
 800222e:	ad01      	add	r5, sp, #4
 8002230:	2305      	movs	r3, #5
 8002232:	002e      	movs	r6, r5
 8002234:	2401      	movs	r4, #1
 8002236:	702b      	strb	r3, [r5, #0]
		uint16_t chValue = FAC_std_receiver_GET_channel(i + 1);
 8002238:	b2e0      	uxtb	r0, r4
 800223a:	f000 f8bf 	bl	80023bc <FAC_std_receiver_GET_channel>
	for (int i = 0; i < 8; i++) {
 800223e:	3401      	adds	r4, #1
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 8002240:	0a03      	lsrs	r3, r0, #8
 8002242:	7073      	strb	r3, [r6, #1]
	array[1] = (uint8_t) (value & 0xFF);        // LSB
 8002244:	70b0      	strb	r0, [r6, #2]
	for (int i = 0; i < 8; i++) {
 8002246:	3602      	adds	r6, #2
 8002248:	2c09      	cmp	r4, #9
 800224a:	d1f5      	bne.n	8002238 <FAC_settings_command_response+0x9c>
	FAC_settings_uint16_to_bytes(FAC_battery_GET_voltage(), vbat);
 800224c:	f7ff fad2 	bl	80017f4 <FAC_battery_GET_voltage>
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 8002250:	0a03      	lsrs	r3, r0, #8
	telemetryPocket[17] = vbat[0];
 8002252:	746b      	strb	r3, [r5, #17]
	telemetryPocket[18] = vbat[1];
 8002254:	74a8      	strb	r0, [r5, #18]
	telemetryPocket[19] = FAC_battery_GET_type();
 8002256:	f7ff fb05 	bl	8001864 <FAC_battery_GET_type>
 800225a:	74e8      	strb	r0, [r5, #19]
	telemetryPocket[20] = FAC_app_GET_current_state();	// add the arming value
 800225c:	f7ff fa20 	bl	80016a0 <FAC_app_GET_current_state>
 8002260:	7528      	strb	r0, [r5, #20]
	int16_t accelTemp = (int16_t) (FAC_IMU_GET_accel_X() * 1000.0f);
 8002262:	f7ff fc35 	bl	8001ad0 <FAC_IMU_GET_accel_X>
 8002266:	491b      	ldr	r1, [pc, #108]	@ (80022d4 <FAC_settings_command_response+0x138>)
 8002268:	f7fe fc48 	bl	8000afc <__aeabi_fmul>
 800226c:	f7ff f804 	bl	8001278 <__aeabi_f2iz>
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 8002270:	b283      	uxth	r3, r0
 8002272:	0a1b      	lsrs	r3, r3, #8
	telemetryPocket[21] = accel[0];
 8002274:	756b      	strb	r3, [r5, #21]
	telemetryPocket[22] = accel[1];
 8002276:	75a8      	strb	r0, [r5, #22]
	accelTemp = (int16_t) (FAC_IMU_GET_accel_Y() * 1000.0f);
 8002278:	f7ff fc34 	bl	8001ae4 <FAC_IMU_GET_accel_Y>
 800227c:	4915      	ldr	r1, [pc, #84]	@ (80022d4 <FAC_settings_command_response+0x138>)
 800227e:	f7fe fc3d 	bl	8000afc <__aeabi_fmul>
 8002282:	f7fe fff9 	bl	8001278 <__aeabi_f2iz>
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 8002286:	b283      	uxth	r3, r0
 8002288:	0a1b      	lsrs	r3, r3, #8
	telemetryPocket[23] = accel[0];
 800228a:	75eb      	strb	r3, [r5, #23]
	telemetryPocket[24] = accel[1];
 800228c:	7628      	strb	r0, [r5, #24]
	accelTemp = (int16_t) (FAC_IMU_GET_accel_Z() * 1000.0f);
 800228e:	f7ff fc33 	bl	8001af8 <FAC_IMU_GET_accel_Z>
 8002292:	4910      	ldr	r1, [pc, #64]	@ (80022d4 <FAC_settings_command_response+0x138>)
 8002294:	f7fe fc32 	bl	8000afc <__aeabi_fmul>
 8002298:	f7fe ffee 	bl	8001278 <__aeabi_f2iz>
	array[0] = (uint8_t) ((value >> 8) & 0xFF); // MSB
 800229c:	b283      	uxth	r3, r0
 800229e:	0a1b      	lsrs	r3, r3, #8
	telemetryPocket[26] = accel[1];
 80022a0:	76a8      	strb	r0, [r5, #26]
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
 80022a2:	211b      	movs	r1, #27
 80022a4:	0028      	movs	r0, r5
	telemetryPocket[25] = accel[0];
 80022a6:	766b      	strb	r3, [r5, #25]
	CDC_Transmit_FS(telemetryPocket, sizeof(telemetryPocket));
 80022a8:	f006 fd10 	bl	8008ccc <CDC_Transmit_FS>
}
 80022ac:	e784      	b.n	80021b8 <FAC_settings_command_response+0x1c>
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 80022ae:	2400      	movs	r4, #0
 80022b0:	4d09      	ldr	r5, [pc, #36]	@ (80022d8 <FAC_settings_command_response+0x13c>)
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 80022b2:	8829      	ldrh	r1, [r5, #0]
 80022b4:	b2e0      	uxtb	r0, r4
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 80022b6:	3401      	adds	r4, #1
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 80022b8:	f7ff fb58 	bl	800196c <FAC_eeprom_store_value>
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 80022bc:	3508      	adds	r5, #8
 80022be:	2c3f      	cmp	r4, #63	@ 0x3f
 80022c0:	d1f7      	bne.n	80022b2 <FAC_settings_command_response+0x116>
 80022c2:	e779      	b.n	80021b8 <FAC_settings_command_response+0x1c>
	switch (command_code) {
 80022c4:	2000      	movs	r0, #0
 80022c6:	e778      	b.n	80021ba <FAC_settings_command_response+0x1e>
 80022c8:	20000468 	.word	0x20000468
 80022cc:	0800929c 	.word	0x0800929c
 80022d0:	20000000 	.word	0x20000000
 80022d4:	447a0000 	.word	0x447a0000
 80022d8:	20000002 	.word	0x20000002

080022dc <FAC_settings_init>:
	if (newVersion != currentVersion) {
 80022dc:	22f9      	movs	r2, #249	@ 0xf9

void FAC_settings_init(uint8_t bootValue) {
 80022de:	b570      	push	{r4, r5, r6, lr}
	return settings[code].value;
 80022e0:	4b31      	ldr	r3, [pc, #196]	@ (80023a8 <FAC_settings_init+0xcc>)
	if (newVersion != currentVersion) {
 80022e2:	0052      	lsls	r2, r2, #1
 80022e4:	4931      	ldr	r1, [pc, #196]	@ (80023ac <FAC_settings_init+0xd0>)
 80022e6:	5a9b      	ldrh	r3, [r3, r2]
void FAC_settings_init(uint8_t bootValue) {
 80022e8:	0004      	movs	r4, r0
	if (newVersion != currentVersion) {
 80022ea:	428b      	cmp	r3, r1
 80022ec:	d002      	beq.n	80022f4 <FAC_settings_init+0x18>
		FAC_eeprom_store_value(FAC_SETTINGS_CODE_FIRMWARE_VERSION, newVersion);
 80022ee:	203e      	movs	r0, #62	@ 0x3e
 80022f0:	f7ff fb3c 	bl	800196c <FAC_eeprom_store_value>
	/* FIRMWARE VERSION UPDATE */
	FAC_settings_STORE_new_firmware_version(FIRMWARE_VERSION_MAJOR, FIRMWARE_VERSION_MINOR, FIRMWARE_VERSION_PATCH);

	/* SETTINGS LOAD */
	FAC_eeprom_init(bootValue);		// set the "first boot" value
 80022f4:	0020      	movs	r0, r4
 80022f6:	f7ff fbdb 	bl	8001ab0 <FAC_eeprom_init>
	if (FAC_eeprom_is_first_time()) {	// if the eeprom doesnt contain any settings yet
 80022fa:	f7ff fbbd 	bl	8001a78 <FAC_eeprom_is_first_time>
 80022fe:	2800      	cmp	r0, #0
 8002300:	d024      	beq.n	800234c <FAC_settings_init+0x70>
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002302:	2400      	movs	r4, #0
 8002304:	4d2a      	ldr	r5, [pc, #168]	@ (80023b0 <FAC_settings_init+0xd4>)
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 8002306:	8829      	ldrh	r1, [r5, #0]
 8002308:	b2e0      	uxtb	r0, r4
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 800230a:	3401      	adds	r4, #1
		FAC_eeprom_store_value(i, FAC_settings_GET_value(i));
 800230c:	f7ff fb2e 	bl	800196c <FAC_eeprom_store_value>
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 8002310:	3508      	adds	r5, #8
 8002312:	2c3f      	cmp	r4, #63	@ 0x3f
 8002314:	d1f7      	bne.n	8002306 <FAC_settings_init+0x2a>
 8002316:	4d27      	ldr	r5, [pc, #156]	@ (80023b4 <FAC_settings_init+0xd8>)
 8002318:	3c35      	subs	r4, #53	@ 0x35
		// STORE TO THE DEFAULT SETTINGS TO THE EEPROM
		FAC_settings_STORE_ALL_to_eeprom();
		/* A LOTS OF BLINK TO INDICARTE AN MASSIVE EEPROM WRITE */
		for (int i = 0; i < 10; i++) {
			HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms) LONG TO MAKE
 800231a:	0028      	movs	r0, r5
 800231c:	f002 fcf8 	bl	8004d10 <HAL_IWDG_Refresh>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002320:	2180      	movs	r1, #128	@ 0x80
 8002322:	4825      	ldr	r0, [pc, #148]	@ (80023b8 <FAC_settings_init+0xdc>)
 8002324:	01c9      	lsls	r1, r1, #7
 8002326:	f001 fed1 	bl	80040cc <HAL_GPIO_TogglePin>
			HAL_Delay(50);
 800232a:	2032      	movs	r0, #50	@ 0x32
 800232c:	f001 f914 	bl	8003558 <HAL_Delay>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002330:	2180      	movs	r1, #128	@ 0x80
 8002332:	4821      	ldr	r0, [pc, #132]	@ (80023b8 <FAC_settings_init+0xdc>)
 8002334:	01c9      	lsls	r1, r1, #7
 8002336:	f001 fec9 	bl	80040cc <HAL_GPIO_TogglePin>
		for (int i = 0; i < 10; i++) {
 800233a:	3c01      	subs	r4, #1
			HAL_Delay(50);
 800233c:	2032      	movs	r0, #50	@ 0x32
 800233e:	f001 f90b 	bl	8003558 <HAL_Delay>
		for (int i = 0; i < 10; i++) {
 8002342:	2c00      	cmp	r4, #0
 8002344:	d1e9      	bne.n	800231a <FAC_settings_init+0x3e>
		}

		FAC_eeprom_WRITE_frist_boot_value_in_eeprom();	// store the new bootValue
 8002346:	f7ff faf5 	bl	8001934 <FAC_eeprom_WRITE_frist_boot_value_in_eeprom>
			HAL_Delay(50);
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
			HAL_Delay(50);
		}
	}
}
 800234a:	bd70      	pop	{r4, r5, r6, pc}
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 800234c:	2500      	movs	r5, #0
 800234e:	4c18      	ldr	r4, [pc, #96]	@ (80023b0 <FAC_settings_init+0xd4>)
		FAC_settings_SET_value(i, FAC_eeprom_read_value(i));
 8002350:	b2e8      	uxtb	r0, r5
 8002352:	f7ff fb61 	bl	8001a18 <FAC_eeprom_read_value>
	if (v < settings[code].min_value)
 8002356:	8862      	ldrh	r2, [r4, #2]
 8002358:	1c13      	adds	r3, r2, #0
 800235a:	4282      	cmp	r2, r0
 800235c:	d200      	bcs.n	8002360 <FAC_settings_init+0x84>
 800235e:	1c03      	adds	r3, r0, #0
	if (v > settings[code].max_value)
 8002360:	88a0      	ldrh	r0, [r4, #4]
 8002362:	b299      	uxth	r1, r3
 8002364:	4281      	cmp	r1, r0
 8002366:	d900      	bls.n	800236a <FAC_settings_init+0x8e>
 8002368:	1c03      	adds	r3, r0, #0
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 800236a:	3501      	adds	r5, #1
	settings[code].value = v;
 800236c:	8023      	strh	r3, [r4, #0]
	for (int i = 0; i < FAC_SETTINGS_CODE_LAST; i++) {
 800236e:	3408      	adds	r4, #8
 8002370:	2d3f      	cmp	r5, #63	@ 0x3f
 8002372:	d1ed      	bne.n	8002350 <FAC_settings_init+0x74>
 8002374:	2403      	movs	r4, #3
 8002376:	4d0f      	ldr	r5, [pc, #60]	@ (80023b4 <FAC_settings_init+0xd8>)
			HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms) LONG TO MAKE
 8002378:	0028      	movs	r0, r5
 800237a:	f002 fcc9 	bl	8004d10 <HAL_IWDG_Refresh>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800237e:	2180      	movs	r1, #128	@ 0x80
 8002380:	480d      	ldr	r0, [pc, #52]	@ (80023b8 <FAC_settings_init+0xdc>)
 8002382:	01c9      	lsls	r1, r1, #7
 8002384:	f001 fea2 	bl	80040cc <HAL_GPIO_TogglePin>
			HAL_Delay(50);
 8002388:	2032      	movs	r0, #50	@ 0x32
 800238a:	f001 f8e5 	bl	8003558 <HAL_Delay>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800238e:	2180      	movs	r1, #128	@ 0x80
 8002390:	4809      	ldr	r0, [pc, #36]	@ (80023b8 <FAC_settings_init+0xdc>)
 8002392:	01c9      	lsls	r1, r1, #7
 8002394:	f001 fe9a 	bl	80040cc <HAL_GPIO_TogglePin>
		for (int i = 0; i < 3; i++) {
 8002398:	3c01      	subs	r4, #1
			HAL_Delay(50);
 800239a:	2032      	movs	r0, #50	@ 0x32
 800239c:	f001 f8dc 	bl	8003558 <HAL_Delay>
		for (int i = 0; i < 3; i++) {
 80023a0:	2c00      	cmp	r4, #0
 80023a2:	d1e9      	bne.n	8002378 <FAC_settings_init+0x9c>
 80023a4:	e7d1      	b.n	800234a <FAC_settings_init+0x6e>
 80023a6:	46c0      	nop			@ (mov r8, r8)
 80023a8:	20000000 	.word	0x20000000
 80023ac:	00004e21 	.word	0x00004e21
 80023b0:	20000002 	.word	0x20000002
 80023b4:	20001644 	.word	0x20001644
 80023b8:	48000800 	.word	0x48000800

080023bc <FAC_std_receiver_GET_channel>:

/*
 * @brief calculate the new value of the requested channel
 * @retval return the new channel value if it was correct, otherwise return the old value
 */
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 80023bc:	b570      	push	{r4, r5, r6, lr}
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 80023be:	4d0a      	ldr	r5, [pc, #40]	@ (80023e8 <FAC_std_receiver_GET_channel+0x2c>)
uint16_t FAC_std_receiver_GET_channel(uint8_t chNumber) {
 80023c0:	0004      	movs	r4, r0
	switch (receiver.type) {	// calculate channel / channels according to the type of receiver in use
 80023c2:	7c2b      	ldrb	r3, [r5, #16]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d00a      	beq.n	80023de <FAC_std_receiver_GET_channel+0x22>
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d003      	beq.n	80023d4 <FAC_std_receiver_GET_channel+0x18>
			break;
		case RECEIVER_TYPE_ELRS:

			break;
	}
	return receiver.channels[chNumber - 1];	// - 1 because the array start from 0 and ands at RECEIVER_CHANNLES_NUMBER-1
 80023cc:	3c01      	subs	r4, #1
 80023ce:	0064      	lsls	r4, r4, #1
 80023d0:	5b28      	ldrh	r0, [r5, r4]
}
 80023d2:	bd70      	pop	{r4, r5, r6, pc}
			if (chNumber <= PPM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 80023d4:	2808      	cmp	r0, #8
 80023d6:	d8f9      	bhi.n	80023cc <FAC_std_receiver_GET_channel+0x10>
				FAC_ppm_receiver_calculate_channels_values();
 80023d8:	f7ff fcfc 	bl	8001dd4 <FAC_ppm_receiver_calculate_channels_values>
 80023dc:	e7f6      	b.n	80023cc <FAC_std_receiver_GET_channel+0x10>
			if (chNumber <= PWM_RECEIVER_CHANNELS_NUMBER)// update the channel only if the channel exist on this rx type (else it returns the channel number stored on std_receiver without update)
 80023de:	2804      	cmp	r0, #4
 80023e0:	d8f4      	bhi.n	80023cc <FAC_std_receiver_GET_channel+0x10>
				FAC_pwm_receiver_calculate_channel_value(chNumber);		// calculate the value of the channel requested
 80023e2:	f7ff fe3f 	bl	8002064 <FAC_pwm_receiver_calculate_channel_value>
 80023e6:	e7f1      	b.n	80023cc <FAC_std_receiver_GET_channel+0x10>
 80023e8:	200004a8 	.word	0x200004a8

080023ec <FAC_std_receiver_new_channel_value>:
/**
 * @brief 		Allows the different types of receiver to set the new value of a specific channel
 * @visibility	Everywhere
 * @retval		Return 0 if the new value was inside the range, 1 if it was outside the range so it is resized to max value allowed
 */
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 80023ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023ee:	0004      	movs	r4, r0
 80023f0:	b083      	sub	sp, #12
	uint16_t valueWithDeadzone = FAC_std_receiver_calculate_dead_zone(value, FAC_settings_GET_value(FAC_SETTINGS_CODE_CHANNELS_DEADZONE_PERCENTAGE), chNumber);
 80023f2:	2012      	movs	r0, #18
uint8_t FAC_std_receiver_new_channel_value(uint8_t chNumber, uint16_t value) {
 80023f4:	000d      	movs	r5, r1
	uint16_t valueWithDeadzone = FAC_std_receiver_calculate_dead_zone(value, FAC_settings_GET_value(FAC_SETTINGS_CODE_CHANNELS_DEADZONE_PERCENTAGE), chNumber);
 80023f6:	f7ff fec9 	bl	800218c <FAC_settings_GET_value>
	uint16_t deadzoneValue = ((maxValue - minValue) / 100 / 2) * deadzonePerc; // calculate the deadzone using the precentage argument on the full range
 80023fa:	23ff      	movs	r3, #255	@ 0xff
 80023fc:	4018      	ands	r0, r3
 80023fe:	0083      	lsls	r3, r0, #2
 8002400:	18c0      	adds	r0, r0, r3
 8002402:	0046      	lsls	r6, r0, #1
	if (chNumber != 3) {	// channel 3 always don't have the return spring, so the offset must be only at the extremes
 8002404:	2c03      	cmp	r4, #3
 8002406:	d11e      	bne.n	8002446 <FAC_std_receiver_new_channel_value+0x5a>
	if (value > maxValue)
 8002408:	23fa      	movs	r3, #250	@ 0xfa
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	429d      	cmp	r5, r3
 800240e:	d90a      	bls.n	8002426 <FAC_std_receiver_new_channel_value+0x3a>
	if (temp + (deadzoneValue * 2) >= maxValue)
 8002410:	482d      	ldr	r0, [pc, #180]	@ (80024c8 <FAC_std_receiver_new_channel_value+0xdc>)
	receiver.channels[chNumber - 1] = v;
 8002412:	4a2e      	ldr	r2, [pc, #184]	@ (80024cc <FAC_std_receiver_new_channel_value+0xe0>)
 8002414:	3c01      	subs	r4, #1
 8002416:	0064      	lsls	r4, r4, #1
 8002418:	52a0      	strh	r0, [r4, r2]
	uint16_t valueStored = FAC_std_receiver_SET_channel(chNumber, valueWithDeadzone);
	if (value != valueStored)
 800241a:	1a28      	subs	r0, r5, r0
 800241c:	1e42      	subs	r2, r0, #1
 800241e:	4190      	sbcs	r0, r2
		return 1;	// the value stored was not in the range (value stored do not correspond to "value")
	return 0;
}
 8002420:	b2c0      	uxtb	r0, r0
 8002422:	b003      	add	sp, #12
 8002424:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (temp + (deadzoneValue * 2) >= maxValue)
 8002426:	0071      	lsls	r1, r6, #1
 8002428:	186a      	adds	r2, r5, r1
 800242a:	0028      	movs	r0, r5
 800242c:	429a      	cmp	r2, r3
 800242e:	daef      	bge.n	8002410 <FAC_std_receiver_new_channel_value+0x24>
		temp = 0;	// the value is inside the center deadzone
 8002430:	2700      	movs	r7, #0
	else if (temp >= -deadzoneValue && temp <= deadzoneValue)
 8002432:	42b5      	cmp	r5, r6
 8002434:	dc3c      	bgt.n	80024b0 <FAC_std_receiver_new_channel_value+0xc4>
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 8002436:	22fa      	movs	r2, #250	@ 0xfa
 8002438:	1c3b      	adds	r3, r7, #0
 800243a:	b2bf      	uxth	r7, r7
 800243c:	0092      	lsls	r2, r2, #2
 800243e:	4297      	cmp	r7, r2
 8002440:	d230      	bcs.n	80024a4 <FAC_std_receiver_new_channel_value+0xb8>
 8002442:	b298      	uxth	r0, r3
 8002444:	e7e5      	b.n	8002412 <FAC_std_receiver_new_channel_value+0x26>
		temp = map_int32(temp, 0, RECEIVER_CHANNEL_RESOLUTION, -RECEIVER_CHANNEL_RESOLUTION, RECEIVER_CHANNEL_RESOLUTION); // change the range of the value
 8002446:	27fa      	movs	r7, #250	@ 0xfa
 8002448:	00bf      	lsls	r7, r7, #2
 800244a:	003a      	movs	r2, r7
 800244c:	2100      	movs	r1, #0
 800244e:	4b20      	ldr	r3, [pc, #128]	@ (80024d0 <FAC_std_receiver_new_channel_value+0xe4>)
 8002450:	b228      	sxth	r0, r5
 8002452:	9700      	str	r7, [sp, #0]
 8002454:	f7ff f9ba 	bl	80017cc <map_int32>
	if (value > maxValue)
 8002458:	42bd      	cmp	r5, r7
 800245a:	d816      	bhi.n	800248a <FAC_std_receiver_new_channel_value+0x9e>
	if (temp + (deadzoneValue * 2) >= maxValue)
 800245c:	b200      	sxth	r0, r0
 800245e:	0071      	lsls	r1, r6, #1
 8002460:	1843      	adds	r3, r0, r1
 8002462:	42bb      	cmp	r3, r7
 8002464:	da11      	bge.n	800248a <FAC_std_receiver_new_channel_value+0x9e>
	else if (temp - (deadzoneValue * 2) <= minValue)
 8002466:	4a1b      	ldr	r2, [pc, #108]	@ (80024d4 <FAC_std_receiver_new_channel_value+0xe8>)
 8002468:	1a43      	subs	r3, r0, r1
 800246a:	4293      	cmp	r3, r2
 800246c:	da01      	bge.n	8002472 <FAC_std_receiver_new_channel_value+0x86>
 800246e:	4818      	ldr	r0, [pc, #96]	@ (80024d0 <FAC_std_receiver_new_channel_value+0xe4>)
 8002470:	e00c      	b.n	800248c <FAC_std_receiver_new_channel_value+0xa0>
	else if (temp >= -deadzoneValue && temp <= deadzoneValue)
 8002472:	4272      	negs	r2, r6
 8002474:	4282      	cmp	r2, r0
 8002476:	dd18      	ble.n	80024aa <FAC_std_receiver_new_channel_value+0xbe>
		temp = map_int32(temp, minValue + (deadzoneValue * 2), 0 - deadzoneValue, minValue, 0);
 8002478:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <FAC_std_receiver_new_channel_value+0xe4>)
 800247a:	469c      	mov	ip, r3
 800247c:	2300      	movs	r3, #0
 800247e:	4461      	add	r1, ip
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	4663      	mov	r3, ip
 8002484:	f7ff f9a2 	bl	80017cc <map_int32>
 8002488:	b207      	sxth	r7, r0
	if (temp + (deadzoneValue * 2) >= maxValue)
 800248a:	0038      	movs	r0, r7
		temp = map_int32(temp, -RECEIVER_CHANNEL_RESOLUTION, RECEIVER_CHANNEL_RESOLUTION, 0, RECEIVER_CHANNEL_RESOLUTION);
 800248c:	26fa      	movs	r6, #250	@ 0xfa
 800248e:	00b6      	lsls	r6, r6, #2
 8002490:	2300      	movs	r3, #0
 8002492:	0032      	movs	r2, r6
 8002494:	490e      	ldr	r1, [pc, #56]	@ (80024d0 <FAC_std_receiver_new_channel_value+0xe4>)
 8002496:	9600      	str	r6, [sp, #0]
 8002498:	f7ff f998 	bl	80017cc <map_int32>
	uint16_t valueWithDeadzone = FAC_std_receiver_calculate_dead_zone(value, FAC_settings_GET_value(FAC_SETTINGS_CODE_CHANNELS_DEADZONE_PERCENTAGE), chNumber);
 800249c:	1c03      	adds	r3, r0, #0
	if (v > RECEIVER_CHANNEL_RESOLUTION - 1) {	// -1 because number 0 is considered so 1000 step means 0 to 999
 800249e:	b280      	uxth	r0, r0
 80024a0:	42b0      	cmp	r0, r6
 80024a2:	d3ce      	bcc.n	8002442 <FAC_std_receiver_new_channel_value+0x56>
 80024a4:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <FAC_std_receiver_new_channel_value+0xdc>)
 80024a6:	b298      	uxth	r0, r3
 80024a8:	e7b3      	b.n	8002412 <FAC_std_receiver_new_channel_value+0x26>
		temp = 0;	// the value is inside the center deadzone
 80024aa:	2700      	movs	r7, #0
	else if (temp >= -deadzoneValue && temp <= deadzoneValue)
 80024ac:	42b0      	cmp	r0, r6
 80024ae:	ddec      	ble.n	800248a <FAC_std_receiver_new_channel_value+0x9e>
		temp = map_int32(temp, 0 + deadzoneValue, maxValue - (deadzoneValue * 2), 0, maxValue);
 80024b0:	23fa      	movs	r3, #250	@ 0xfa
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	1a5a      	subs	r2, r3, r1
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	0031      	movs	r1, r6
 80024ba:	2300      	movs	r3, #0
 80024bc:	f7ff f986 	bl	80017cc <map_int32>
 80024c0:	b207      	sxth	r7, r0
	if (chNumber != 3) {
 80024c2:	2c03      	cmp	r4, #3
 80024c4:	d0b7      	beq.n	8002436 <FAC_std_receiver_new_channel_value+0x4a>
 80024c6:	e7e0      	b.n	800248a <FAC_std_receiver_new_channel_value+0x9e>
 80024c8:	000003e7 	.word	0x000003e7
 80024cc:	200004a8 	.word	0x200004a8
 80024d0:	fffffc18 	.word	0xfffffc18
 80024d4:	fffffc19 	.word	0xfffffc19

080024d8 <HAL_GPIO_EXTI_Callback>:
 * @visibility	Everywhere
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
	/* check the edge that triggered the interrupt */
	GPIO_PinState edge;
	switch (GPIO_Pin) {
 80024d8:	2380      	movs	r3, #128	@ 0x80
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80024da:	b510      	push	{r4, lr}
		case CH4_Pin:	// the only pin with port A
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
			break;
		default:	// other pins has port B
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 80024dc:	0001      	movs	r1, r0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80024de:	0004      	movs	r4, r0
	switch (GPIO_Pin) {
 80024e0:	021b      	lsls	r3, r3, #8
 80024e2:	4298      	cmp	r0, r3
 80024e4:	d00d      	beq.n	8002502 <HAL_GPIO_EXTI_Callback+0x2a>
			edge = HAL_GPIO_ReadPin(GPIOB, GPIO_Pin);
 80024e6:	480d      	ldr	r0, [pc, #52]	@ (800251c <HAL_GPIO_EXTI_Callback+0x44>)
 80024e8:	f001 fde4 	bl	80040b4 <HAL_GPIO_ReadPin>
			break;
	}

	switch (receiver.type) {
 80024ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002520 <HAL_GPIO_EXTI_Callback+0x48>)
 80024ee:	7c12      	ldrb	r2, [r2, #16]
 80024f0:	2a00      	cmp	r2, #0
 80024f2:	d00e      	beq.n	8002512 <HAL_GPIO_EXTI_Callback+0x3a>
 80024f4:	2a01      	cmp	r2, #1
 80024f6:	d10f      	bne.n	8002518 <HAL_GPIO_EXTI_Callback+0x40>
		case RECEIVER_TYPE_PWM:
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
			break;
		case RECEIVER_TYPE_PPM:
			if (GPIO_Pin == CH1_Pin)	// only on ch1 arrives ppm signal from FS2A receiver
 80024f8:	2c20      	cmp	r4, #32
 80024fa:	d10d      	bne.n	8002518 <HAL_GPIO_EXTI_Callback+0x40>
				FAC_ppm_receiver_Callback(edge);
 80024fc:	f7ff fc42 	bl	8001d84 <FAC_ppm_receiver_Callback>
			break;
			// NOT USED FOR NRF24 AND ELRS BECAUSE THEY USE A SERIA CONNECTION TO COMUNICATE
	}
}
 8002500:	e00a      	b.n	8002518 <HAL_GPIO_EXTI_Callback+0x40>
			edge = HAL_GPIO_ReadPin(CH4_GPIO_Port, CH4_Pin);
 8002502:	2090      	movs	r0, #144	@ 0x90
 8002504:	05c0      	lsls	r0, r0, #23
 8002506:	f001 fdd5 	bl	80040b4 <HAL_GPIO_ReadPin>
	switch (receiver.type) {
 800250a:	4b05      	ldr	r3, [pc, #20]	@ (8002520 <HAL_GPIO_EXTI_Callback+0x48>)
 800250c:	7c1b      	ldrb	r3, [r3, #16]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d102      	bne.n	8002518 <HAL_GPIO_EXTI_Callback+0x40>
			FAC_pwm_receiver_Callback(edge, GPIO_Pin);
 8002512:	0021      	movs	r1, r4
 8002514:	f7ff fd6e 	bl	8001ff4 <FAC_pwm_receiver_Callback>
}
 8002518:	bd10      	pop	{r4, pc}
 800251a:	46c0      	nop			@ (mov r8, r8)
 800251c:	48000400 	.word	0x48000400
 8002520:	200004a8 	.word	0x200004a8

08002524 <FAC_functions_init>:
/*
 * @brief		Initialize the special functions struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output)
 */
void FAC_functions_init() {
 8002524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002526:	4c0b      	ldr	r4, [pc, #44]	@ (8002554 <FAC_functions_init+0x30>)
 8002528:	46c6      	mov	lr, r8
 800252a:	0025      	movs	r5, r4
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
		FAC_functions_SET_input_channels(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_SPECIAL_FUNCTION1_INPUT_CHANNEL + i));
 800252c:	2725      	movs	r7, #37	@ 0x25
 800252e:	3514      	adds	r5, #20
 8002530:	46a8      	mov	r8, r5
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 8002532:	2600      	movs	r6, #0
void FAC_functions_init() {
 8002534:	b500      	push	{lr}
		FAC_functions_SET_input_channels(i, FAC_settings_GET_value(FAC_SETTINGS_CODE_SPECIAL_FUNCTION1_INPUT_CHANNEL + i));
 8002536:	1b3f      	subs	r7, r7, r4
 8002538:	1938      	adds	r0, r7, r4
 800253a:	b2c0      	uxtb	r0, r0
 800253c:	f7ff fe26 	bl	800218c <FAC_settings_GET_value>
 8002540:	7020      	strb	r0, [r4, #0]
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002542:	3401      	adds	r4, #1
	sFunctions.special_functions_inputs[functionNumber] = inputValue;
 8002544:	602e      	str	r6, [r5, #0]
	sFunctions.special_functions_outouts[functionNumber] = outputValue;
 8002546:	652e      	str	r6, [r5, #80]	@ 0x50
	for (int i = 0; i < SPECIAL_FUNCITONS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002548:	3504      	adds	r5, #4
 800254a:	4544      	cmp	r4, r8
 800254c:	d1f4      	bne.n	8002538 <FAC_functions_init+0x14>
		FAC_functions_SET_input(i, 0.0f);
		FAC_functions_SET_output(i, 0.0f);
	}
}
 800254e:	bc80      	pop	{r7}
 8002550:	46b8      	mov	r8, r7
 8002552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002554:	200004bc 	.word	0x200004bc

08002558 <FAC_mixes_init>:
/*
 * @brief		Initialize the mixes struct
 * @IMPORTANT	!! BEFORE CALLING THIS FUNCTION MAKE SECURE TO LOAD SETTINGS FROM EEPROM !!
 * @note		initialized to zero (all disabled all mix input and output) get the channels of all inputs
 */
void FAC_mixes_init() {
 8002558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800255a:	46ce      	mov	lr, r9
 800255c:	4647      	mov	r7, r8
	FAC_mixes_SET_current_mix(
			FAC_settings_GET_value(FAC_SETTINGS_CODE_ACTIVE_MIX));// get the active mix from the settings
 800255e:	2014      	movs	r0, #20
void FAC_mixes_init() {
 8002560:	b580      	push	{r7, lr}
			FAC_settings_GET_value(FAC_SETTINGS_CODE_ACTIVE_MIX));// get the active mix from the settings
 8002562:	f7ff fe13 	bl	800218c <FAC_settings_GET_value>
	mixes.mix_input_reversed[inputNumber] = isReversed;
 8002566:	232c      	movs	r3, #44	@ 0x2c
 8002568:	4699      	mov	r9, r3
				FAC_settings_GET_value(
						FAC_SETTINGS_CODE_MIX_INPUT1_CHANNEL + i));	// take from settings the inputvalues
		FAC_mixes_SET_input_reversed(i,
				FAC_settings_GET_value(
						FAC_SETTINGS_CODE_MIX_INPUT1_REVERSED + i));
		mixes.mix_input[i] = 0.0f;
 800256a:	2300      	movs	r3, #0
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 800256c:	2500      	movs	r5, #0
		mixes.mix_input[i] = 0.0f;
 800256e:	4698      	mov	r8, r3
	mixes.current_mix = currentMix;
 8002570:	4e10      	ldr	r6, [pc, #64]	@ (80025b4 <FAC_mixes_init+0x5c>)
 8002572:	7030      	strb	r0, [r6, #0]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002574:	1c77      	adds	r7, r6, #1
	mixes.mix_input_reversed[inputNumber] = isReversed;
 8002576:	44b1      	add	r9, r6
		FAC_mixes_SET_input_channel_number(i,
 8002578:	b2ec      	uxtb	r4, r5
				FAC_settings_GET_value(
 800257a:	0020      	movs	r0, r4
 800257c:	3015      	adds	r0, #21
 800257e:	b2c0      	uxtb	r0, r0
 8002580:	f7ff fe04 	bl	800218c <FAC_settings_GET_value>
				FAC_settings_GET_value(
 8002584:	341d      	adds	r4, #29
		FAC_mixes_SET_input_channel_number(i,
 8002586:	5578      	strb	r0, [r7, r5]
				FAC_settings_GET_value(
 8002588:	b2e0      	uxtb	r0, r4
 800258a:	f7ff fdff 	bl	800218c <FAC_settings_GET_value>
		FAC_mixes_SET_input_reversed(i,
 800258e:	464b      	mov	r3, r9
 8002590:	5558      	strb	r0, [r3, r5]
		mixes.mix_input[i] = 0.0f;
 8002592:	4643      	mov	r3, r8
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002594:	3501      	adds	r5, #1
		mixes.mix_input[i] = 0.0f;
 8002596:	60f3      	str	r3, [r6, #12]
	for (int i = 0; i < MIXES_MAX_INPUTS_NUMBER; i++) {	// set all input channels to zero (no input selected)
 8002598:	3604      	adds	r6, #4
 800259a:	2d08      	cmp	r5, #8
 800259c:	d1ec      	bne.n	8002578 <FAC_mixes_init+0x20>
	}

	for (int i = 0; i < MIXES_MAX_OUTPUTS_NUMBER; i++) {// set all output to 0 and set them to non reversed
		mixes.mix_output[i] = 0;
 800259e:	0038      	movs	r0, r7
 80025a0:	2228      	movs	r2, #40	@ 0x28
 80025a2:	2100      	movs	r1, #0
 80025a4:	3033      	adds	r0, #51	@ 0x33
 80025a6:	f006 fdf9 	bl	800919c <memset>
	}
}
 80025aa:	bcc0      	pop	{r6, r7}
 80025ac:	46b9      	mov	r9, r7
 80025ae:	46b0      	mov	r8, r6
 80025b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025b2:	46c0      	nop			@ (mov r8, r8)
 80025b4:	20000570 	.word	0x20000570

080025b8 <FAC_DMA_pwm_change_freq>:
 * @brief	Change the frequency of the DMA pwm generator
 * @note 	can be useful in case of tone change or simply motor drive frequency change
 */
void FAC_DMA_pwm_change_freq(uint16_t freq) {
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025b8:	0141      	lsls	r1, r0, #5
 80025ba:	1a09      	subs	r1, r1, r0
void FAC_DMA_pwm_change_freq(uint16_t freq) {
 80025bc:	b570      	push	{r4, r5, r6, lr}
	htim1.Init.Period = TIMER_FREQ - 1;
 80025be:	4b08      	ldr	r3, [pc, #32]	@ (80025e0 <FAC_DMA_pwm_change_freq+0x28>)
 80025c0:	4c08      	ldr	r4, [pc, #32]	@ (80025e4 <FAC_DMA_pwm_change_freq+0x2c>)
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025c2:	0089      	lsls	r1, r1, #2
 80025c4:	1809      	adds	r1, r1, r0
	htim1.Init.Period = TIMER_FREQ - 1;
 80025c6:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025c8:	00c9      	lsls	r1, r1, #3
 80025ca:	4807      	ldr	r0, [pc, #28]	@ (80025e8 <FAC_DMA_pwm_change_freq+0x30>)
 80025cc:	f7fd fe2e 	bl	800022c <__divsi3>
 80025d0:	6825      	ldr	r5, [r4, #0]
 80025d2:	3801      	subs	r0, #1
 80025d4:	62e8      	str	r0, [r5, #44]	@ 0x2c
	HAL_TIM_Base_Start(&htim1);
 80025d6:	0020      	movs	r0, r4
 80025d8:	f004 f9b0 	bl	800693c <HAL_TIM_Base_Start>
}
 80025dc:	bd70      	pop	{r4, r5, r6, pc}
 80025de:	46c0      	nop			@ (mov r8, r8)
 80025e0:	02dc6bff 	.word	0x02dc6bff
 80025e4:	2000178c 	.word	0x2000178c
 80025e8:	02dc6c00 	.word	0x02dc6c00

080025ec <initDMApwm>:

void initDMApwm(uint16_t freq) {
	// set the frequency
	htim1.Init.Period = TIMER_FREQ - 1;
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025ec:	0141      	lsls	r1, r0, #5
 80025ee:	1a09      	subs	r1, r1, r0
void initDMApwm(uint16_t freq) {
 80025f0:	b570      	push	{r4, r5, r6, lr}
	htim1.Init.Period = TIMER_FREQ - 1;
 80025f2:	4b12      	ldr	r3, [pc, #72]	@ (800263c <initDMApwm+0x50>)
 80025f4:	4c12      	ldr	r4, [pc, #72]	@ (8002640 <initDMApwm+0x54>)
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025f6:	0089      	lsls	r1, r1, #2
 80025f8:	1809      	adds	r1, r1, r0
	htim1.Init.Period = TIMER_FREQ - 1;
 80025fa:	60e3      	str	r3, [r4, #12]
	htim1.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * freq)) - 1;
 80025fc:	00c9      	lsls	r1, r1, #3
 80025fe:	4811      	ldr	r0, [pc, #68]	@ (8002644 <initDMApwm+0x58>)
 8002600:	f7fd fe14 	bl	800022c <__divsi3>
 8002604:	6825      	ldr	r5, [r4, #0]
 8002606:	3801      	subs	r0, #1
 8002608:	62e8      	str	r0, [r5, #44]	@ 0x2c
//	htim2.Init.Period = TIMER_FREQ - 1;
//	htim2.Instance->ARR = (TIMER_FREQ / (PWM_STEPS * PWM_FREQ)) - 1;
	// start timers
	HAL_TIM_Base_Start(&htim1);
 800260a:	0020      	movs	r0, r4
 800260c:	f004 f996 	bl	800693c <HAL_TIM_Base_Start>
//	HAL_TIM_Base_Start(&htim2);

	// configure DMAs
	HAL_DMA_Start(&hdma_tim1_up, (uint32_t) &(dataA[0]), (uint32_t) &(GPIOA->BSRR), sizeof(dataA) / sizeof(dataA[0]));
 8002610:	23fa      	movs	r3, #250	@ 0xfa
 8002612:	4d0d      	ldr	r5, [pc, #52]	@ (8002648 <initDMApwm+0x5c>)
 8002614:	4a0d      	ldr	r2, [pc, #52]	@ (800264c <initDMApwm+0x60>)
 8002616:	0029      	movs	r1, r5
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	480d      	ldr	r0, [pc, #52]	@ (8002650 <initDMApwm+0x64>)
 800261c:	f001 fab8 	bl	8003b90 <HAL_DMA_Start>
//	HAL_DMA_Start(&hdma_tim2_up, (uint32_t) &(dataB[0]), (uint32_t) &(GPIOB->BSRR), sizeof(dataB) / sizeof(dataB[0]));

	// starts DMAs
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 8002620:	2380      	movs	r3, #128	@ 0x80
 8002622:	6822      	ldr	r2, [r4, #0]
 8002624:	005b      	lsls	r3, r3, #1
 8002626:	68d1      	ldr	r1, [r2, #12]
		softpwmbuffer[i] = 0;
 8002628:	0028      	movs	r0, r5
	__HAL_TIM_ENABLE_DMA(&htim1, TIM_DMA_UPDATE);
 800262a:	430b      	orrs	r3, r1
 800262c:	60d3      	str	r3, [r2, #12]
		softpwmbuffer[i] = 0;
 800262e:	22fa      	movs	r2, #250	@ 0xfa
 8002630:	2100      	movs	r1, #0
 8002632:	0112      	lsls	r2, r2, #4
 8002634:	f006 fdb2 	bl	800919c <memset>
//	__HAL_TIM_ENABLE_DMA(&htim2, TIM_DMA_UPDATE);

	// set the PWMs to 0
	zeroSoftPWM(dataA);
//	zeroSoftPWM(dataB);
}
 8002638:	bd70      	pop	{r4, r5, r6, pc}
 800263a:	46c0      	nop			@ (mov r8, r8)
 800263c:	02dc6bff 	.word	0x02dc6bff
 8002640:	2000178c 	.word	0x2000178c
 8002644:	02dc6c00 	.word	0x02dc6c00
 8002648:	200005cc 	.word	0x200005cc
 800264c:	48000018 	.word	0x48000018
 8002650:	200016b8 	.word	0x200016b8

08002654 <setDMApwmDuty>:

uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 8002654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002656:	46c6      	mov	lr, r8
	uint8_t r = 0;
	if (port == GPIOA) {
 8002658:	2490      	movs	r4, #144	@ 0x90
	uint8_t r = 0;
 800265a:	2300      	movs	r3, #0
uint8_t setDMApwmDuty(GPIO_TypeDef *port, uint16_t pin, uint16_t duty) {
 800265c:	b500      	push	{lr}
	if (port == GPIOA) {
 800265e:	05e4      	lsls	r4, r4, #23
 8002660:	42a0      	cmp	r0, r4
 8002662:	d003      	beq.n	800266c <setDMApwmDuty+0x18>
//	if (port == GPIOB) {
//		setSoftPWM(pin, duty, (uint32_t*) &dataB);
//		r = 1;
//	}
	return r;	// 1 = ok, 0 = no compatible port found
}
 8002664:	0018      	movs	r0, r3
 8002666:	bc80      	pop	{r7}
 8002668:	46b8      	mov	r8, r7
 800266a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 800266c:	040e      	lsls	r6, r1, #16
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 800266e:	43f3      	mvns	r3, r6
 8002670:	469c      	mov	ip, r3
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002672:	43cb      	mvns	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 8002674:	25fa      	movs	r5, #250	@ 0xfa
 8002676:	2000      	movs	r0, #0
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002678:	4698      	mov	r8, r3
 800267a:	4c0b      	ldr	r4, [pc, #44]	@ (80026a8 <setDMApwmDuty+0x54>)
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800267c:	00ad      	lsls	r5, r5, #2
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 800267e:	6823      	ldr	r3, [r4, #0]
		if (i < duty) { //set pin
 8002680:	4282      	cmp	r2, r0
 8002682:	d908      	bls.n	8002696 <setDMApwmDuty+0x42>
			softpwmbuffer[i] &= (uint32_t) ~(pin << 16);
 8002684:	4667      	mov	r7, ip
 8002686:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin;
 8002688:	430b      	orrs	r3, r1
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800268a:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 800268c:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800268e:	42a8      	cmp	r0, r5
 8002690:	d1f5      	bne.n	800267e <setDMApwmDuty+0x2a>
		r = 1;
 8002692:	2301      	movs	r3, #1
 8002694:	e7e6      	b.n	8002664 <setDMApwmDuty+0x10>
			softpwmbuffer[i] &= (uint32_t) ~(pin);
 8002696:	4647      	mov	r7, r8
 8002698:	403b      	ands	r3, r7
			softpwmbuffer[i] |= (uint32_t) pin << 16;
 800269a:	4333      	orrs	r3, r6
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 800269c:	3001      	adds	r0, #1
			softpwmbuffer[i] |= (uint32_t) pin;
 800269e:	c408      	stmia	r4!, {r3}
	for (uint32_t i = 0; i < PWM_STEPS; ++i) {
 80026a0:	42a8      	cmp	r0, r5
 80026a2:	d1ec      	bne.n	800267e <setDMApwmDuty+0x2a>
		r = 1;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e7dd      	b.n	8002664 <setDMApwmDuty+0x10>
 80026a8:	200005cc 	.word	0x200005cc

080026ac <LSM6DS3_init>:
/*
 * @brief	Initialize the basic sensor
 * @note	try to communicate with him and reading a register
 *
 */
HAL_StatusTypeDef LSM6DS3_init(LSM6DS3 *LSM6DS3object, I2C_HandleTypeDef *hi2c) {
 80026ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026ae:	000d      	movs	r5, r1
 80026b0:	0004      	movs	r4, r0
 80026b2:	b087      	sub	sp, #28
	HAL_Delay(15);	// wait 15ms to be sure that the sensor is fully on
 80026b4:	200f      	movs	r0, #15
 80026b6:	f000 ff4f 	bl	8003558 <HAL_Delay>
	LSM6DS3object->i2c = hi2c;
	HAL_I2C_Init(LSM6DS3object->i2c);
 80026ba:	0028      	movs	r0, r5
	LSM6DS3object->i2c = hi2c;
 80026bc:	6025      	str	r5, [r4, #0]
	uint8_t data = 0;
 80026be:	2517      	movs	r5, #23
	HAL_I2C_Init(LSM6DS3object->i2c);
 80026c0:	f002 f848 	bl	8004754 <HAL_I2C_Init>
	uint8_t data = 0;
 80026c4:	2600      	movs	r6, #0
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 80026c6:	2301      	movs	r3, #1
 80026c8:	2764      	movs	r7, #100	@ 0x64
	uint8_t data = 0;
 80026ca:	446d      	add	r5, sp
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 80026cc:	6820      	ldr	r0, [r4, #0]
	uint8_t data = 0;
 80026ce:	702e      	strb	r6, [r5, #0]
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 80026d0:	220f      	movs	r2, #15
 80026d2:	9301      	str	r3, [sp, #4]
 80026d4:	21d4      	movs	r1, #212	@ 0xd4
 80026d6:	9702      	str	r7, [sp, #8]
 80026d8:	9500      	str	r5, [sp, #0]
 80026da:	f002 f993 	bl	8004a04 <HAL_I2C_Mem_Read>
	return data;
 80026de:	782b      	ldrb	r3, [r5, #0]
	uint8_t data = read_single_register(LSM6DS3object, WHO_AM_I);
	if (data != WHO_AM_I_VALUE) {
		return HAL_ERROR;	// not the correct device responded to the i2c interface
 80026e0:	2001      	movs	r0, #1
	if (data != WHO_AM_I_VALUE) {
 80026e2:	2b69      	cmp	r3, #105	@ 0x69
 80026e4:	d001      	beq.n	80026ea <LSM6DS3_init+0x3e>
	uint8_t settings = 0b01000100;
	write_register(LSM6DS3object, CTRL3_C, settings);
	for (int i = 0; i < 3; i++)
		LSM6DS3object->gyro_offsets[i] = 0;
	return HAL_OK;	// initialization completed
}
 80026e6:	b007      	add	sp, #28
 80026e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	write_register(LSM6DS3object, CTRL3_C, settings);
 80026ea:	3b25      	subs	r3, #37	@ 0x25
 80026ec:	702b      	strb	r3, [r5, #0]
	return HAL_I2C_Mem_Write(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 80026ee:	6823      	ldr	r3, [r4, #0]
 80026f0:	2212      	movs	r2, #18
 80026f2:	469c      	mov	ip, r3
 80026f4:	9001      	str	r0, [sp, #4]
 80026f6:	2301      	movs	r3, #1
 80026f8:	21d4      	movs	r1, #212	@ 0xd4
 80026fa:	4660      	mov	r0, ip
 80026fc:	9702      	str	r7, [sp, #8]
 80026fe:	9500      	str	r5, [sp, #0]
 8002700:	f002 f888 	bl	8004814 <HAL_I2C_Mem_Write>
	return HAL_OK;	// initialization completed
 8002704:	2000      	movs	r0, #0
		LSM6DS3object->gyro_offsets[i] = 0;
 8002706:	61e6      	str	r6, [r4, #28]
 8002708:	8426      	strh	r6, [r4, #32]
	for (int i = 0; i < 3; i++)
 800270a:	e7ec      	b.n	80026e6 <LSM6DS3_init+0x3a>

0800270c <LSM6DS3_init_accel>:

HAL_StatusTypeDef LSM6DS3_init_accel(LSM6DS3 *LSM6DS3object) {
	HAL_StatusTypeDef stat;
	// init freq and scale accel
	uint8_t settings = 0b01100100;	// 0110 (416Hz), 01 (+-16g), 00 (100Hz bandwidth)
	stat = write_register(LSM6DS3object, CTRL1_XL, settings);
 800270c:	2317      	movs	r3, #23
 800270e:	2264      	movs	r2, #100	@ 0x64
HAL_StatusTypeDef LSM6DS3_init_accel(LSM6DS3 *LSM6DS3object) {
 8002710:	b510      	push	{r4, lr}
 8002712:	b086      	sub	sp, #24
 8002714:	446b      	add	r3, sp
 8002716:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 8002718:	6800      	ldr	r0, [r0, #0]
 800271a:	9202      	str	r2, [sp, #8]
 800271c:	3a63      	subs	r2, #99	@ 0x63
 800271e:	21d4      	movs	r1, #212	@ 0xd4
 8002720:	9201      	str	r2, [sp, #4]
 8002722:	9300      	str	r3, [sp, #0]
 8002724:	320f      	adds	r2, #15
 8002726:	2301      	movs	r3, #1
 8002728:	f002 f874 	bl	8004814 <HAL_I2C_Mem_Write>
 800272c:	0004      	movs	r4, r0
	HAL_Delay(20);
 800272e:	2014      	movs	r0, #20
 8002730:	f000 ff12 	bl	8003558 <HAL_Delay>
	return stat;
}
 8002734:	0020      	movs	r0, r4
 8002736:	b006      	add	sp, #24
 8002738:	bd10      	pop	{r4, pc}
 800273a:	46c0      	nop			@ (mov r8, r8)

0800273c <LSM6DS3_init_gyro>:

HAL_StatusTypeDef LSM6DS3_init_gyro(LSM6DS3 *LSM6DS3object) {
	HAL_StatusTypeDef stat;
	// init freq and scale accel
	uint8_t settings = 0b01101100;	// 0110 (416Hz), 11 (+-2000dps), 00 (not applicable)
	stat = write_register(LSM6DS3object, CTRL2_G, settings);
 800273c:	2317      	movs	r3, #23
 800273e:	226c      	movs	r2, #108	@ 0x6c
HAL_StatusTypeDef LSM6DS3_init_gyro(LSM6DS3 *LSM6DS3object) {
 8002740:	b510      	push	{r4, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	446b      	add	r3, sp
 8002746:	701a      	strb	r2, [r3, #0]
	return HAL_I2C_Mem_Write(LSM6DS3object->i2c, DevAddress, regAddress, 1, &data, 1, TIMEOUT_I2C);
 8002748:	3a08      	subs	r2, #8
 800274a:	6800      	ldr	r0, [r0, #0]
 800274c:	9202      	str	r2, [sp, #8]
 800274e:	3a63      	subs	r2, #99	@ 0x63
 8002750:	21d4      	movs	r1, #212	@ 0xd4
 8002752:	9201      	str	r2, [sp, #4]
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	3210      	adds	r2, #16
 8002758:	2301      	movs	r3, #1
 800275a:	f002 f85b 	bl	8004814 <HAL_I2C_Mem_Write>
 800275e:	0004      	movs	r4, r0
	HAL_Delay(20);
 8002760:	2014      	movs	r0, #20
 8002762:	f000 fef9 	bl	8003558 <HAL_Delay>
	return stat;
}
 8002766:	0020      	movs	r0, r4
 8002768:	b006      	add	sp, #24
 800276a:	bd10      	pop	{r4, pc}

0800276c <LSM6DS3_update_accelerometer_single_value>:
void LSM6DS3_update_accelerometer_all_values(LSM6DS3 *LSM6DS3object) {
	for (int i = 0; i < 3; i++)
		LSM6DS3_update_accelerometer_single_value(LSM6DS3object, i);
}

void LSM6DS3_update_accelerometer_single_value(LSM6DS3 *LSM6DS3object, uint8_t axis) {
 800276c:	b530      	push	{r4, r5, lr}
 800276e:	0004      	movs	r4, r0
 8002770:	b087      	sub	sp, #28
	int16_t axis_xl = 0;
	switch (axis) {
 8002772:	2901      	cmp	r1, #1
 8002774:	d033      	beq.n	80027de <LSM6DS3_update_accelerometer_single_value+0x72>
 8002776:	2902      	cmp	r1, #2
 8002778:	d01a      	beq.n	80027b0 <LSM6DS3_update_accelerometer_single_value+0x44>
 800277a:	2900      	cmp	r1, #0
 800277c:	d116      	bne.n	80027ac <LSM6DS3_update_accelerometer_single_value+0x40>
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 800277e:	2364      	movs	r3, #100	@ 0x64
 8002780:	6800      	ldr	r0, [r0, #0]
 8002782:	ad05      	add	r5, sp, #20
 8002784:	9302      	str	r3, [sp, #8]
 8002786:	3b62      	subs	r3, #98	@ 0x62
 8002788:	2228      	movs	r2, #40	@ 0x28
 800278a:	31d4      	adds	r1, #212	@ 0xd4
 800278c:	9301      	str	r3, [sp, #4]
 800278e:	9500      	str	r5, [sp, #0]
 8002790:	3b01      	subs	r3, #1
 8002792:	f002 f937 	bl	8004a04 <HAL_I2C_Mem_Read>
	uint16_t returnData = (uint16_t) (data[1] << 8 | data[0]);
 8002796:	2300      	movs	r3, #0
 8002798:	5ee8      	ldrsh	r0, [r5, r3]
		case X_AXIS:
			axis_xl = read_two_consecutive_registers(LSM6DS3object, OUTX_L_XL);
			LSM6DS3object->acc_x = (float) axis_xl * 0.488f / 1000.0f;	// convert the acceleration raw value in g
 800279a:	f7fe fd8d 	bl	80012b8 <__aeabi_i2f>
 800279e:	491c      	ldr	r1, [pc, #112]	@ (8002810 <LSM6DS3_update_accelerometer_single_value+0xa4>)
 80027a0:	f7fe f9ac 	bl	8000afc <__aeabi_fmul>
 80027a4:	491b      	ldr	r1, [pc, #108]	@ (8002814 <LSM6DS3_update_accelerometer_single_value+0xa8>)
 80027a6:	f7fd ffdb 	bl	8000760 <__aeabi_fdiv>
 80027aa:	6060      	str	r0, [r4, #4]
		case Z_AXIS:
			axis_xl = read_two_consecutive_registers(LSM6DS3object, OUTZ_L_XL);
			LSM6DS3object->acc_z = (float) axis_xl * 0.488f / 1000.0f;	// convert the acceleration raw value in g
			break;
	}
}
 80027ac:	b007      	add	sp, #28
 80027ae:	bd30      	pop	{r4, r5, pc}
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 80027b0:	2364      	movs	r3, #100	@ 0x64
 80027b2:	ad05      	add	r5, sp, #20
 80027b4:	222c      	movs	r2, #44	@ 0x2c
 80027b6:	6800      	ldr	r0, [r0, #0]
 80027b8:	9302      	str	r3, [sp, #8]
 80027ba:	9101      	str	r1, [sp, #4]
 80027bc:	3b63      	subs	r3, #99	@ 0x63
 80027be:	21d4      	movs	r1, #212	@ 0xd4
 80027c0:	9500      	str	r5, [sp, #0]
 80027c2:	f002 f91f 	bl	8004a04 <HAL_I2C_Mem_Read>
	uint16_t returnData = (uint16_t) (data[1] << 8 | data[0]);
 80027c6:	2300      	movs	r3, #0
 80027c8:	5ee8      	ldrsh	r0, [r5, r3]
			LSM6DS3object->acc_z = (float) axis_xl * 0.488f / 1000.0f;	// convert the acceleration raw value in g
 80027ca:	f7fe fd75 	bl	80012b8 <__aeabi_i2f>
 80027ce:	4910      	ldr	r1, [pc, #64]	@ (8002810 <LSM6DS3_update_accelerometer_single_value+0xa4>)
 80027d0:	f7fe f994 	bl	8000afc <__aeabi_fmul>
 80027d4:	490f      	ldr	r1, [pc, #60]	@ (8002814 <LSM6DS3_update_accelerometer_single_value+0xa8>)
 80027d6:	f7fd ffc3 	bl	8000760 <__aeabi_fdiv>
 80027da:	60e0      	str	r0, [r4, #12]
}
 80027dc:	e7e6      	b.n	80027ac <LSM6DS3_update_accelerometer_single_value+0x40>
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 80027de:	2364      	movs	r3, #100	@ 0x64
 80027e0:	6800      	ldr	r0, [r0, #0]
 80027e2:	ad05      	add	r5, sp, #20
 80027e4:	9302      	str	r3, [sp, #8]
 80027e6:	3b62      	subs	r3, #98	@ 0x62
 80027e8:	222a      	movs	r2, #42	@ 0x2a
 80027ea:	21d4      	movs	r1, #212	@ 0xd4
 80027ec:	9301      	str	r3, [sp, #4]
 80027ee:	9500      	str	r5, [sp, #0]
 80027f0:	3b01      	subs	r3, #1
 80027f2:	f002 f907 	bl	8004a04 <HAL_I2C_Mem_Read>
	uint16_t returnData = (uint16_t) (data[1] << 8 | data[0]);
 80027f6:	2300      	movs	r3, #0
 80027f8:	5ee8      	ldrsh	r0, [r5, r3]
			LSM6DS3object->acc_y = (float) axis_xl * 0.488f / 1000.0f;	// convert the acceleration raw value in g
 80027fa:	f7fe fd5d 	bl	80012b8 <__aeabi_i2f>
 80027fe:	4904      	ldr	r1, [pc, #16]	@ (8002810 <LSM6DS3_update_accelerometer_single_value+0xa4>)
 8002800:	f7fe f97c 	bl	8000afc <__aeabi_fmul>
 8002804:	4903      	ldr	r1, [pc, #12]	@ (8002814 <LSM6DS3_update_accelerometer_single_value+0xa8>)
 8002806:	f7fd ffab 	bl	8000760 <__aeabi_fdiv>
 800280a:	60a0      	str	r0, [r4, #8]
			break;
 800280c:	e7ce      	b.n	80027ac <LSM6DS3_update_accelerometer_single_value+0x40>
 800280e:	46c0      	nop			@ (mov r8, r8)
 8002810:	3ef9db23 	.word	0x3ef9db23
 8002814:	447a0000 	.word	0x447a0000

08002818 <LSM6DS3_calculate_offset>:
}

/*
 * @brief	Calculate new offset for gyro
 */
void LSM6DS3_calculate_offset(LSM6DS3 *LSM6DS3object) {
 8002818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800281a:	4657      	mov	r7, sl
 800281c:	464e      	mov	r6, r9
 800281e:	46de      	mov	lr, fp
 8002820:	4645      	mov	r5, r8
 8002822:	23c8      	movs	r3, #200	@ 0xc8
 8002824:	b5e0      	push	{r5, r6, r7, lr}
 8002826:	469a      	mov	sl, r3
 8002828:	4b30      	ldr	r3, [pc, #192]	@ (80028ec <LSM6DS3_calculate_offset+0xd4>)
 800282a:	b089      	sub	sp, #36	@ 0x24
 800282c:	9305      	str	r3, [sp, #20]
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 800282e:	2364      	movs	r3, #100	@ 0x64
	int16_t avgOffsetX = 0;
	int16_t avgOffsetY = 0;
	int16_t avgOffsetZ = 0;
 8002830:	2600      	movs	r6, #0
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 8002832:	4699      	mov	r9, r3
 8002834:	3b62      	subs	r3, #98	@ 0x62
void LSM6DS3_calculate_offset(LSM6DS3 *LSM6DS3object) {
 8002836:	4683      	mov	fp, r0
	int16_t avgOffsetY = 0;
 8002838:	2400      	movs	r4, #0
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 800283a:	4698      	mov	r8, r3
 800283c:	af07      	add	r7, sp, #28
 800283e:	9604      	str	r6, [sp, #16]
 8002840:	465b      	mov	r3, fp
 8002842:	6818      	ldr	r0, [r3, #0]
 8002844:	464b      	mov	r3, r9
 8002846:	9302      	str	r3, [sp, #8]
 8002848:	4643      	mov	r3, r8
 800284a:	2222      	movs	r2, #34	@ 0x22
 800284c:	21d4      	movs	r1, #212	@ 0xd4
 800284e:	9301      	str	r3, [sp, #4]
 8002850:	9700      	str	r7, [sp, #0]
 8002852:	2301      	movs	r3, #1
 8002854:	f002 f8d6 	bl	8004a04 <HAL_I2C_Mem_Read>
 8002858:	465b      	mov	r3, fp
 800285a:	6818      	ldr	r0, [r3, #0]
 800285c:	464b      	mov	r3, r9
 800285e:	883d      	ldrh	r5, [r7, #0]
 8002860:	9302      	str	r3, [sp, #8]
 8002862:	4643      	mov	r3, r8
 8002864:	2224      	movs	r2, #36	@ 0x24
 8002866:	21d4      	movs	r1, #212	@ 0xd4
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	9700      	str	r7, [sp, #0]
 800286c:	2301      	movs	r3, #1
 800286e:	f002 f8c9 	bl	8004a04 <HAL_I2C_Mem_Read>
 8002872:	883b      	ldrh	r3, [r7, #0]
 8002874:	21d4      	movs	r1, #212	@ 0xd4
	for (int i = 0; i < 200; i++) {
		avgOffsetX = avgOffsetX + read_two_consecutive_registers(LSM6DS3object, OUTX_L_G);
		avgOffsetY = avgOffsetY + read_two_consecutive_registers(LSM6DS3object, OUTY_L_G);
 8002876:	191c      	adds	r4, r3, r4
	HAL_I2C_Mem_Read(LSM6DS3object->i2c, DevAddress, regfirstAddress, 1, data, 2, TIMEOUT_I2C);
 8002878:	465b      	mov	r3, fp
 800287a:	6818      	ldr	r0, [r3, #0]
 800287c:	464b      	mov	r3, r9
 800287e:	9302      	str	r3, [sp, #8]
 8002880:	4643      	mov	r3, r8
 8002882:	2226      	movs	r2, #38	@ 0x26
 8002884:	9301      	str	r3, [sp, #4]
 8002886:	9700      	str	r7, [sp, #0]
 8002888:	2301      	movs	r3, #1
 800288a:	f002 f8bb 	bl	8004a04 <HAL_I2C_Mem_Read>
		avgOffsetZ = avgOffsetZ + read_two_consecutive_registers(LSM6DS3object, OUTZ_L_G);
 800288e:	9a04      	ldr	r2, [sp, #16]
 8002890:	883b      	ldrh	r3, [r7, #0]
 8002892:	4694      	mov	ip, r2
		avgOffsetY = avgOffsetY + read_two_consecutive_registers(LSM6DS3object, OUTY_L_G);
 8002894:	b224      	sxth	r4, r4
		avgOffsetZ = avgOffsetZ + read_two_consecutive_registers(LSM6DS3object, OUTZ_L_G);
 8002896:	4463      	add	r3, ip
 8002898:	b21b      	sxth	r3, r3
		avgOffsetX = avgOffsetX / 2;
		avgOffsetY = avgOffsetY / 2;
 800289a:	0fe2      	lsrs	r2, r4, #31
 800289c:	1914      	adds	r4, r2, r4
		avgOffsetZ = avgOffsetZ / 2;
 800289e:	0fda      	lsrs	r2, r3, #31
 80028a0:	18d3      	adds	r3, r2, r3
 80028a2:	105b      	asrs	r3, r3, #1
		HAL_Delay(5);
 80028a4:	2005      	movs	r0, #5
		avgOffsetZ = avgOffsetZ / 2;
 80028a6:	9304      	str	r3, [sp, #16]
		HAL_Delay(5);
 80028a8:	f000 fe56 	bl	8003558 <HAL_Delay>
		HAL_IWDG_Refresh(&hiwdg);	// refresh the watchdog	(500ms)
 80028ac:	9805      	ldr	r0, [sp, #20]
 80028ae:	f002 fa2f 	bl	8004d10 <HAL_IWDG_Refresh>
	for (int i = 0; i < 200; i++) {
 80028b2:	2301      	movs	r3, #1
 80028b4:	425b      	negs	r3, r3
 80028b6:	469c      	mov	ip, r3
 80028b8:	44e2      	add	sl, ip
 80028ba:	4653      	mov	r3, sl
		avgOffsetX = avgOffsetX + read_two_consecutive_registers(LSM6DS3object, OUTX_L_G);
 80028bc:	19ad      	adds	r5, r5, r6
 80028be:	b22d      	sxth	r5, r5
		avgOffsetX = avgOffsetX / 2;
 80028c0:	0fee      	lsrs	r6, r5, #31
 80028c2:	1976      	adds	r6, r6, r5
 80028c4:	1076      	asrs	r6, r6, #1
		avgOffsetY = avgOffsetY / 2;
 80028c6:	1064      	asrs	r4, r4, #1
	for (int i = 0; i < 200; i++) {
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d1b9      	bne.n	8002840 <LSM6DS3_calculate_offset+0x28>
	}
	LSM6DS3object->gyro_offsets[0] = -avgOffsetX;
 80028cc:	0035      	movs	r5, r6
 80028ce:	465b      	mov	r3, fp
 80028d0:	9e04      	ldr	r6, [sp, #16]
 80028d2:	426d      	negs	r5, r5
	LSM6DS3object->gyro_offsets[1] = -avgOffsetY;
 80028d4:	4264      	negs	r4, r4
	LSM6DS3object->gyro_offsets[2] = -avgOffsetZ;
 80028d6:	4276      	negs	r6, r6
	LSM6DS3object->gyro_offsets[0] = -avgOffsetX;
 80028d8:	839d      	strh	r5, [r3, #28]
	LSM6DS3object->gyro_offsets[1] = -avgOffsetY;
 80028da:	83dc      	strh	r4, [r3, #30]
	LSM6DS3object->gyro_offsets[2] = -avgOffsetZ;
 80028dc:	841e      	strh	r6, [r3, #32]
}
 80028de:	b009      	add	sp, #36	@ 0x24
 80028e0:	bcf0      	pop	{r4, r5, r6, r7}
 80028e2:	46bb      	mov	fp, r7
 80028e4:	46b2      	mov	sl, r6
 80028e6:	46a9      	mov	r9, r5
 80028e8:	46a0      	mov	r8, r4
 80028ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028ec:	20001644 	.word	0x20001644

080028f0 <MX_ADC_Init>:
ADC_HandleTypeDef hadc;
DMA_HandleTypeDef hdma_adc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80028f0:	b510      	push	{r4, lr}
 80028f2:	b084      	sub	sp, #16

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028f4:	220c      	movs	r2, #12
 80028f6:	2100      	movs	r1, #0
 80028f8:	a801      	add	r0, sp, #4
 80028fa:	f006 fc4f 	bl	800919c <memset>
  hadc.Instance = ADC1;
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80028fe:	2108      	movs	r1, #8
  hadc.Instance = ADC1;
 8002900:	4c1c      	ldr	r4, [pc, #112]	@ (8002974 <MX_ADC_Init+0x84>)
 8002902:	4b1d      	ldr	r3, [pc, #116]	@ (8002978 <MX_ADC_Init+0x88>)
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002904:	6161      	str	r1, [r4, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002906:	2180      	movs	r1, #128	@ 0x80
 8002908:	0249      	lsls	r1, r1, #9
  hadc.Instance = ADC1;
 800290a:	6023      	str	r3, [r4, #0]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800290c:	61a1      	str	r1, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800290e:	2300      	movs	r3, #0
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002910:	21c2      	movs	r1, #194	@ 0xc2
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002912:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002914:	6063      	str	r3, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002916:	60a3      	str	r3, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002918:	60e3      	str	r3, [r4, #12]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800291a:	31ff      	adds	r1, #255	@ 0xff
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800291c:	6223      	str	r3, [r4, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800291e:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002920:	3324      	adds	r3, #36	@ 0x24
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002922:	6122      	str	r2, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002924:	61e1      	str	r1, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 8002926:	54e2      	strb	r2, [r4, r3]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002928:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800292a:	f000 fe81 	bl	8003630 <HAL_ADC_Init>
 800292e:	2800      	cmp	r0, #0
 8002930:	d116      	bne.n	8002960 <MX_ADC_Init+0x70>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002932:	2300      	movs	r3, #0
 8002934:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002936:	2380      	movs	r3, #128	@ 0x80
 8002938:	015b      	lsls	r3, r3, #5
 800293a:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800293c:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800293e:	0020      	movs	r0, r4
 8002940:	a901      	add	r1, sp, #4
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002942:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002944:	f000 ffb4 	bl	80038b0 <HAL_ADC_ConfigChannel>
 8002948:	2800      	cmp	r0, #0
 800294a:	d10f      	bne.n	800296c <MX_ADC_Init+0x7c>
    Error_Handler();
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800294c:	2301      	movs	r3, #1
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800294e:	0020      	movs	r0, r4
 8002950:	a901      	add	r1, sp, #4
  sConfig.Channel = ADC_CHANNEL_1;
 8002952:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002954:	f000 ffac 	bl	80038b0 <HAL_ADC_ConfigChannel>
 8002958:	2800      	cmp	r0, #0
 800295a:	d104      	bne.n	8002966 <MX_ADC_Init+0x76>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800295c:	b004      	add	sp, #16
 800295e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002960:	f000 fa18 	bl	8002d94 <Error_Handler>
 8002964:	e7e5      	b.n	8002932 <MX_ADC_Init+0x42>
    Error_Handler();
 8002966:	f000 fa15 	bl	8002d94 <Error_Handler>
}
 800296a:	e7f7      	b.n	800295c <MX_ADC_Init+0x6c>
    Error_Handler();
 800296c:	f000 fa12 	bl	8002d94 <Error_Handler>
 8002970:	e7ec      	b.n	800294c <MX_ADC_Init+0x5c>
 8002972:	46c0      	nop			@ (mov r8, r8)
 8002974:	200015b0 	.word	0x200015b0
 8002978:	40012400 	.word	0x40012400

0800297c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800297c:	b530      	push	{r4, r5, lr}
 800297e:	0004      	movs	r4, r0
 8002980:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002982:	2214      	movs	r2, #20
 8002984:	2100      	movs	r1, #0
 8002986:	a802      	add	r0, sp, #8
 8002988:	f006 fc08 	bl	800919c <memset>
  if(adcHandle->Instance==ADC1)
 800298c:	4b1e      	ldr	r3, [pc, #120]	@ (8002a08 <HAL_ADC_MspInit+0x8c>)
 800298e:	6822      	ldr	r2, [r4, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d001      	beq.n	8002998 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002994:	b009      	add	sp, #36	@ 0x24
 8002996:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002998:	2180      	movs	r1, #128	@ 0x80
 800299a:	4b1c      	ldr	r3, [pc, #112]	@ (8002a0c <HAL_ADC_MspInit+0x90>)
 800299c:	0089      	lsls	r1, r1, #2
 800299e:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a0:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029a2:	430a      	orrs	r2, r1
 80029a4:	619a      	str	r2, [r3, #24]
 80029a6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029a8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029aa:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ac:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029ae:	9200      	str	r2, [sp, #0]
 80029b0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029b2:	695a      	ldr	r2, [r3, #20]
 80029b4:	0289      	lsls	r1, r1, #10
 80029b6:	430a      	orrs	r2, r1
 80029b8:	615a      	str	r2, [r3, #20]
 80029ba:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80029bc:	2203      	movs	r2, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029be:	400b      	ands	r3, r1
 80029c0:	9301      	str	r3, [sp, #4]
 80029c2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80029c4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c6:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = VBAT_Pin|ADC_AUX_Pin;
 80029c8:	9202      	str	r2, [sp, #8]
 80029ca:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029cc:	f001 f998 	bl	8003d00 <HAL_GPIO_Init>
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80029d0:	2280      	movs	r2, #128	@ 0x80
    hdma_adc.Instance = DMA1_Channel1;
 80029d2:	4d0f      	ldr	r5, [pc, #60]	@ (8002a10 <HAL_ADC_MspInit+0x94>)
 80029d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a14 <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80029d6:	60ea      	str	r2, [r5, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80029d8:	3280      	adds	r2, #128	@ 0x80
 80029da:	612a      	str	r2, [r5, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029dc:	2280      	movs	r2, #128	@ 0x80
 80029de:	00d2      	lsls	r2, r2, #3
    hdma_adc.Instance = DMA1_Channel1;
 80029e0:	602b      	str	r3, [r5, #0]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80029e2:	616a      	str	r2, [r5, #20]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029e4:	2300      	movs	r3, #0
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80029e6:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80029e8:	0028      	movs	r0, r5
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ea:	606b      	str	r3, [r5, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ec:	60ab      	str	r3, [r5, #8]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80029ee:	61aa      	str	r2, [r5, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80029f0:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80029f2:	f001 f899 	bl	8003b28 <HAL_DMA_Init>
 80029f6:	2800      	cmp	r0, #0
 80029f8:	d102      	bne.n	8002a00 <HAL_ADC_MspInit+0x84>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc);
 80029fa:	6325      	str	r5, [r4, #48]	@ 0x30
 80029fc:	626c      	str	r4, [r5, #36]	@ 0x24
}
 80029fe:	e7c9      	b.n	8002994 <HAL_ADC_MspInit+0x18>
      Error_Handler();
 8002a00:	f000 f9c8 	bl	8002d94 <Error_Handler>
 8002a04:	e7f9      	b.n	80029fa <HAL_ADC_MspInit+0x7e>
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	40012400 	.word	0x40012400
 8002a0c:	40021000 	.word	0x40021000
 8002a10:	2000156c 	.word	0x2000156c
 8002a14:	40020008 	.word	0x40020008

08002a18 <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a18:	2301      	movs	r3, #1
{
 8002a1a:	b500      	push	{lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8002a54 <MX_DMA_Init+0x3c>)
{
 8002a1e:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a20:	6951      	ldr	r1, [r2, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a22:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a24:	4319      	orrs	r1, r3
 8002a26:	6151      	str	r1, [r2, #20]
 8002a28:	6952      	ldr	r2, [r2, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a2a:	2100      	movs	r1, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a30:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002a32:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002a34:	f001 f828 	bl	8003a88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002a38:	2009      	movs	r0, #9
 8002a3a:	f001 f84f 	bl	8003adc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2100      	movs	r1, #0
 8002a42:	200b      	movs	r0, #11
 8002a44:	f001 f820 	bl	8003a88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8002a48:	200b      	movs	r0, #11
 8002a4a:	f001 f847 	bl	8003adc <HAL_NVIC_EnableIRQ>

}
 8002a4e:	b003      	add	sp, #12
 8002a50:	bd00      	pop	{pc}
 8002a52:	46c0      	nop			@ (mov r8, r8)
 8002a54:	40021000 	.word	0x40021000

08002a58 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a5a:	46ce      	mov	lr, r9
 8002a5c:	4647      	mov	r7, r8
 8002a5e:	b580      	push	{r7, lr}
 8002a60:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a62:	2214      	movs	r2, #20
 8002a64:	2100      	movs	r1, #0
 8002a66:	a804      	add	r0, sp, #16
 8002a68:	f006 fb98 	bl	800919c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a6c:	2180      	movs	r1, #128	@ 0x80
 8002a6e:	4b46      	ldr	r3, [pc, #280]	@ (8002b88 <MX_GPIO_Init+0x130>)
 8002a70:	0309      	lsls	r1, r1, #12
 8002a72:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002a74:	2480      	movs	r4, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a76:	430a      	orrs	r2, r1
 8002a78:	615a      	str	r2, [r3, #20]
 8002a7a:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin, GPIO_PIN_RESET);
 8002a7c:	4f43      	ldr	r7, [pc, #268]	@ (8002b8c <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a7e:	400a      	ands	r2, r1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a80:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a82:	9200      	str	r2, [sp, #0]
 8002a84:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a86:	695a      	ldr	r2, [r3, #20]
 8002a88:	03c9      	lsls	r1, r1, #15
 8002a8a:	430a      	orrs	r2, r1
 8002a8c:	615a      	str	r2, [r3, #20]
 8002a8e:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002a90:	01e4      	lsls	r4, r4, #7
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a92:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a96:	9201      	str	r2, [sp, #4]
 8002a98:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a9a:	695a      	ldr	r2, [r3, #20]
 8002a9c:	0289      	lsls	r1, r1, #10
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	615a      	str	r2, [r3, #20]
 8002aa2:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002aa4:	2690      	movs	r6, #144	@ 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	400a      	ands	r2, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa8:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aaa:	9202      	str	r2, [sp, #8]
 8002aac:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	02c9      	lsls	r1, r1, #11
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	615a      	str	r2, [r3, #20]
 8002ab6:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002ab8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aba:	400b      	ands	r3, r1
 8002abc:	9303      	str	r3, [sp, #12]
 8002abe:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002ac0:	4b33      	ldr	r3, [pc, #204]	@ (8002b90 <MX_GPIO_Init+0x138>)
 8002ac2:	0021      	movs	r1, r4
 8002ac4:	0018      	movs	r0, r3
 8002ac6:	4699      	mov	r9, r3
 8002ac8:	f001 fafa 	bl	80040c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIGITAL_AUX1_GPIO_Port, DIGITAL_AUX1_Pin, GPIO_PIN_RESET);
 8002acc:	0038      	movs	r0, r7
 8002ace:	2200      	movs	r2, #0
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	f001 faf5 	bl	80040c0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002ad6:	23fe      	movs	r3, #254	@ 0xfe
 8002ad8:	05f6      	lsls	r6, r6, #23
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	0019      	movs	r1, r3
 8002ade:	2200      	movs	r2, #0
 8002ae0:	0030      	movs	r0, r6
 8002ae2:	4698      	mov	r8, r3
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae4:	2501      	movs	r5, #1
  HAL_GPIO_WritePin(GPIOA, M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002ae6:	f001 faeb 	bl	80040c0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_Pin;
 8002aea:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2400      	movs	r4, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002aee:	4648      	mov	r0, r9
 8002af0:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af2:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002af8:	f001 f902 	bl	8003d00 <HAL_GPIO_Init>
  /*Configure GPIO pin : DIGITAL_AUX1_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DIGITAL_AUX1_GPIO_Port, &GPIO_InitStruct);
 8002afc:	0038      	movs	r0, r7
 8002afe:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = DIGITAL_AUX1_Pin;
 8002b00:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b02:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b06:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(DIGITAL_AUX1_GPIO_Port, &GPIO_InitStruct);
 8002b08:	f001 f8fa 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIGITAL_AUX2_Pin */
  GPIO_InitStruct.Pin = DIGITAL_AUX2_Pin;
 8002b0c:	2388      	movs	r3, #136	@ 0x88
 8002b0e:	2202      	movs	r2, #2
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002b10:	0038      	movs	r0, r7
  GPIO_InitStruct.Pin = DIGITAL_AUX2_Pin;
 8002b12:	035b      	lsls	r3, r3, #13
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002b14:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = DIGITAL_AUX2_Pin;
 8002b16:	9204      	str	r2, [sp, #16]
 8002b18:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1a:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(DIGITAL_AUX2_GPIO_Port, &GPIO_InitStruct);
 8002b1c:	f001 f8f0 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_F_Pin M1_B_Pin M2_F_Pin M2_B_Pin
                           M3_F_Pin M3_B_Pin NRF24L01_CE_Pin */
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002b20:	4643      	mov	r3, r8
                          |M3_F_Pin|M3_B_Pin|NRF24L01_CE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	0030      	movs	r0, r6
 8002b24:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = M1_F_Pin|M1_B_Pin|M2_F_Pin|M2_B_Pin
 8002b26:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b28:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2e:	f001 f8e7 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pin : CH4_Pin */
  GPIO_InitStruct.Pin = CH4_Pin;
 8002b32:	2280      	movs	r2, #128	@ 0x80
 8002b34:	23c4      	movs	r3, #196	@ 0xc4
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002b36:	0030      	movs	r0, r6
  GPIO_InitStruct.Pin = CH4_Pin;
 8002b38:	0212      	lsls	r2, r2, #8
 8002b3a:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002b3c:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pin = CH4_Pin;
 8002b3e:	9204      	str	r2, [sp, #16]
 8002b40:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(CH4_GPIO_Port, &GPIO_InitStruct);
 8002b44:	f001 f8dc 	bl	8003d00 <HAL_GPIO_Init>

  /*Configure GPIO pins : CH3_Pin CH2_Pin CH1_Pin */
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8002b48:	23c4      	movs	r3, #196	@ 0xc4
 8002b4a:	2238      	movs	r2, #56	@ 0x38
 8002b4c:	039b      	lsls	r3, r3, #14
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b4e:	a904      	add	r1, sp, #16
 8002b50:	4810      	ldr	r0, [pc, #64]	@ (8002b94 <MX_GPIO_Init+0x13c>)
  GPIO_InitStruct.Pin = CH3_Pin|CH2_Pin|CH1_Pin;
 8002b52:	9204      	str	r2, [sp, #16]
 8002b54:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b58:	f001 f8d2 	bl	8003d00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	2100      	movs	r1, #0
 8002b60:	2006      	movs	r0, #6
 8002b62:	f000 ff91 	bl	8003a88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8002b66:	2006      	movs	r0, #6
 8002b68:	f000 ffb8 	bl	8003adc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	2100      	movs	r1, #0
 8002b70:	2007      	movs	r0, #7
 8002b72:	f000 ff89 	bl	8003a88 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8002b76:	2007      	movs	r0, #7
 8002b78:	f000 ffb0 	bl	8003adc <HAL_NVIC_EnableIRQ>

}
 8002b7c:	b00b      	add	sp, #44	@ 0x2c
 8002b7e:	bcc0      	pop	{r6, r7}
 8002b80:	46b9      	mov	r9, r7
 8002b82:	46b0      	mov	r8, r6
 8002b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b86:	46c0      	nop			@ (mov r8, r8)
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	48001400 	.word	0x48001400
 8002b90:	48000800 	.word	0x48000800
 8002b94:	48000400 	.word	0x48000400

08002b98 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002b98:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002c0c <MX_I2C1_Init+0x74>)
 8002b9c:	4c1c      	ldr	r4, [pc, #112]	@ (8002c10 <MX_I2C1_Init+0x78>)
  hi2c1.Init.Timing = 0x00100001;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b9e:	2201      	movs	r2, #1
  hi2c1.Instance = I2C1;
 8002ba0:	6023      	str	r3, [r4, #0]
  hi2c1.Init.Timing = 0x00100001;
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c14 <MX_I2C1_Init+0x7c>)
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ba4:	0020      	movs	r0, r4
  hi2c1.Init.Timing = 0x00100001;
 8002ba6:	6063      	str	r3, [r4, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002ba8:	2300      	movs	r3, #0
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002baa:	60e2      	str	r2, [r4, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8002bac:	60a3      	str	r3, [r4, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bae:	6123      	str	r3, [r4, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002bb0:	6163      	str	r3, [r4, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bb2:	61a3      	str	r3, [r4, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bb4:	61e3      	str	r3, [r4, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bb6:	6223      	str	r3, [r4, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002bb8:	f001 fdcc 	bl	8004754 <HAL_I2C_Init>
 8002bbc:	2800      	cmp	r0, #0
 8002bbe:	d112      	bne.n	8002be6 <MX_I2C1_Init+0x4e>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bc0:	2100      	movs	r1, #0
 8002bc2:	0020      	movs	r0, r4
 8002bc4:	f002 f81c 	bl	8004c00 <HAL_I2CEx_ConfigAnalogFilter>
 8002bc8:	2800      	cmp	r0, #0
 8002bca:	d114      	bne.n	8002bf6 <MX_I2C1_Init+0x5e>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002bcc:	2100      	movs	r1, #0
 8002bce:	0020      	movs	r0, r4
 8002bd0:	f002 f83c 	bl	8004c4c <HAL_I2CEx_ConfigDigitalFilter>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d116      	bne.n	8002c06 <MX_I2C1_Init+0x6e>
    Error_Handler();
  }

  /** I2C Fast mode Plus enable
  */
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(I2C_FASTMODEPLUS_I2C1);
 8002bd8:	2380      	movs	r3, #128	@ 0x80
 8002bda:	4a0f      	ldr	r2, [pc, #60]	@ (8002c18 <MX_I2C1_Init+0x80>)
 8002bdc:	035b      	lsls	r3, r3, #13
 8002bde:	6811      	ldr	r1, [r2, #0]
 8002be0:	430b      	orrs	r3, r1
 8002be2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002be4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002be6:	f000 f8d5 	bl	8002d94 <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bea:	2100      	movs	r1, #0
 8002bec:	0020      	movs	r0, r4
 8002bee:	f002 f807 	bl	8004c00 <HAL_I2CEx_ConfigAnalogFilter>
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	d0ea      	beq.n	8002bcc <MX_I2C1_Init+0x34>
    Error_Handler();
 8002bf6:	f000 f8cd 	bl	8002d94 <Error_Handler>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	0020      	movs	r0, r4
 8002bfe:	f002 f825 	bl	8004c4c <HAL_I2CEx_ConfigDigitalFilter>
 8002c02:	2800      	cmp	r0, #0
 8002c04:	d0e8      	beq.n	8002bd8 <MX_I2C1_Init+0x40>
    Error_Handler();
 8002c06:	f000 f8c5 	bl	8002d94 <Error_Handler>
 8002c0a:	e7e5      	b.n	8002bd8 <MX_I2C1_Init+0x40>
 8002c0c:	40005400 	.word	0x40005400
 8002c10:	200015f0 	.word	0x200015f0
 8002c14:	00100001 	.word	0x00100001
 8002c18:	40010000 	.word	0x40010000

08002c1c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002c1c:	b510      	push	{r4, lr}
 8002c1e:	0004      	movs	r4, r0
 8002c20:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c22:	2214      	movs	r2, #20
 8002c24:	2100      	movs	r1, #0
 8002c26:	a802      	add	r0, sp, #8
 8002c28:	f006 fab8 	bl	800919c <memset>
  if(i2cHandle->Instance==I2C1)
 8002c2c:	4b13      	ldr	r3, [pc, #76]	@ (8002c7c <HAL_I2C_MspInit+0x60>)
 8002c2e:	6822      	ldr	r2, [r4, #0]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_MspInit+0x1c>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002c34:	b008      	add	sp, #32
 8002c36:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c38:	2280      	movs	r2, #128	@ 0x80
 8002c3a:	4c11      	ldr	r4, [pc, #68]	@ (8002c80 <HAL_I2C_MspInit+0x64>)
 8002c3c:	02d2      	lsls	r2, r2, #11
 8002c3e:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	4810      	ldr	r0, [pc, #64]	@ (8002c84 <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c42:	4313      	orrs	r3, r2
 8002c44:	6163      	str	r3, [r4, #20]
 8002c46:	6963      	ldr	r3, [r4, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c48:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c4a:	4013      	ands	r3, r2
 8002c4c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c4e:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c50:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c52:	2312      	movs	r3, #18
 8002c54:	0092      	lsls	r2, r2, #2
 8002c56:	9202      	str	r2, [sp, #8]
 8002c58:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002c5e:	3b02      	subs	r3, #2
 8002c60:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c62:	f001 f84d 	bl	8003d00 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002c66:	2280      	movs	r2, #128	@ 0x80
 8002c68:	69e3      	ldr	r3, [r4, #28]
 8002c6a:	0392      	lsls	r2, r2, #14
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	61e3      	str	r3, [r4, #28]
 8002c70:	69e3      	ldr	r3, [r4, #28]
 8002c72:	4013      	ands	r3, r2
 8002c74:	9301      	str	r3, [sp, #4]
 8002c76:	9b01      	ldr	r3, [sp, #4]
}
 8002c78:	e7dc      	b.n	8002c34 <HAL_I2C_MspInit+0x18>
 8002c7a:	46c0      	nop			@ (mov r8, r8)
 8002c7c:	40005400 	.word	0x40005400
 8002c80:	40021000 	.word	0x40021000
 8002c84:	48000400 	.word	0x48000400

08002c88 <MX_IWDG_Init>:
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8002c88:	4809      	ldr	r0, [pc, #36]	@ (8002cb0 <MX_IWDG_Init+0x28>)
 8002c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <MX_IWDG_Init+0x2c>)
{
 8002c8c:	b510      	push	{r4, lr}
  hiwdg.Instance = IWDG;
 8002c8e:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8002c90:	2303      	movs	r3, #3
 8002c92:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Window = 4095;
 8002c94:	4b08      	ldr	r3, [pc, #32]	@ (8002cb8 <MX_IWDG_Init+0x30>)
 8002c96:	60c3      	str	r3, [r0, #12]
  hiwdg.Init.Reload = 499;
 8002c98:	23f4      	movs	r3, #244	@ 0xf4
 8002c9a:	33ff      	adds	r3, #255	@ 0xff
 8002c9c:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8002c9e:	f002 f803 	bl	8004ca8 <HAL_IWDG_Init>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d100      	bne.n	8002ca8 <MX_IWDG_Init+0x20>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8002ca6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002ca8:	f000 f874 	bl	8002d94 <Error_Handler>
}
 8002cac:	e7fb      	b.n	8002ca6 <MX_IWDG_Init+0x1e>
 8002cae:	46c0      	nop			@ (mov r8, r8)
 8002cb0:	20001644 	.word	0x20001644
 8002cb4:	40003000 	.word	0x40003000
 8002cb8:	00000fff 	.word	0x00000fff

08002cbc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cbc:	b510      	push	{r4, lr}
 8002cbe:	b098      	sub	sp, #96	@ 0x60
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cc0:	2230      	movs	r2, #48	@ 0x30
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	a80c      	add	r0, sp, #48	@ 0x30
 8002cc6:	f006 fa69 	bl	800919c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cca:	2210      	movs	r2, #16
 8002ccc:	2100      	movs	r1, #0
 8002cce:	4668      	mov	r0, sp
 8002cd0:	f006 fa64 	bl	800919c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cd4:	221c      	movs	r2, #28
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	a804      	add	r0, sp, #16
 8002cda:	f006 fa5f 	bl	800919c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 8002cde:	233a      	movs	r3, #58	@ 0x3a
 8002ce0:	930b      	str	r3, [sp, #44]	@ 0x2c
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ce2:	3b39      	subs	r3, #57	@ 0x39
 8002ce4:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002ce6:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002ce8:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002cea:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cec:	3301      	adds	r3, #1
 8002cee:	9314      	str	r3, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002cf0:	2380      	movs	r3, #128	@ 0x80
 8002cf2:	021b      	lsls	r3, r3, #8
 8002cf4:	9315      	str	r3, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002cf6:	2380      	movs	r3, #128	@ 0x80
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cf8:	2410      	movs	r4, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002cfa:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cfc:	a80b      	add	r0, sp, #44	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cfe:	940f      	str	r4, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002d00:	9411      	str	r4, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002d02:	9316      	str	r3, [sp, #88]	@ 0x58
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d04:	f003 f830 	bl	8005d68 <HAL_RCC_OscConfig>
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d001      	beq.n	8002d10 <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d0c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d0e:	e7fe      	b.n	8002d0e <SystemClock_Config+0x52>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d10:	2207      	movs	r2, #7
 8002d12:	2302      	movs	r3, #2
 8002d14:	9200      	str	r2, [sp, #0]
 8002d16:	9301      	str	r3, [sp, #4]
 8002d18:	2380      	movs	r3, #128	@ 0x80
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	00db      	lsls	r3, r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002d1e:	2101      	movs	r1, #1
 8002d20:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d22:	9202      	str	r2, [sp, #8]
 8002d24:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002d26:	f003 fad5 	bl	80062d4 <HAL_RCC_ClockConfig>
 8002d2a:	2800      	cmp	r0, #0
 8002d2c:	d001      	beq.n	8002d32 <SystemClock_Config+0x76>
 8002d2e:	b672      	cpsid	i
	while (1) {
 8002d30:	e7fe      	b.n	8002d30 <SystemClock_Config+0x74>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8002d32:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <SystemClock_Config+0x94>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002d34:	9006      	str	r0, [sp, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002d36:	9008      	str	r0, [sp, #32]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8002d38:	900a      	str	r0, [sp, #40]	@ 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d3a:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1
 8002d3c:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d3e:	f003 fbe1 	bl	8006504 <HAL_RCCEx_PeriphCLKConfig>
 8002d42:	2800      	cmp	r0, #0
 8002d44:	d001      	beq.n	8002d4a <SystemClock_Config+0x8e>
 8002d46:	b672      	cpsid	i
	while (1) {
 8002d48:	e7fe      	b.n	8002d48 <SystemClock_Config+0x8c>
}
 8002d4a:	b018      	add	sp, #96	@ 0x60
 8002d4c:	bd10      	pop	{r4, pc}
 8002d4e:	46c0      	nop			@ (mov r8, r8)
 8002d50:	00020021 	.word	0x00020021

08002d54 <main>:
{
 8002d54:	b510      	push	{r4, lr}
  HAL_Init();
 8002d56:	f000 fbdd 	bl	8003514 <HAL_Init>
  SystemClock_Config();
 8002d5a:	f7ff ffaf 	bl	8002cbc <SystemClock_Config>
  MX_GPIO_Init();
 8002d5e:	f7ff fe7b 	bl	8002a58 <MX_GPIO_Init>
  MX_DMA_Init();
 8002d62:	f7ff fe59 	bl	8002a18 <MX_DMA_Init>
  MX_ADC_Init();
 8002d66:	f7ff fdc3 	bl	80028f0 <MX_ADC_Init>
  MX_I2C1_Init();
 8002d6a:	f7ff ff15 	bl	8002b98 <MX_I2C1_Init>
  MX_SPI2_Init();
 8002d6e:	f000 f813 	bl	8002d98 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8002d72:	f000 fa21 	bl	80031b8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8002d76:	f000 f8bb 	bl	8002ef0 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002d7a:	f000 f937 	bl	8002fec <MX_TIM3_Init>
  MX_TIM2_Init();
 8002d7e:	f000 f8f7 	bl	8002f70 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8002d82:	f005 ff25 	bl	8008bd0 <MX_USB_DEVICE_Init>
  MX_IWDG_Init();
 8002d86:	f7ff ff7f 	bl	8002c88 <MX_IWDG_Init>
	FAC_app_init();
 8002d8a:	f7fe fcb7 	bl	80016fc <FAC_app_init>
		FAC_app_main_loop();
 8002d8e:	f7fe fc8d 	bl	80016ac <FAC_app_main_loop>
	while (1) {
 8002d92:	e7fc      	b.n	8002d8e <main+0x3a>

08002d94 <Error_Handler>:
 8002d94:	b672      	cpsid	i
	while (1) {
 8002d96:	e7fe      	b.n	8002d96 <Error_Handler+0x2>

08002d98 <MX_SPI2_Init>:

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002d98:	22c0      	movs	r2, #192	@ 0xc0
  hspi2.Instance = SPI2;
 8002d9a:	4811      	ldr	r0, [pc, #68]	@ (8002de0 <MX_SPI2_Init+0x48>)
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <MX_SPI2_Init+0x4c>)
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002d9e:	0092      	lsls	r2, r2, #2
{
 8002da0:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 8002da2:	6003      	str	r3, [r0, #0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002da4:	60c2      	str	r2, [r0, #12]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002da6:	2382      	movs	r3, #130	@ 0x82
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002da8:	2280      	movs	r2, #128	@ 0x80
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002daa:	005b      	lsls	r3, r3, #1
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002dac:	02d2      	lsls	r2, r2, #11
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002dae:	6043      	str	r3, [r0, #4]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002db0:	6182      	str	r2, [r0, #24]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002db2:	2300      	movs	r3, #0
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002db4:	2228      	movs	r2, #40	@ 0x28
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002db6:	6083      	str	r3, [r0, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002db8:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dba:	6143      	str	r3, [r0, #20]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002dbc:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dbe:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dc0:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dc2:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002dc4:	3a21      	subs	r2, #33	@ 0x21
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dc6:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dc8:	3308      	adds	r3, #8
  hspi2.Init.CRCPolynomial = 7;
 8002dca:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dcc:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002dce:	f003 fc4f 	bl	8006670 <HAL_SPI_Init>
 8002dd2:	2800      	cmp	r0, #0
 8002dd4:	d100      	bne.n	8002dd8 <MX_SPI2_Init+0x40>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002dd6:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002dd8:	f7ff ffdc 	bl	8002d94 <Error_Handler>
}
 8002ddc:	e7fb      	b.n	8002dd6 <MX_SPI2_Init+0x3e>
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	20001654 	.word	0x20001654
 8002de4:	40003800 	.word	0x40003800

08002de8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002de8:	b510      	push	{r4, lr}
 8002dea:	0004      	movs	r4, r0
 8002dec:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dee:	2214      	movs	r2, #20
 8002df0:	2100      	movs	r1, #0
 8002df2:	a802      	add	r0, sp, #8
 8002df4:	f006 f9d2 	bl	800919c <memset>
  if(spiHandle->Instance==SPI2)
 8002df8:	4b12      	ldr	r3, [pc, #72]	@ (8002e44 <HAL_SPI_MspInit+0x5c>)
 8002dfa:	6822      	ldr	r2, [r4, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d001      	beq.n	8002e04 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002e00:	b008      	add	sp, #32
 8002e02:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e04:	2180      	movs	r1, #128	@ 0x80
 8002e06:	4b10      	ldr	r3, [pc, #64]	@ (8002e48 <HAL_SPI_MspInit+0x60>)
 8002e08:	01c9      	lsls	r1, r1, #7
 8002e0a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0c:	480f      	ldr	r0, [pc, #60]	@ (8002e4c <HAL_SPI_MspInit+0x64>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	61da      	str	r2, [r3, #28]
 8002e12:	69da      	ldr	r2, [r3, #28]
 8002e14:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e16:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e18:	9200      	str	r2, [sp, #0]
 8002e1a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e1c:	695a      	ldr	r2, [r3, #20]
 8002e1e:	02c9      	lsls	r1, r1, #11
 8002e20:	430a      	orrs	r2, r1
 8002e22:	615a      	str	r2, [r3, #20]
 8002e24:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e26:	22f0      	movs	r2, #240	@ 0xf0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e28:	400b      	ands	r3, r1
 8002e2a:	9301      	str	r3, [sp, #4]
 8002e2c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002e2e:	2302      	movs	r3, #2
 8002e30:	0212      	lsls	r2, r2, #8
 8002e32:	9202      	str	r2, [sp, #8]
 8002e34:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e36:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e38:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e3a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e3c:	f000 ff60 	bl	8003d00 <HAL_GPIO_Init>
}
 8002e40:	e7de      	b.n	8002e00 <HAL_SPI_MspInit+0x18>
 8002e42:	46c0      	nop			@ (mov r8, r8)
 8002e44:	40003800 	.word	0x40003800
 8002e48:	40021000 	.word	0x40021000
 8002e4c:	48000400 	.word	0x48000400

08002e50 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e50:	2201      	movs	r2, #1
 8002e52:	4b0a      	ldr	r3, [pc, #40]	@ (8002e7c <HAL_MspInit+0x2c>)
{
 8002e54:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e56:	6999      	ldr	r1, [r3, #24]
 8002e58:	4311      	orrs	r1, r2
 8002e5a:	6199      	str	r1, [r3, #24]
 8002e5c:	6999      	ldr	r1, [r3, #24]
 8002e5e:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e60:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e62:	9200      	str	r2, [sp, #0]
 8002e64:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e66:	69da      	ldr	r2, [r3, #28]
 8002e68:	0549      	lsls	r1, r1, #21
 8002e6a:	430a      	orrs	r2, r1
 8002e6c:	61da      	str	r2, [r3, #28]
 8002e6e:	69db      	ldr	r3, [r3, #28]
 8002e70:	400b      	ands	r3, r1
 8002e72:	9301      	str	r3, [sp, #4]
 8002e74:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e76:	b002      	add	sp, #8
 8002e78:	4770      	bx	lr
 8002e7a:	46c0      	nop			@ (mov r8, r8)
 8002e7c:	40021000 	.word	0x40021000

08002e80 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e80:	e7fe      	b.n	8002e80 <NMI_Handler>
 8002e82:	46c0      	nop			@ (mov r8, r8)

08002e84 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e84:	e7fe      	b.n	8002e84 <HardFault_Handler>
 8002e86:	46c0      	nop			@ (mov r8, r8)

08002e88 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002e88:	4770      	bx	lr
 8002e8a:	46c0      	nop			@ (mov r8, r8)

08002e8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8002e8c:	4770      	bx	lr
 8002e8e:	46c0      	nop			@ (mov r8, r8)

08002e90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e90:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e92:	f000 fb4f 	bl	8003534 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e96:	bd10      	pop	{r4, pc}

08002e98 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002e98:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH3_Pin);
 8002e9a:	2008      	movs	r0, #8
 8002e9c:	f001 f91e 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002ea0:	bd10      	pop	{r4, pc}
 8002ea2:	46c0      	nop			@ (mov r8, r8)

08002ea4 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002ea4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CH2_Pin);
 8002ea6:	2010      	movs	r0, #16
 8002ea8:	f001 f918 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH1_Pin);
 8002eac:	2020      	movs	r0, #32
 8002eae:	f001 f915 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CH4_Pin);
 8002eb2:	2080      	movs	r0, #128	@ 0x80
 8002eb4:	0200      	lsls	r0, r0, #8
 8002eb6:	f001 f911 	bl	80040dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002eba:	bd10      	pop	{r4, pc}

08002ebc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ebc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002ebe:	4802      	ldr	r0, [pc, #8]	@ (8002ec8 <DMA1_Channel1_IRQHandler+0xc>)
 8002ec0:	f000 fed0 	bl	8003c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ec4:	bd10      	pop	{r4, pc}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	2000156c 	.word	0x2000156c

08002ecc <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, 5, 6 and 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8002ecc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8002ece:	4802      	ldr	r0, [pc, #8]	@ (8002ed8 <DMA1_Channel4_5_6_7_IRQHandler+0xc>)
 8002ed0:	f000 fec8 	bl	8003c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8002ed4:	bd10      	pop	{r4, pc}
 8002ed6:	46c0      	nop			@ (mov r8, r8)
 8002ed8:	200016b8 	.word	0x200016b8

08002edc <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002edc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002ede:	4802      	ldr	r0, [pc, #8]	@ (8002ee8 <USB_IRQHandler+0xc>)
 8002ee0:	f002 f840 	bl	8004f64 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002ee4:	bd10      	pop	{r4, pc}
 8002ee6:	46c0      	nop			@ (mov r8, r8)
 8002ee8:	20002748 	.word	0x20002748

08002eec <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002eec:	4770      	bx	lr
 8002eee:	46c0      	nop			@ (mov r8, r8)

08002ef0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
DMA_HandleTypeDef hdma_tim1_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ef0:	b510      	push	{r4, lr}
 8002ef2:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ef4:	2210      	movs	r2, #16
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	a802      	add	r0, sp, #8
 8002efa:	f006 f94f 	bl	800919c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002efe:	2208      	movs	r2, #8
 8002f00:	2100      	movs	r1, #0
 8002f02:	4668      	mov	r0, sp
 8002f04:	f006 f94a 	bl	800919c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f08:	4c16      	ldr	r4, [pc, #88]	@ (8002f64 <MX_TIM1_Init+0x74>)
 8002f0a:	4b17      	ldr	r3, [pc, #92]	@ (8002f68 <MX_TIM1_Init+0x78>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 65535;
 8002f0c:	4a17      	ldr	r2, [pc, #92]	@ (8002f6c <MX_TIM1_Init+0x7c>)
  htim1.Instance = TIM1;
 8002f0e:	6023      	str	r3, [r4, #0]
  htim1.Init.Prescaler = 0;
 8002f10:	2300      	movs	r3, #0
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f12:	0020      	movs	r0, r4
  htim1.Init.Prescaler = 0;
 8002f14:	6063      	str	r3, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f16:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = 65535;
 8002f18:	60e2      	str	r2, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f1a:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f1c:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f1e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f20:	f003 fc84 	bl	800682c <HAL_TIM_Base_Init>
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d114      	bne.n	8002f52 <MX_TIM1_Init+0x62>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f28:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f2a:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f2c:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f2e:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f30:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f32:	f003 ff1d 	bl	8006d70 <HAL_TIM_ConfigClockSource>
 8002f36:	2800      	cmp	r0, #0
 8002f38:	d111      	bne.n	8002f5e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f3e:	4669      	mov	r1, sp
 8002f40:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f42:	9200      	str	r2, [sp, #0]
 8002f44:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f46:	f003 ffc3 	bl	8006ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8002f4a:	2800      	cmp	r0, #0
 8002f4c:	d104      	bne.n	8002f58 <MX_TIM1_Init+0x68>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002f4e:	b006      	add	sp, #24
 8002f50:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002f52:	f7ff ff1f 	bl	8002d94 <Error_Handler>
 8002f56:	e7e7      	b.n	8002f28 <MX_TIM1_Init+0x38>
    Error_Handler();
 8002f58:	f7ff ff1c 	bl	8002d94 <Error_Handler>
}
 8002f5c:	e7f7      	b.n	8002f4e <MX_TIM1_Init+0x5e>
    Error_Handler();
 8002f5e:	f7ff ff19 	bl	8002d94 <Error_Handler>
 8002f62:	e7ea      	b.n	8002f3a <MX_TIM1_Init+0x4a>
 8002f64:	2000178c 	.word	0x2000178c
 8002f68:	40012c00 	.word	0x40012c00
 8002f6c:	0000ffff 	.word	0x0000ffff

08002f70 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002f70:	b510      	push	{r4, lr}
 8002f72:	b086      	sub	sp, #24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f74:	2210      	movs	r2, #16
 8002f76:	2100      	movs	r1, #0
 8002f78:	a802      	add	r0, sp, #8
 8002f7a:	f006 f90f 	bl	800919c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f7e:	2208      	movs	r2, #8
 8002f80:	2100      	movs	r1, #0
 8002f82:	4668      	mov	r0, sp
 8002f84:	f006 f90a 	bl	800919c <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f88:	2380      	movs	r3, #128	@ 0x80
 8002f8a:	4c17      	ldr	r4, [pc, #92]	@ (8002fe8 <MX_TIM2_Init+0x78>)
 8002f8c:	05db      	lsls	r3, r3, #23
 8002f8e:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 24-1;
 8002f90:	2317      	movs	r3, #23
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4294967295;
 8002f92:	2201      	movs	r2, #1
  htim2.Init.Prescaler = 24-1;
 8002f94:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f96:	2300      	movs	r3, #0
  htim2.Init.Period = 4294967295;
 8002f98:	4252      	negs	r2, r2
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f9a:	0020      	movs	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9c:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 4294967295;
 8002f9e:	60e2      	str	r2, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa0:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fa2:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fa4:	f003 fc42 	bl	800682c <HAL_TIM_Base_Init>
 8002fa8:	2800      	cmp	r0, #0
 8002faa:	d114      	bne.n	8002fd6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fac:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fae:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fb0:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fb2:	a902      	add	r1, sp, #8
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fb4:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fb6:	f003 fedb 	bl	8006d70 <HAL_TIM_ConfigClockSource>
 8002fba:	2800      	cmp	r0, #0
 8002fbc:	d111      	bne.n	8002fe2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fc2:	4669      	mov	r1, sp
 8002fc4:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fc6:	9200      	str	r2, [sp, #0]
 8002fc8:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002fca:	f003 ff81 	bl	8006ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8002fce:	2800      	cmp	r0, #0
 8002fd0:	d104      	bne.n	8002fdc <MX_TIM2_Init+0x6c>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002fd2:	b006      	add	sp, #24
 8002fd4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002fd6:	f7ff fedd 	bl	8002d94 <Error_Handler>
 8002fda:	e7e7      	b.n	8002fac <MX_TIM2_Init+0x3c>
    Error_Handler();
 8002fdc:	f7ff feda 	bl	8002d94 <Error_Handler>
}
 8002fe0:	e7f7      	b.n	8002fd2 <MX_TIM2_Init+0x62>
    Error_Handler();
 8002fe2:	f7ff fed7 	bl	8002d94 <Error_Handler>
 8002fe6:	e7ea      	b.n	8002fbe <MX_TIM2_Init+0x4e>
 8002fe8:	20001744 	.word	0x20001744

08002fec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002fec:	b510      	push	{r4, lr}
 8002fee:	b096      	sub	sp, #88	@ 0x58

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ff0:	2210      	movs	r2, #16
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	a804      	add	r0, sp, #16
 8002ff6:	f006 f8d1 	bl	800919c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ffa:	2208      	movs	r2, #8
 8002ffc:	2100      	movs	r1, #0
 8002ffe:	a802      	add	r0, sp, #8
 8003000:	f006 f8cc 	bl	800919c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003004:	221c      	movs	r2, #28
 8003006:	2100      	movs	r1, #0
 8003008:	a80e      	add	r0, sp, #56	@ 0x38
 800300a:	f006 f8c7 	bl	800919c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800300e:	4c37      	ldr	r4, [pc, #220]	@ (80030ec <MX_TIM3_Init+0x100>)
 8003010:	4b37      	ldr	r3, [pc, #220]	@ (80030f0 <MX_TIM3_Init+0x104>)
  htim3.Init.Prescaler = 48-1;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 20000-1;
 8003012:	4a38      	ldr	r2, [pc, #224]	@ (80030f4 <MX_TIM3_Init+0x108>)
  htim3.Instance = TIM3;
 8003014:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 48-1;
 8003016:	232f      	movs	r3, #47	@ 0x2f
 8003018:	6063      	str	r3, [r4, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301a:	2300      	movs	r3, #0
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800301c:	0020      	movs	r0, r4
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301e:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 20000-1;
 8003020:	60e2      	str	r2, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003022:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003024:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003026:	f003 fc01 	bl	800682c <HAL_TIM_Base_Init>
 800302a:	2800      	cmp	r0, #0
 800302c:	d137      	bne.n	800309e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800302e:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003030:	0020      	movs	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003032:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003034:	a904      	add	r1, sp, #16
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003036:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003038:	f003 fe9a 	bl	8006d70 <HAL_TIM_ConfigClockSource>
 800303c:	2800      	cmp	r0, #0
 800303e:	d13d      	bne.n	80030bc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003040:	0020      	movs	r0, r4
 8003042:	f003 fcab 	bl	800699c <HAL_TIM_PWM_Init>
 8003046:	2800      	cmp	r0, #0
 8003048:	d135      	bne.n	80030b6 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800304a:	2200      	movs	r2, #0
 800304c:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800304e:	0020      	movs	r0, r4
 8003050:	a902      	add	r1, sp, #8
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003052:	9202      	str	r2, [sp, #8]
 8003054:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003056:	f003 ff3b 	bl	8006ed0 <HAL_TIMEx_MasterConfigSynchronization>
 800305a:	2800      	cmp	r0, #0
 800305c:	d128      	bne.n	80030b0 <MX_TIM3_Init+0xc4>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800305e:	2260      	movs	r2, #96	@ 0x60
 8003060:	2300      	movs	r3, #0
 8003062:	920e      	str	r2, [sp, #56]	@ 0x38
 8003064:	930f      	str	r3, [sp, #60]	@ 0x3c
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003066:	2300      	movs	r3, #0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003068:	0020      	movs	r0, r4
 800306a:	3a58      	subs	r2, #88	@ 0x58
 800306c:	a90e      	add	r1, sp, #56	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800306e:	9310      	str	r3, [sp, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003070:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003072:	f003 fd77 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 8003076:	2800      	cmp	r0, #0
 8003078:	d117      	bne.n	80030aa <MX_TIM3_Init+0xbe>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800307a:	220c      	movs	r2, #12
 800307c:	0020      	movs	r0, r4
 800307e:	a90e      	add	r1, sp, #56	@ 0x38
 8003080:	f003 fd70 	bl	8006b64 <HAL_TIM_PWM_ConfigChannel>
 8003084:	2800      	cmp	r0, #0
 8003086:	d10d      	bne.n	80030a4 <MX_TIM3_Init+0xb8>
  }
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003088:	2214      	movs	r2, #20
 800308a:	2100      	movs	r1, #0
 800308c:	a808      	add	r0, sp, #32
 800308e:	f006 f885 	bl	800919c <memset>
  if(timHandle->Instance==TIM3)
 8003092:	4b17      	ldr	r3, [pc, #92]	@ (80030f0 <MX_TIM3_Init+0x104>)
 8003094:	6822      	ldr	r2, [r4, #0]
 8003096:	429a      	cmp	r2, r3
 8003098:	d013      	beq.n	80030c2 <MX_TIM3_Init+0xd6>
}
 800309a:	b016      	add	sp, #88	@ 0x58
 800309c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800309e:	f7ff fe79 	bl	8002d94 <Error_Handler>
 80030a2:	e7c4      	b.n	800302e <MX_TIM3_Init+0x42>
    Error_Handler();
 80030a4:	f7ff fe76 	bl	8002d94 <Error_Handler>
 80030a8:	e7ee      	b.n	8003088 <MX_TIM3_Init+0x9c>
    Error_Handler();
 80030aa:	f7ff fe73 	bl	8002d94 <Error_Handler>
 80030ae:	e7e4      	b.n	800307a <MX_TIM3_Init+0x8e>
    Error_Handler();
 80030b0:	f7ff fe70 	bl	8002d94 <Error_Handler>
 80030b4:	e7d3      	b.n	800305e <MX_TIM3_Init+0x72>
    Error_Handler();
 80030b6:	f7ff fe6d 	bl	8002d94 <Error_Handler>
 80030ba:	e7c6      	b.n	800304a <MX_TIM3_Init+0x5e>
    Error_Handler();
 80030bc:	f7ff fe6a 	bl	8002d94 <Error_Handler>
 80030c0:	e7be      	b.n	8003040 <MX_TIM3_Init+0x54>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030c2:	2180      	movs	r1, #128	@ 0x80
 80030c4:	4b0c      	ldr	r3, [pc, #48]	@ (80030f8 <MX_TIM3_Init+0x10c>)
 80030c6:	02c9      	lsls	r1, r1, #11
 80030c8:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	480c      	ldr	r0, [pc, #48]	@ (80030fc <MX_TIM3_Init+0x110>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030cc:	430a      	orrs	r2, r1
 80030ce:	615a      	str	r2, [r3, #20]
 80030d0:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 80030d2:	2203      	movs	r2, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d4:	400b      	ands	r3, r1
 80030d6:	9301      	str	r3, [sp, #4]
 80030d8:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin;
 80030da:	2302      	movs	r3, #2
 80030dc:	9208      	str	r2, [sp, #32]
 80030de:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80030e0:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e2:	a908      	add	r1, sp, #32
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80030e4:	930c      	str	r3, [sp, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f000 fe0b 	bl	8003d00 <HAL_GPIO_Init>
}
 80030ea:	e7d6      	b.n	800309a <MX_TIM3_Init+0xae>
 80030ec:	200016fc 	.word	0x200016fc
 80030f0:	40000400 	.word	0x40000400
 80030f4:	00004e1f 	.word	0x00004e1f
 80030f8:	40021000 	.word	0x40021000
 80030fc:	48000400 	.word	0x48000400

08003100 <HAL_TIM_Base_MspInit>:
{
 8003100:	b530      	push	{r4, r5, lr}
  if(tim_baseHandle->Instance==TIM1)
 8003102:	6803      	ldr	r3, [r0, #0]
 8003104:	4a26      	ldr	r2, [pc, #152]	@ (80031a0 <HAL_TIM_Base_MspInit+0xa0>)
{
 8003106:	0004      	movs	r4, r0
 8003108:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM1)
 800310a:	4293      	cmp	r3, r2
 800310c:	d01c      	beq.n	8003148 <HAL_TIM_Base_MspInit+0x48>
  else if(tim_baseHandle->Instance==TIM2)
 800310e:	2280      	movs	r2, #128	@ 0x80
 8003110:	05d2      	lsls	r2, r2, #23
 8003112:	4293      	cmp	r3, r2
 8003114:	d004      	beq.n	8003120 <HAL_TIM_Base_MspInit+0x20>
  else if(tim_baseHandle->Instance==TIM3)
 8003116:	4a23      	ldr	r2, [pc, #140]	@ (80031a4 <HAL_TIM_Base_MspInit+0xa4>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00b      	beq.n	8003134 <HAL_TIM_Base_MspInit+0x34>
}
 800311c:	b005      	add	sp, #20
 800311e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003120:	2301      	movs	r3, #1
 8003122:	4a21      	ldr	r2, [pc, #132]	@ (80031a8 <HAL_TIM_Base_MspInit+0xa8>)
 8003124:	69d1      	ldr	r1, [r2, #28]
 8003126:	4319      	orrs	r1, r3
 8003128:	61d1      	str	r1, [r2, #28]
 800312a:	69d2      	ldr	r2, [r2, #28]
 800312c:	4013      	ands	r3, r2
 800312e:	9302      	str	r3, [sp, #8]
 8003130:	9b02      	ldr	r3, [sp, #8]
 8003132:	e7f3      	b.n	800311c <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003134:	2302      	movs	r3, #2
 8003136:	4a1c      	ldr	r2, [pc, #112]	@ (80031a8 <HAL_TIM_Base_MspInit+0xa8>)
 8003138:	69d1      	ldr	r1, [r2, #28]
 800313a:	4319      	orrs	r1, r3
 800313c:	61d1      	str	r1, [r2, #28]
 800313e:	69d2      	ldr	r2, [r2, #28]
 8003140:	4013      	ands	r3, r2
 8003142:	9303      	str	r3, [sp, #12]
 8003144:	9b03      	ldr	r3, [sp, #12]
}
 8003146:	e7e9      	b.n	800311c <HAL_TIM_Base_MspInit+0x1c>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003148:	2380      	movs	r3, #128	@ 0x80
 800314a:	4a17      	ldr	r2, [pc, #92]	@ (80031a8 <HAL_TIM_Base_MspInit+0xa8>)
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	6991      	ldr	r1, [r2, #24]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8003150:	4d16      	ldr	r5, [pc, #88]	@ (80031ac <HAL_TIM_Base_MspInit+0xac>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003152:	4319      	orrs	r1, r3
 8003154:	6191      	str	r1, [r2, #24]
 8003156:	6992      	ldr	r2, [r2, #24]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8003158:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 800315a:	401a      	ands	r2, r3
 800315c:	9201      	str	r2, [sp, #4]
 800315e:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8003160:	4a13      	ldr	r2, [pc, #76]	@ (80031b0 <HAL_TIM_Base_MspInit+0xb0>)
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003162:	616b      	str	r3, [r5, #20]
    hdma_tim1_up.Instance = DMA1_Channel5;
 8003164:	602a      	str	r2, [r5, #0]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003166:	2210      	movs	r2, #16
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8003168:	2320      	movs	r3, #32
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800316a:	606a      	str	r2, [r5, #4]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 800316c:	2200      	movs	r2, #0
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 800316e:	60e9      	str	r1, [r5, #12]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003170:	3181      	adds	r1, #129	@ 0x81
 8003172:	31ff      	adds	r1, #255	@ 0xff
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8003174:	0028      	movs	r0, r5
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8003176:	60aa      	str	r2, [r5, #8]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003178:	6129      	str	r1, [r5, #16]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 800317a:	61ab      	str	r3, [r5, #24]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_LOW;
 800317c:	61ea      	str	r2, [r5, #28]
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 800317e:	f000 fcd3 	bl	8003b28 <HAL_DMA_Init>
 8003182:	2800      	cmp	r0, #0
 8003184:	d108      	bne.n	8003198 <HAL_TIM_Base_MspInit+0x98>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_TIM1_DMA_CH6);
 8003186:	2380      	movs	r3, #128	@ 0x80
 8003188:	4a0a      	ldr	r2, [pc, #40]	@ (80031b4 <HAL_TIM_Base_MspInit+0xb4>)
 800318a:	055b      	lsls	r3, r3, #21
 800318c:	6811      	ldr	r1, [r2, #0]
 800318e:	430b      	orrs	r3, r1
 8003190:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8003192:	6225      	str	r5, [r4, #32]
 8003194:	626c      	str	r4, [r5, #36]	@ 0x24
 8003196:	e7c1      	b.n	800311c <HAL_TIM_Base_MspInit+0x1c>
      Error_Handler();
 8003198:	f7ff fdfc 	bl	8002d94 <Error_Handler>
 800319c:	e7f3      	b.n	8003186 <HAL_TIM_Base_MspInit+0x86>
 800319e:	46c0      	nop			@ (mov r8, r8)
 80031a0:	40012c00 	.word	0x40012c00
 80031a4:	40000400 	.word	0x40000400
 80031a8:	40021000 	.word	0x40021000
 80031ac:	200016b8 	.word	0x200016b8
 80031b0:	40020058 	.word	0x40020058
 80031b4:	40010000 	.word	0x40010000

080031b8 <MX_USART1_UART_Init>:
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80031b8:	480c      	ldr	r0, [pc, #48]	@ (80031ec <MX_USART1_UART_Init+0x34>)
 80031ba:	4b0d      	ldr	r3, [pc, #52]	@ (80031f0 <MX_USART1_UART_Init+0x38>)
{
 80031bc:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80031be:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 38400;
 80031c0:	2396      	movs	r3, #150	@ 0x96
 80031c2:	021b      	lsls	r3, r3, #8
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031c4:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 38400;
 80031c6:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031c8:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031ca:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031cc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031ce:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031d0:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031d2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031d4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031d6:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80031d8:	6243      	str	r3, [r0, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031da:	f004 f861 	bl	80072a0 <HAL_UART_Init>
 80031de:	2800      	cmp	r0, #0
 80031e0:	d100      	bne.n	80031e4 <MX_USART1_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031e2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80031e4:	f7ff fdd6 	bl	8002d94 <Error_Handler>
}
 80031e8:	e7fb      	b.n	80031e2 <MX_USART1_UART_Init+0x2a>
 80031ea:	46c0      	nop			@ (mov r8, r8)
 80031ec:	200017d4 	.word	0x200017d4
 80031f0:	40013800 	.word	0x40013800

080031f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031f4:	b510      	push	{r4, lr}
 80031f6:	0004      	movs	r4, r0
 80031f8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031fa:	2214      	movs	r2, #20
 80031fc:	2100      	movs	r1, #0
 80031fe:	a802      	add	r0, sp, #8
 8003200:	f005 ffcc 	bl	800919c <memset>
  if(uartHandle->Instance==USART1)
 8003204:	4b11      	ldr	r3, [pc, #68]	@ (800324c <HAL_UART_MspInit+0x58>)
 8003206:	6822      	ldr	r2, [r4, #0]
 8003208:	429a      	cmp	r2, r3
 800320a:	d001      	beq.n	8003210 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800320c:	b008      	add	sp, #32
 800320e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003210:	2180      	movs	r1, #128	@ 0x80
 8003212:	4b0f      	ldr	r3, [pc, #60]	@ (8003250 <HAL_UART_MspInit+0x5c>)
 8003214:	01c9      	lsls	r1, r1, #7
 8003216:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003218:	480e      	ldr	r0, [pc, #56]	@ (8003254 <HAL_UART_MspInit+0x60>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800321a:	430a      	orrs	r2, r1
 800321c:	619a      	str	r2, [r3, #24]
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003222:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_USART1_CLK_ENABLE();
 8003224:	9200      	str	r2, [sp, #0]
 8003226:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	02c9      	lsls	r1, r1, #11
 800322c:	430a      	orrs	r2, r1
 800322e:	615a      	str	r2, [r3, #20]
 8003230:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003232:	22c0      	movs	r2, #192	@ 0xc0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003234:	400b      	ands	r3, r1
 8003236:	9301      	str	r3, [sp, #4]
 8003238:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800323a:	2302      	movs	r3, #2
 800323c:	9202      	str	r2, [sp, #8]
 800323e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003240:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003242:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003244:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003246:	f000 fd5b 	bl	8003d00 <HAL_GPIO_Init>
}
 800324a:	e7df      	b.n	800320c <HAL_UART_MspInit+0x18>
 800324c:	40013800 	.word	0x40013800
 8003250:	40021000 	.word	0x40021000
 8003254:	48000400 	.word	0x48000400

08003258 <FAC_jingle_Tequila_long>:
	FAC_motor_make_noise(NOTE_F6, 125);

	FAC_jingles_delay(800);
}

void FAC_jingle_Tequila_long() {
 8003258:	b570      	push	{r4, r5, r6, lr}
	// "Tequila" riff
	FAC_motor_make_noise(NOTE_C6, 125);

	FAC_motor_make_noise(NOTE_F6, 125);
 800325a:	250c      	movs	r5, #12
	FAC_motor_make_noise(NOTE_C6, 125);
 800325c:	217d      	movs	r1, #125	@ 0x7d
 800325e:	487f      	ldr	r0, [pc, #508]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 8003260:	f7fe fcf0 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_F6, 125);
 8003264:	217d      	movs	r1, #125	@ 0x7d
 8003266:	487e      	ldr	r0, [pc, #504]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003268:	f7fe fcec 	bl	8001c44 <FAC_motor_make_noise>
	for (uint16_t i = 0; i < ms/10; i++) {
 800326c:	4c7d      	ldr	r4, [pc, #500]	@ (8003464 <FAC_jingle_Tequila_long+0x20c>)
		HAL_Delay(10);
 800326e:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 8003270:	3d01      	subs	r5, #1
		HAL_Delay(10);
 8003272:	f000 f971 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003276:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 8003278:	0020      	movs	r0, r4
 800327a:	f001 fd49 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 800327e:	2d00      	cmp	r5, #0
 8003280:	d1f5      	bne.n	800326e <FAC_jingle_Tequila_long+0x16>

	FAC_jingles_delay(125);

	FAC_motor_make_noise(NOTE_F6, 125);
 8003282:	217d      	movs	r1, #125	@ 0x7d
 8003284:	4876      	ldr	r0, [pc, #472]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003286:	f7fe fcdd 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_DS6, 125);
 800328a:	217d      	movs	r1, #125	@ 0x7d
 800328c:	4876      	ldr	r0, [pc, #472]	@ (8003468 <FAC_jingle_Tequila_long+0x210>)
 800328e:	f7fe fcd9 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_G6, 125);
 8003292:	20c4      	movs	r0, #196	@ 0xc4
 8003294:	217d      	movs	r1, #125	@ 0x7d
 8003296:	00c0      	lsls	r0, r0, #3
 8003298:	f7fe fcd4 	bl	8001c44 <FAC_motor_make_noise>
 800329c:	350c      	adds	r5, #12
		HAL_Delay(10);
 800329e:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 80032a0:	3d01      	subs	r5, #1
		HAL_Delay(10);
 80032a2:	f000 f959 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032a6:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 80032a8:	0020      	movs	r0, r4
 80032aa:	f001 fd31 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032ae:	2d00      	cmp	r5, #0
 80032b0:	d1f5      	bne.n	800329e <FAC_jingle_Tequila_long+0x46>

	FAC_jingles_delay(125);

	FAC_motor_make_noise(NOTE_DS6, 125);
 80032b2:	217d      	movs	r1, #125	@ 0x7d
 80032b4:	486c      	ldr	r0, [pc, #432]	@ (8003468 <FAC_jingle_Tequila_long+0x210>)
 80032b6:	f7fe fcc5 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_F6, 125);
 80032ba:	217d      	movs	r1, #125	@ 0x7d
 80032bc:	4868      	ldr	r0, [pc, #416]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 80032be:	f7fe fcc1 	bl	8001c44 <FAC_motor_make_noise>
 80032c2:	350c      	adds	r5, #12
		HAL_Delay(10);
 80032c4:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 80032c6:	3d01      	subs	r5, #1
		HAL_Delay(10);
 80032c8:	f000 f946 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032cc:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 80032ce:	0020      	movs	r0, r4
 80032d0:	f001 fd1e 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032d4:	2d00      	cmp	r5, #0
 80032d6:	d1f5      	bne.n	80032c4 <FAC_jingle_Tequila_long+0x6c>

	FAC_jingles_delay(125);

	FAC_motor_make_noise(NOTE_C6, 125);
 80032d8:	217d      	movs	r1, #125	@ 0x7d
 80032da:	4860      	ldr	r0, [pc, #384]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 80032dc:	f7fe fcb2 	bl	8001c44 <FAC_motor_make_noise>
 80032e0:	353e      	adds	r5, #62	@ 0x3e
		HAL_Delay(10);
 80032e2:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 80032e4:	3d01      	subs	r5, #1
		HAL_Delay(10);
 80032e6:	f000 f937 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032ea:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 80032ec:	0020      	movs	r0, r4
 80032ee:	f001 fd0f 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 80032f2:	2d00      	cmp	r5, #0
 80032f4:	d1f5      	bne.n	80032e2 <FAC_jingle_Tequila_long+0x8a>

	FAC_jingles_delay(625);

	FAC_motor_make_noise(NOTE_C6, 125);
 80032f6:	217d      	movs	r1, #125	@ 0x7d
 80032f8:	4858      	ldr	r0, [pc, #352]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 80032fa:	f7fe fca3 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_F6, 125);
 80032fe:	217d      	movs	r1, #125	@ 0x7d
 8003300:	4857      	ldr	r0, [pc, #348]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003302:	f7fe fc9f 	bl	8001c44 <FAC_motor_make_noise>
 8003306:	350c      	adds	r5, #12
		HAL_Delay(10);
 8003308:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 800330a:	3d01      	subs	r5, #1
		HAL_Delay(10);
 800330c:	f000 f924 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003310:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 8003312:	0020      	movs	r0, r4
 8003314:	f001 fcfc 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003318:	2d00      	cmp	r5, #0
 800331a:	d1f5      	bne.n	8003308 <FAC_jingle_Tequila_long+0xb0>

	FAC_jingles_delay(125);

	FAC_motor_make_noise(NOTE_F6, 125);
 800331c:	217d      	movs	r1, #125	@ 0x7d
 800331e:	4850      	ldr	r0, [pc, #320]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003320:	f7fe fc90 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_DS6, 125);
 8003324:	217d      	movs	r1, #125	@ 0x7d
 8003326:	4850      	ldr	r0, [pc, #320]	@ (8003468 <FAC_jingle_Tequila_long+0x210>)
 8003328:	f7fe fc8c 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_G6, 125);
 800332c:	20c4      	movs	r0, #196	@ 0xc4
 800332e:	217d      	movs	r1, #125	@ 0x7d
 8003330:	00c0      	lsls	r0, r0, #3
 8003332:	f7fe fc87 	bl	8001c44 <FAC_motor_make_noise>
 8003336:	350c      	adds	r5, #12
		HAL_Delay(10);
 8003338:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 800333a:	3d01      	subs	r5, #1
		HAL_Delay(10);
 800333c:	f000 f90c 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003340:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 8003342:	0020      	movs	r0, r4
 8003344:	f001 fce4 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003348:	2d00      	cmp	r5, #0
 800334a:	d1f5      	bne.n	8003338 <FAC_jingle_Tequila_long+0xe0>

	FAC_jingles_delay(125);

	FAC_motor_make_noise(NOTE_DS6, 125);
 800334c:	217d      	movs	r1, #125	@ 0x7d
 800334e:	4846      	ldr	r0, [pc, #280]	@ (8003468 <FAC_jingle_Tequila_long+0x210>)
 8003350:	f7fe fc78 	bl	8001c44 <FAC_motor_make_noise>

	FAC_motor_make_noise(NOTE_F6, 125);
 8003354:	217d      	movs	r1, #125	@ 0x7d
 8003356:	4842      	ldr	r0, [pc, #264]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003358:	f7fe fc74 	bl	8001c44 <FAC_motor_make_noise>
 800335c:	3550      	adds	r5, #80	@ 0x50
		HAL_Delay(10);
 800335e:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 8003360:	3d01      	subs	r5, #1
		HAL_Delay(10);
 8003362:	f000 f8f9 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003366:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 8003368:	0020      	movs	r0, r4
 800336a:	f001 fcd1 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 800336e:	2d00      	cmp	r5, #0
 8003370:	d1f5      	bne.n	800335e <FAC_jingle_Tequila_long+0x106>

	FAC_jingles_delay(800);

	// Music Composer generator

	FAC_motor_make_noise(NOTE_C6, 125);
 8003372:	217d      	movs	r1, #125	@ 0x7d
 8003374:	4839      	ldr	r0, [pc, #228]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 8003376:	f7fe fc65 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_D6, 125);
 800337a:	217d      	movs	r1, #125	@ 0x7d
 800337c:	483b      	ldr	r0, [pc, #236]	@ (800346c <FAC_jingle_Tequila_long+0x214>)
 800337e:	f7fe fc61 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_F6, 125);
 8003382:	217d      	movs	r1, #125	@ 0x7d
 8003384:	4836      	ldr	r0, [pc, #216]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 8003386:	f7fe fc5d 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_GS6, 250);
 800338a:	21fa      	movs	r1, #250	@ 0xfa
 800338c:	4838      	ldr	r0, [pc, #224]	@ (8003470 <FAC_jingle_Tequila_long+0x218>)
 800338e:	f7fe fc59 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_GS6, 250);
 8003392:	21fa      	movs	r1, #250	@ 0xfa
 8003394:	4836      	ldr	r0, [pc, #216]	@ (8003470 <FAC_jingle_Tequila_long+0x218>)
 8003396:	f7fe fc55 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_F6, 250);
 800339a:	21fa      	movs	r1, #250	@ 0xfa
 800339c:	4830      	ldr	r0, [pc, #192]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 800339e:	f7fe fc51 	bl	8001c44 <FAC_motor_make_noise>
 80033a2:	3519      	adds	r5, #25
		HAL_Delay(10);
 80033a4:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 80033a6:	3d01      	subs	r5, #1
		HAL_Delay(10);
 80033a8:	f000 f8d6 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 80033ac:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 80033ae:	0020      	movs	r0, r4
 80033b0:	f001 fcae 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 80033b4:	2d00      	cmp	r5, #0
 80033b6:	d1f5      	bne.n	80033a4 <FAC_jingle_Tequila_long+0x14c>
	FAC_jingles_delay(250);
	FAC_motor_make_noise(NOTE_C6, 125);
 80033b8:	217d      	movs	r1, #125	@ 0x7d
 80033ba:	4828      	ldr	r0, [pc, #160]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 80033bc:	f7fe fc42 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_D6, 125);
 80033c0:	217d      	movs	r1, #125	@ 0x7d
 80033c2:	482a      	ldr	r0, [pc, #168]	@ (800346c <FAC_jingle_Tequila_long+0x214>)
 80033c4:	f7fe fc3e 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_F6, 125);
 80033c8:	217d      	movs	r1, #125	@ 0x7d
 80033ca:	4825      	ldr	r0, [pc, #148]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 80033cc:	f7fe fc3a 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_GS6, 250);
 80033d0:	21fa      	movs	r1, #250	@ 0xfa
 80033d2:	4827      	ldr	r0, [pc, #156]	@ (8003470 <FAC_jingle_Tequila_long+0x218>)
 80033d4:	f7fe fc36 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_GS6, 250);
 80033d8:	21fa      	movs	r1, #250	@ 0xfa
 80033da:	4825      	ldr	r0, [pc, #148]	@ (8003470 <FAC_jingle_Tequila_long+0x218>)
 80033dc:	f7fe fc32 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_F6, 250);
 80033e0:	21fa      	movs	r1, #250	@ 0xfa
 80033e2:	481f      	ldr	r0, [pc, #124]	@ (8003460 <FAC_jingle_Tequila_long+0x208>)
 80033e4:	f7fe fc2e 	bl	8001c44 <FAC_motor_make_noise>
 80033e8:	3519      	adds	r5, #25
		HAL_Delay(10);
 80033ea:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 80033ec:	3d01      	subs	r5, #1
		HAL_Delay(10);
 80033ee:	f000 f8b3 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 80033f2:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 80033f4:	0020      	movs	r0, r4
 80033f6:	f001 fc8b 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 80033fa:	2d00      	cmp	r5, #0
 80033fc:	d1f5      	bne.n	80033ea <FAC_jingle_Tequila_long+0x192>
	FAC_jingles_delay(250);
	FAC_motor_make_noise(NOTE_G6, 125);
 80033fe:	20c4      	movs	r0, #196	@ 0xc4
 8003400:	217d      	movs	r1, #125	@ 0x7d
 8003402:	00c0      	lsls	r0, r0, #3
 8003404:	f7fe fc1e 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_G6, 125);
 8003408:	20c4      	movs	r0, #196	@ 0xc4
 800340a:	217d      	movs	r1, #125	@ 0x7d
 800340c:	00c0      	lsls	r0, r0, #3
 800340e:	f7fe fc19 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_G6, 125);
 8003412:	20c4      	movs	r0, #196	@ 0xc4
 8003414:	217d      	movs	r1, #125	@ 0x7d
 8003416:	00c0      	lsls	r0, r0, #3
 8003418:	f7fe fc14 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_G6, 125);
 800341c:	20c4      	movs	r0, #196	@ 0xc4
 800341e:	217d      	movs	r1, #125	@ 0x7d
 8003420:	00c0      	lsls	r0, r0, #3
 8003422:	f7fe fc0f 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_G6, 250);
 8003426:	20c4      	movs	r0, #196	@ 0xc4
 8003428:	21fa      	movs	r1, #250	@ 0xfa
 800342a:	00c0      	lsls	r0, r0, #3
 800342c:	f7fe fc0a 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_G6, 250);
 8003430:	20c4      	movs	r0, #196	@ 0xc4
 8003432:	21fa      	movs	r1, #250	@ 0xfa
 8003434:	00c0      	lsls	r0, r0, #3
 8003436:	f7fe fc05 	bl	8001c44 <FAC_motor_make_noise>
	FAC_motor_make_noise(NOTE_C6, 250);
 800343a:	21fa      	movs	r1, #250	@ 0xfa
 800343c:	4807      	ldr	r0, [pc, #28]	@ (800345c <FAC_jingle_Tequila_long+0x204>)
 800343e:	f7fe fc01 	bl	8001c44 <FAC_motor_make_noise>
 8003442:	3519      	adds	r5, #25
		HAL_Delay(10);
 8003444:	200a      	movs	r0, #10
	for (uint16_t i = 0; i < ms/10; i++) {
 8003446:	3d01      	subs	r5, #1
		HAL_Delay(10);
 8003448:	f000 f886 	bl	8003558 <HAL_Delay>
	for (uint16_t i = 0; i < ms/10; i++) {
 800344c:	b2ad      	uxth	r5, r5
		HAL_IWDG_Refresh(&hiwdg);
 800344e:	0020      	movs	r0, r4
 8003450:	f001 fc5e 	bl	8004d10 <HAL_IWDG_Refresh>
	for (uint16_t i = 0; i < ms/10; i++) {
 8003454:	2d00      	cmp	r5, #0
 8003456:	d1f5      	bne.n	8003444 <FAC_jingle_Tequila_long+0x1ec>
	FAC_jingles_delay(250);
}
 8003458:	bd70      	pop	{r4, r5, r6, pc}
 800345a:	46c0      	nop			@ (mov r8, r8)
 800345c:	00000417 	.word	0x00000417
 8003460:	00000575 	.word	0x00000575
 8003464:	20001644 	.word	0x20001644
 8003468:	000004dd 	.word	0x000004dd
 800346c:	00000497 	.word	0x00000497
 8003470:	0000067d 	.word	0x0000067d

08003474 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003474:	480d      	ldr	r0, [pc, #52]	@ (80034ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003476:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003478:	f7ff fd38 	bl	8002eec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800347c:	480c      	ldr	r0, [pc, #48]	@ (80034b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800347e:	490d      	ldr	r1, [pc, #52]	@ (80034b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003480:	4a0d      	ldr	r2, [pc, #52]	@ (80034b8 <LoopForever+0xe>)
  movs r3, #0
 8003482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003484:	e002      	b.n	800348c <LoopCopyDataInit>

08003486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800348a:	3304      	adds	r3, #4

0800348c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800348c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800348e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003490:	d3f9      	bcc.n	8003486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003492:	4a0a      	ldr	r2, [pc, #40]	@ (80034bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003494:	4c0a      	ldr	r4, [pc, #40]	@ (80034c0 <LoopForever+0x16>)
  movs r3, #0
 8003496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003498:	e001      	b.n	800349e <LoopFillZerobss>

0800349a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800349a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800349c:	3204      	adds	r2, #4

0800349e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800349e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034a0:	d3fb      	bcc.n	800349a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80034a2:	f005 fe83 	bl	80091ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80034a6:	f7ff fc55 	bl	8002d54 <main>

080034aa <LoopForever>:

LoopForever:
    b LoopForever
 80034aa:	e7fe      	b.n	80034aa <LoopForever>
  ldr   r0, =_estack
 80034ac:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80034b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80034b4:	20000374 	.word	0x20000374
  ldr r2, =_sidata
 80034b8:	08009394 	.word	0x08009394
  ldr r2, =_sbss
 80034bc:	20000378 	.word	0x20000378
  ldr r4, =_ebss
 80034c0:	20002a24 	.word	0x20002a24

080034c4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80034c4:	e7fe      	b.n	80034c4 <ADC1_COMP_IRQHandler>
	...

080034c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80034cc:	20fa      	movs	r0, #250	@ 0xfa
 80034ce:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <HAL_InitTick+0x40>)
 80034d0:	0080      	lsls	r0, r0, #2
 80034d2:	7819      	ldrb	r1, [r3, #0]
 80034d4:	f7fc fe20 	bl	8000118 <__udivsi3>
 80034d8:	4d0c      	ldr	r5, [pc, #48]	@ (800350c <HAL_InitTick+0x44>)
 80034da:	0001      	movs	r1, r0
 80034dc:	6828      	ldr	r0, [r5, #0]
 80034de:	f7fc fe1b 	bl	8000118 <__udivsi3>
 80034e2:	f000 fb07 	bl	8003af4 <HAL_SYSTICK_Config>
 80034e6:	2800      	cmp	r0, #0
 80034e8:	d10c      	bne.n	8003504 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
 80034ea:	3001      	adds	r0, #1
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034ec:	2c03      	cmp	r4, #3
 80034ee:	d900      	bls.n	80034f2 <HAL_InitTick+0x2a>
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 80034f0:	bd70      	pop	{r4, r5, r6, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034f2:	3802      	subs	r0, #2
 80034f4:	2200      	movs	r2, #0
 80034f6:	0021      	movs	r1, r4
 80034f8:	f000 fac6 	bl	8003a88 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80034fc:	4b04      	ldr	r3, [pc, #16]	@ (8003510 <HAL_InitTick+0x48>)
 80034fe:	2000      	movs	r0, #0
 8003500:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8003502:	e7f5      	b.n	80034f0 <HAL_InitTick+0x28>
    return HAL_ERROR;
 8003504:	2001      	movs	r0, #1
 8003506:	e7f3      	b.n	80034f0 <HAL_InitTick+0x28>
 8003508:	200001fc 	.word	0x200001fc
 800350c:	200001f8 	.word	0x200001f8
 8003510:	20000200 	.word	0x20000200

08003514 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003514:	2110      	movs	r1, #16
 8003516:	4a06      	ldr	r2, [pc, #24]	@ (8003530 <HAL_Init+0x1c>)
{
 8003518:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800351a:	6813      	ldr	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800351c:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800351e:	430b      	orrs	r3, r1
 8003520:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8003522:	f7ff ffd1 	bl	80034c8 <HAL_InitTick>
  HAL_MspInit();
 8003526:	f7ff fc93 	bl	8002e50 <HAL_MspInit>
}
 800352a:	2000      	movs	r0, #0
 800352c:	bd10      	pop	{r4, pc}
 800352e:	46c0      	nop			@ (mov r8, r8)
 8003530:	40022000 	.word	0x40022000

08003534 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003534:	4a03      	ldr	r2, [pc, #12]	@ (8003544 <HAL_IncTick+0x10>)
 8003536:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <HAL_IncTick+0x14>)
 8003538:	6811      	ldr	r1, [r2, #0]
 800353a:	781b      	ldrb	r3, [r3, #0]
 800353c:	185b      	adds	r3, r3, r1
 800353e:	6013      	str	r3, [r2, #0]
}
 8003540:	4770      	bx	lr
 8003542:	46c0      	nop			@ (mov r8, r8)
 8003544:	2000185c 	.word	0x2000185c
 8003548:	200001fc 	.word	0x200001fc

0800354c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800354c:	4b01      	ldr	r3, [pc, #4]	@ (8003554 <HAL_GetTick+0x8>)
 800354e:	6818      	ldr	r0, [r3, #0]
}
 8003550:	4770      	bx	lr
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	2000185c 	.word	0x2000185c

08003558 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003558:	b570      	push	{r4, r5, r6, lr}
 800355a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800355c:	f7ff fff6 	bl	800354c <HAL_GetTick>
 8003560:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003562:	1c63      	adds	r3, r4, #1
 8003564:	d002      	beq.n	800356c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8003566:	4b04      	ldr	r3, [pc, #16]	@ (8003578 <HAL_Delay+0x20>)
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800356c:	f7ff ffee 	bl	800354c <HAL_GetTick>
 8003570:	1b40      	subs	r0, r0, r5
 8003572:	42a0      	cmp	r0, r4
 8003574:	d3fa      	bcc.n	800356c <HAL_Delay+0x14>
  {
  }
}
 8003576:	bd70      	pop	{r4, r5, r6, pc}
 8003578:	200001fc 	.word	0x200001fc

0800357c <ADC_Enable.constprop.0>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 800357c:	2300      	movs	r3, #0
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800357e:	b570      	push	{r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003580:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 8003582:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8003584:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003586:	6891      	ldr	r1, [r2, #8]
 8003588:	3303      	adds	r3, #3
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
 800358a:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 800358c:	400b      	ands	r3, r1
 800358e:	2b01      	cmp	r3, #1
 8003590:	d037      	beq.n	8003602 <ADC_Enable.constprop.0+0x86>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003592:	6891      	ldr	r1, [r2, #8]
 8003594:	4b23      	ldr	r3, [pc, #140]	@ (8003624 <ADC_Enable.constprop.0+0xa8>)
 8003596:	4219      	tst	r1, r3
 8003598:	d129      	bne.n	80035ee <ADC_Enable.constprop.0+0x72>
      
      return HAL_ERROR;
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800359a:	2101      	movs	r1, #1
 800359c:	6893      	ldr	r3, [r2, #8]
 800359e:	430b      	orrs	r3, r1
 80035a0:	6093      	str	r3, [r2, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035a2:	4b21      	ldr	r3, [pc, #132]	@ (8003628 <ADC_Enable.constprop.0+0xac>)
 80035a4:	4921      	ldr	r1, [pc, #132]	@ (800362c <ADC_Enable.constprop.0+0xb0>)
 80035a6:	6818      	ldr	r0, [r3, #0]
 80035a8:	f7fc fdb6 	bl	8000118 <__udivsi3>
 80035ac:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 80035ae:	9b01      	ldr	r3, [sp, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d005      	beq.n	80035c0 <ADC_Enable.constprop.0+0x44>
    {
      wait_loop_index--;
 80035b4:	9b01      	ldr	r3, [sp, #4]
 80035b6:	3b01      	subs	r3, #1
 80035b8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80035ba:	9b01      	ldr	r3, [sp, #4]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1f9      	bne.n	80035b4 <ADC_Enable.constprop.0+0x38>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80035c0:	f7ff ffc4 	bl	800354c <HAL_GetTick>
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035c4:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80035c6:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035c8:	681b      	ldr	r3, [r3, #0]
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035ca:	2501      	movs	r5, #1
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035cc:	07db      	lsls	r3, r3, #31
 80035ce:	d40b      	bmi.n	80035e8 <ADC_Enable.constprop.0+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035d0:	f7ff ffbc 	bl	800354c <HAL_GetTick>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035d4:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035d6:	1b80      	subs	r0, r0, r6
 80035d8:	2802      	cmp	r0, #2
 80035da:	d902      	bls.n	80035e2 <ADC_Enable.constprop.0+0x66>
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	4215      	tst	r5, r2
 80035e0:	d016      	beq.n	8003610 <ADC_Enable.constprop.0+0x94>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	421d      	tst	r5, r3
 80035e6:	d0f3      	beq.n	80035d0 <ADC_Enable.constprop.0+0x54>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80035e8:	2000      	movs	r0, #0
}
 80035ea:	b002      	add	sp, #8
 80035ec:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ee:	2210      	movs	r2, #16
 80035f0:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 80035f2:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035f4:	4313      	orrs	r3, r2
 80035f6:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80035fa:	3a0f      	subs	r2, #15
 80035fc:	4313      	orrs	r3, r2
 80035fe:	63e3      	str	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 8003600:	e7f3      	b.n	80035ea <ADC_Enable.constprop.0+0x6e>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003602:	6811      	ldr	r1, [r2, #0]
 8003604:	420b      	tst	r3, r1
 8003606:	d1ef      	bne.n	80035e8 <ADC_Enable.constprop.0+0x6c>
 8003608:	68d3      	ldr	r3, [r2, #12]
 800360a:	041b      	lsls	r3, r3, #16
 800360c:	d4ec      	bmi.n	80035e8 <ADC_Enable.constprop.0+0x6c>
 800360e:	e7c0      	b.n	8003592 <ADC_Enable.constprop.0+0x16>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003610:	2210      	movs	r2, #16
 8003612:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
      return HAL_ERROR;
 8003614:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003616:	4313      	orrs	r3, r2
 8003618:	63a3      	str	r3, [r4, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800361a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800361c:	432b      	orrs	r3, r5
 800361e:	63e3      	str	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8003620:	e7e3      	b.n	80035ea <ADC_Enable.constprop.0+0x6e>
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	80000017 	.word	0x80000017
 8003628:	200001f8 	.word	0x200001f8
 800362c:	000f4240 	.word	0x000f4240

08003630 <HAL_ADC_Init>:
{
 8003630:	b570      	push	{r4, r5, r6, lr}
 8003632:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8003634:	d064      	beq.n	8003700 <HAL_ADC_Init+0xd0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003636:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8003638:	2b00      	cmp	r3, #0
 800363a:	d068      	beq.n	800370e <HAL_ADC_Init+0xde>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800363c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800363e:	06db      	lsls	r3, r3, #27
 8003640:	d460      	bmi.n	8003704 <HAL_ADC_Init+0xd4>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003642:	6822      	ldr	r2, [r4, #0]
 8003644:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003646:	075b      	lsls	r3, r3, #29
 8003648:	d45c      	bmi.n	8003704 <HAL_ADC_Init+0xd4>
    ADC_STATE_CLR_SET(hadc->State,
 800364a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800364c:	4947      	ldr	r1, [pc, #284]	@ (800376c <HAL_ADC_Init+0x13c>)
 800364e:	400b      	ands	r3, r1
 8003650:	3106      	adds	r1, #6
 8003652:	31ff      	adds	r1, #255	@ 0xff
 8003654:	430b      	orrs	r3, r1
 8003656:	63a3      	str	r3, [r4, #56]	@ 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003658:	2303      	movs	r3, #3
 800365a:	6891      	ldr	r1, [r2, #8]
 800365c:	400b      	ands	r3, r1
 800365e:	2b01      	cmp	r3, #1
 8003660:	d05b      	beq.n	800371a <HAL_ADC_Init+0xea>
      MODIFY_REG(hadc->Instance->CFGR1,
 8003662:	2118      	movs	r1, #24
 8003664:	68d3      	ldr	r3, [r2, #12]
 8003666:	438b      	bics	r3, r1
 8003668:	68a1      	ldr	r1, [r4, #8]
 800366a:	430b      	orrs	r3, r1
 800366c:	60d3      	str	r3, [r2, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800366e:	6913      	ldr	r3, [r2, #16]
 8003670:	6861      	ldr	r1, [r4, #4]
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	089b      	lsrs	r3, r3, #2
 8003676:	430b      	orrs	r3, r1
 8003678:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800367a:	68d3      	ldr	r3, [r2, #12]
 800367c:	493c      	ldr	r1, [pc, #240]	@ (8003770 <HAL_ADC_Init+0x140>)
 800367e:	400b      	ands	r3, r1
 8003680:	60d3      	str	r3, [r2, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003682:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003684:	7e61      	ldrb	r1, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003686:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003688:	03c9      	lsls	r1, r1, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800368a:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800368c:	7ea0      	ldrb	r0, [r4, #26]
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800368e:	68e1      	ldr	r1, [r4, #12]
 8003690:	430b      	orrs	r3, r1
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003692:	0341      	lsls	r1, r0, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003694:	430b      	orrs	r3, r1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003696:	2124      	movs	r1, #36	@ 0x24
 8003698:	5c61      	ldrb	r1, [r4, r1]
 800369a:	0049      	lsls	r1, r1, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 800369c:	430b      	orrs	r3, r1
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800369e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80036a0:	3901      	subs	r1, #1
 80036a2:	1e4d      	subs	r5, r1, #1
 80036a4:	41a9      	sbcs	r1, r5
 80036a6:	0309      	lsls	r1, r1, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80036a8:	430b      	orrs	r3, r1
 80036aa:	6921      	ldr	r1, [r4, #16]
 80036ac:	3902      	subs	r1, #2
 80036ae:	424d      	negs	r5, r1
 80036b0:	4169      	adcs	r1, r5
 80036b2:	0089      	lsls	r1, r1, #2
 80036b4:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036b6:	7ee1      	ldrb	r1, [r4, #27]
 80036b8:	2901      	cmp	r1, #1
 80036ba:	d03e      	beq.n	800373a <HAL_ADC_Init+0x10a>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80036bc:	20c2      	movs	r0, #194	@ 0xc2
 80036be:	69e1      	ldr	r1, [r4, #28]
 80036c0:	30ff      	adds	r0, #255	@ 0xff
 80036c2:	4281      	cmp	r1, r0
 80036c4:	d002      	beq.n	80036cc <HAL_ADC_Init+0x9c>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 80036c6:	6a20      	ldr	r0, [r4, #32]
 80036c8:	4301      	orrs	r1, r0
 80036ca:	430b      	orrs	r3, r1
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80036cc:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80036ce:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
    hadc->Instance->CFGR1 |= tmpCFGR1;
 80036d0:	4319      	orrs	r1, r3
 80036d2:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80036d4:	2180      	movs	r1, #128	@ 0x80
 80036d6:	0549      	lsls	r1, r1, #21
 80036d8:	428d      	cmp	r5, r1
 80036da:	d025      	beq.n	8003728 <HAL_ADC_Init+0xf8>
 80036dc:	1e69      	subs	r1, r5, #1
 80036de:	2906      	cmp	r1, #6
 80036e0:	d922      	bls.n	8003728 <HAL_ADC_Init+0xf8>
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80036e2:	68d2      	ldr	r2, [r2, #12]
 80036e4:	4923      	ldr	r1, [pc, #140]	@ (8003774 <HAL_ADC_Init+0x144>)
 80036e6:	400a      	ands	r2, r1
 80036e8:	429a      	cmp	r2, r3
 80036ea:	d02c      	beq.n	8003746 <HAL_ADC_Init+0x116>
      ADC_STATE_CLR_SET(hadc->State,
 80036ec:	2212      	movs	r2, #18
 80036ee:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80036f0:	4393      	bics	r3, r2
 80036f2:	3a02      	subs	r2, #2
 80036f4:	4313      	orrs	r3, r2
 80036f6:	63a3      	str	r3, [r4, #56]	@ 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80036fa:	3a0f      	subs	r2, #15
 80036fc:	4313      	orrs	r3, r2
 80036fe:	63e3      	str	r3, [r4, #60]	@ 0x3c
    return HAL_ERROR;
 8003700:	2001      	movs	r0, #1
}
 8003702:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003704:	2210      	movs	r2, #16
 8003706:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003708:	4313      	orrs	r3, r2
 800370a:	63a3      	str	r3, [r4, #56]	@ 0x38
    tmp_hal_status = HAL_ERROR;
 800370c:	e7f8      	b.n	8003700 <HAL_ADC_Init+0xd0>
    hadc->Lock = HAL_UNLOCKED;
 800370e:	2234      	movs	r2, #52	@ 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 8003710:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hadc->Lock = HAL_UNLOCKED;
 8003712:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 8003714:	f7ff f932 	bl	800297c <HAL_ADC_MspInit>
 8003718:	e790      	b.n	800363c <HAL_ADC_Init+0xc>
    if (ADC_IS_ENABLE(hadc) == RESET)
 800371a:	6811      	ldr	r1, [r2, #0]
 800371c:	420b      	tst	r3, r1
 800371e:	d1ac      	bne.n	800367a <HAL_ADC_Init+0x4a>
 8003720:	68d3      	ldr	r3, [r2, #12]
 8003722:	041b      	lsls	r3, r3, #16
 8003724:	d4a9      	bmi.n	800367a <HAL_ADC_Init+0x4a>
 8003726:	e79c      	b.n	8003662 <HAL_ADC_Init+0x32>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003728:	2107      	movs	r1, #7
 800372a:	6950      	ldr	r0, [r2, #20]
 800372c:	4388      	bics	r0, r1
 800372e:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003730:	6950      	ldr	r0, [r2, #20]
 8003732:	4029      	ands	r1, r5
 8003734:	4301      	orrs	r1, r0
 8003736:	6151      	str	r1, [r2, #20]
 8003738:	e7d3      	b.n	80036e2 <HAL_ADC_Init+0xb2>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800373a:	2800      	cmp	r0, #0
 800373c:	d10d      	bne.n	800375a <HAL_ADC_Init+0x12a>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800373e:	2180      	movs	r1, #128	@ 0x80
 8003740:	0249      	lsls	r1, r1, #9
 8003742:	430b      	orrs	r3, r1
 8003744:	e7ba      	b.n	80036bc <HAL_ADC_Init+0x8c>
      ADC_CLEAR_ERRORCODE(hadc);
 8003746:	2300      	movs	r3, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003748:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 800374a:	63e3      	str	r3, [r4, #60]	@ 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 800374c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800374e:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8003750:	4393      	bics	r3, r2
 8003752:	3a02      	subs	r2, #2
 8003754:	4313      	orrs	r3, r2
 8003756:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003758:	e7d3      	b.n	8003702 <HAL_ADC_Init+0xd2>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800375a:	2520      	movs	r5, #32
 800375c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800375e:	4328      	orrs	r0, r5
 8003760:	63a0      	str	r0, [r4, #56]	@ 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003762:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003764:	4301      	orrs	r1, r0
 8003766:	63e1      	str	r1, [r4, #60]	@ 0x3c
 8003768:	e7a8      	b.n	80036bc <HAL_ADC_Init+0x8c>
 800376a:	46c0      	nop			@ (mov r8, r8)
 800376c:	fffffefd 	.word	0xfffffefd
 8003770:	fffe0219 	.word	0xfffe0219
 8003774:	833fffe7 	.word	0x833fffe7

08003778 <HAL_ADC_Start_DMA>:
{
 8003778:	b5d0      	push	{r4, r6, r7, lr}
 800377a:	000e      	movs	r6, r1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800377c:	6801      	ldr	r1, [r0, #0]
{
 800377e:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003780:	688b      	ldr	r3, [r1, #8]
{
 8003782:	0017      	movs	r7, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003784:	075b      	lsls	r3, r3, #29
 8003786:	d435      	bmi.n	80037f4 <HAL_ADC_Start_DMA+0x7c>
    __HAL_LOCK(hadc);
 8003788:	2334      	movs	r3, #52	@ 0x34
 800378a:	5cc2      	ldrb	r2, [r0, r3]
 800378c:	2a01      	cmp	r2, #1
 800378e:	d031      	beq.n	80037f4 <HAL_ADC_Start_DMA+0x7c>
 8003790:	2201      	movs	r2, #1
 8003792:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003794:	7e43      	ldrb	r3, [r0, #25]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d004      	beq.n	80037a4 <HAL_ADC_Start_DMA+0x2c>
      tmp_hal_status = ADC_Enable(hadc);
 800379a:	f7ff feef 	bl	800357c <ADC_Enable.constprop.0>
    if (tmp_hal_status == HAL_OK)
 800379e:	2800      	cmp	r0, #0
 80037a0:	d127      	bne.n	80037f2 <HAL_ADC_Start_DMA+0x7a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037a2:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 80037a4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80037a6:	4b14      	ldr	r3, [pc, #80]	@ (80037f8 <HAL_ADC_Start_DMA+0x80>)
 80037a8:	401a      	ands	r2, r3
 80037aa:	2380      	movs	r3, #128	@ 0x80
 80037ac:	005b      	lsls	r3, r3, #1
 80037ae:	4313      	orrs	r3, r2
 80037b0:	63a3      	str	r3, [r4, #56]	@ 0x38
      __HAL_UNLOCK(hadc);
 80037b2:	2234      	movs	r2, #52	@ 0x34
      ADC_CLEAR_ERRORCODE(hadc);
 80037b4:	2300      	movs	r3, #0
 80037b6:	63e3      	str	r3, [r4, #60]	@ 0x3c
      __HAL_UNLOCK(hadc);
 80037b8:	54a3      	strb	r3, [r4, r2]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037ba:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80037bc:	4b0f      	ldr	r3, [pc, #60]	@ (80037fc <HAL_ADC_Start_DMA+0x84>)
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037be:	3a24      	subs	r2, #36	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80037c0:	6283      	str	r3, [r0, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80037c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003800 <HAL_ADC_Start_DMA+0x88>)
 80037c4:	62c3      	str	r3, [r0, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037c6:	4b0f      	ldr	r3, [pc, #60]	@ (8003804 <HAL_ADC_Start_DMA+0x8c>)
 80037c8:	6303      	str	r3, [r0, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037ca:	231c      	movs	r3, #28
 80037cc:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037ce:	684b      	ldr	r3, [r1, #4]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80037d4:	68cb      	ldr	r3, [r1, #12]
 80037d6:	3a0f      	subs	r2, #15
 80037d8:	4313      	orrs	r3, r2
 80037da:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037dc:	0032      	movs	r2, r6
 80037de:	003b      	movs	r3, r7
 80037e0:	3140      	adds	r1, #64	@ 0x40
 80037e2:	f000 fa01 	bl	8003be8 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80037e6:	2104      	movs	r1, #4
 80037e8:	2000      	movs	r0, #0
 80037ea:	6822      	ldr	r2, [r4, #0]
 80037ec:	6893      	ldr	r3, [r2, #8]
 80037ee:	430b      	orrs	r3, r1
 80037f0:	6093      	str	r3, [r2, #8]
}
 80037f2:	bdd0      	pop	{r4, r6, r7, pc}
    __HAL_LOCK(hadc);
 80037f4:	2002      	movs	r0, #2
 80037f6:	e7fc      	b.n	80037f2 <HAL_ADC_Start_DMA+0x7a>
 80037f8:	fffff0fe 	.word	0xfffff0fe
 80037fc:	0800380d 	.word	0x0800380d
 8003800:	08003885 	.word	0x08003885
 8003804:	08003895 	.word	0x08003895

08003808 <HAL_ADC_ConvCpltCallback>:
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8003808:	4770      	bx	lr
 800380a:	46c0      	nop			@ (mov r8, r8)

0800380c <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800380c:	2150      	movs	r1, #80	@ 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800380e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8003810:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003812:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003814:	4211      	tst	r1, r2
 8003816:	d10e      	bne.n	8003836 <ADC_DMAConvCplt+0x2a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003818:	2280      	movs	r2, #128	@ 0x80
 800381a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800381c:	0092      	lsls	r2, r2, #2
 800381e:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003820:	21c0      	movs	r1, #192	@ 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003822:	639a      	str	r2, [r3, #56]	@ 0x38
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	0109      	lsls	r1, r1, #4
 8003828:	68d0      	ldr	r0, [r2, #12]
 800382a:	4208      	tst	r0, r1
 800382c:	d007      	beq.n	800383e <ADC_DMAConvCplt+0x32>

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800382e:	0018      	movs	r0, r3
 8003830:	f7ff ffea 	bl	8003808 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8003834:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003836:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383a:	4798      	blx	r3
}
 800383c:	e7fa      	b.n	8003834 <ADC_DMAConvCplt+0x28>
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800383e:	7e99      	ldrb	r1, [r3, #26]
 8003840:	2900      	cmp	r1, #0
 8003842:	d1f4      	bne.n	800382e <ADC_DMAConvCplt+0x22>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003844:	6811      	ldr	r1, [r2, #0]
 8003846:	0709      	lsls	r1, r1, #28
 8003848:	d5f1      	bpl.n	800382e <ADC_DMAConvCplt+0x22>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800384a:	6891      	ldr	r1, [r2, #8]
 800384c:	0749      	lsls	r1, r1, #29
 800384e:	d40b      	bmi.n	8003868 <ADC_DMAConvCplt+0x5c>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003850:	200c      	movs	r0, #12
 8003852:	6851      	ldr	r1, [r2, #4]
 8003854:	4381      	bics	r1, r0
 8003856:	6051      	str	r1, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8003858:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800385a:	4908      	ldr	r1, [pc, #32]	@ (800387c <ADC_DMAConvCplt+0x70>)
 800385c:	400a      	ands	r2, r1
 800385e:	3104      	adds	r1, #4
 8003860:	31ff      	adds	r1, #255	@ 0xff
 8003862:	430a      	orrs	r2, r1
 8003864:	639a      	str	r2, [r3, #56]	@ 0x38
 8003866:	e7e2      	b.n	800382e <ADC_DMAConvCplt+0x22>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003868:	2120      	movs	r1, #32
 800386a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800386c:	430a      	orrs	r2, r1
 800386e:	639a      	str	r2, [r3, #56]	@ 0x38
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003870:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003872:	391f      	subs	r1, #31
 8003874:	430a      	orrs	r2, r1
 8003876:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003878:	e7d9      	b.n	800382e <ADC_DMAConvCplt+0x22>
 800387a:	46c0      	nop			@ (mov r8, r8)
 800387c:	fffffefe 	.word	0xfffffefe

08003880 <HAL_ADC_ConvHalfCpltCallback>:
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
 8003880:	4770      	bx	lr
 8003882:	46c0      	nop			@ (mov r8, r8)

08003884 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003884:	b510      	push	{r4, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003886:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8003888:	f7ff fffa 	bl	8003880 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800388c:	bd10      	pop	{r4, pc}
 800388e:	46c0      	nop			@ (mov r8, r8)

08003890 <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8003890:	4770      	bx	lr
 8003892:	46c0      	nop			@ (mov r8, r8)

08003894 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003894:	2240      	movs	r2, #64	@ 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003896:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 8003898:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800389a:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800389c:	4313      	orrs	r3, r2
 800389e:	6383      	str	r3, [r0, #56]	@ 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038a0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80038a2:	3a3c      	subs	r2, #60	@ 0x3c
 80038a4:	4313      	orrs	r3, r2
 80038a6:	63c3      	str	r3, [r0, #60]	@ 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80038a8:	f7ff fff2 	bl	8003890 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ac:	bd10      	pop	{r4, pc}
 80038ae:	46c0      	nop			@ (mov r8, r8)

080038b0 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 80038b0:	2300      	movs	r3, #0
{
 80038b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038b4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 80038b6:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80038b8:	3334      	adds	r3, #52	@ 0x34
 80038ba:	5cc2      	ldrb	r2, [r0, r3]
{
 80038bc:	0004      	movs	r4, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80038be:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
  __HAL_LOCK(hadc);
 80038c0:	2a01      	cmp	r2, #1
 80038c2:	d059      	beq.n	8003978 <HAL_ADC_ConfigChannel+0xc8>
 80038c4:	2201      	movs	r2, #1
 80038c6:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80038c8:	6803      	ldr	r3, [r0, #0]
 80038ca:	6898      	ldr	r0, [r3, #8]
 80038cc:	0740      	lsls	r0, r0, #29
 80038ce:	d509      	bpl.n	80038e4 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038d0:	2220      	movs	r2, #32
    tmp_hal_status = HAL_ERROR;
 80038d2:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80038d6:	4313      	orrs	r3, r2
 80038d8:	63a3      	str	r3, [r4, #56]	@ 0x38
  __HAL_UNLOCK(hadc);
 80038da:	2334      	movs	r3, #52	@ 0x34
 80038dc:	2200      	movs	r2, #0
 80038de:	54e2      	strb	r2, [r4, r3]
}
 80038e0:	b003      	add	sp, #12
 80038e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038e4:	2610      	movs	r6, #16
 80038e6:	4276      	negs	r6, r6
 80038e8:	46b4      	mov	ip, r6
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038ea:	6808      	ldr	r0, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80038ec:	4e32      	ldr	r6, [pc, #200]	@ (80039b8 <HAL_ADC_ConfigChannel+0x108>)
 80038ee:	684f      	ldr	r7, [r1, #4]
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038f0:	4082      	lsls	r2, r0
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038f2:	4484      	add	ip, r0
    if (sConfig->Rank != ADC_RANK_NONE)
 80038f4:	42b7      	cmp	r7, r6
 80038f6:	d027      	beq.n	8003948 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038f8:	6a9e      	ldr	r6, [r3, #40]	@ 0x28
 80038fa:	4332      	orrs	r2, r6
 80038fc:	629a      	str	r2, [r3, #40]	@ 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80038fe:	2d07      	cmp	r5, #7
 8003900:	d91f      	bls.n	8003942 <HAL_ADC_ConfigChannel+0x92>
 8003902:	2280      	movs	r2, #128	@ 0x80
 8003904:	0552      	lsls	r2, r2, #21
 8003906:	4295      	cmp	r5, r2
 8003908:	d00c      	beq.n	8003924 <HAL_ADC_ConfigChannel+0x74>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800390a:	2207      	movs	r2, #7
 800390c:	688d      	ldr	r5, [r1, #8]
 800390e:	6959      	ldr	r1, [r3, #20]
 8003910:	4011      	ands	r1, r2
 8003912:	428d      	cmp	r5, r1
 8003914:	d006      	beq.n	8003924 <HAL_ADC_ConfigChannel+0x74>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003916:	6959      	ldr	r1, [r3, #20]
 8003918:	4391      	bics	r1, r2
 800391a:	6159      	str	r1, [r3, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800391c:	6959      	ldr	r1, [r3, #20]
 800391e:	402a      	ands	r2, r5
 8003920:	430a      	orrs	r2, r1
 8003922:	615a      	str	r2, [r3, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003924:	4663      	mov	r3, ip
 8003926:	2b02      	cmp	r3, #2
 8003928:	d809      	bhi.n	800393e <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800392a:	4b24      	ldr	r3, [pc, #144]	@ (80039bc <HAL_ADC_ConfigChannel+0x10c>)
 800392c:	2180      	movs	r1, #128	@ 0x80
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	2810      	cmp	r0, #16
 8003932:	d025      	beq.n	8003980 <HAL_ADC_ConfigChannel+0xd0>
 8003934:	2811      	cmp	r0, #17
 8003936:	d03a      	beq.n	80039ae <HAL_ADC_ConfigChannel+0xfe>
 8003938:	0449      	lsls	r1, r1, #17
 800393a:	430a      	orrs	r2, r1
 800393c:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800393e:	2000      	movs	r0, #0
 8003940:	e7cb      	b.n	80038da <HAL_ADC_ConfigChannel+0x2a>
 8003942:	2d00      	cmp	r5, #0
 8003944:	d1ee      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x74>
 8003946:	e7e0      	b.n	800390a <HAL_ADC_ConfigChannel+0x5a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003948:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800394a:	4391      	bics	r1, r2
 800394c:	6299      	str	r1, [r3, #40]	@ 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800394e:	4663      	mov	r3, ip
 8003950:	2b02      	cmp	r3, #2
 8003952:	d8f4      	bhi.n	800393e <HAL_ADC_ConfigChannel+0x8e>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003954:	4b19      	ldr	r3, [pc, #100]	@ (80039bc <HAL_ADC_ConfigChannel+0x10c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2810      	cmp	r0, #16
 800395a:	d00f      	beq.n	800397c <HAL_ADC_ConfigChannel+0xcc>
 800395c:	3811      	subs	r0, #17
 800395e:	1e42      	subs	r2, r0, #1
 8003960:	4190      	sbcs	r0, r2
 8003962:	4a17      	ldr	r2, [pc, #92]	@ (80039c0 <HAL_ADC_ConfigChannel+0x110>)
 8003964:	4240      	negs	r0, r0
 8003966:	4010      	ands	r0, r2
 8003968:	4a16      	ldr	r2, [pc, #88]	@ (80039c4 <HAL_ADC_ConfigChannel+0x114>)
 800396a:	4694      	mov	ip, r2
 800396c:	4460      	add	r0, ip
 800396e:	4018      	ands	r0, r3
 8003970:	4b12      	ldr	r3, [pc, #72]	@ (80039bc <HAL_ADC_ConfigChannel+0x10c>)
 8003972:	6018      	str	r0, [r3, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003974:	2000      	movs	r0, #0
 8003976:	e7b0      	b.n	80038da <HAL_ADC_ConfigChannel+0x2a>
  __HAL_LOCK(hadc);
 8003978:	2002      	movs	r0, #2
 800397a:	e7b1      	b.n	80038e0 <HAL_ADC_ConfigChannel+0x30>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800397c:	4812      	ldr	r0, [pc, #72]	@ (80039c8 <HAL_ADC_ConfigChannel+0x118>)
 800397e:	e7f6      	b.n	800396e <HAL_ADC_ConfigChannel+0xbe>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003980:	0409      	lsls	r1, r1, #16
 8003982:	430a      	orrs	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003986:	4b11      	ldr	r3, [pc, #68]	@ (80039cc <HAL_ADC_ConfigChannel+0x11c>)
 8003988:	4911      	ldr	r1, [pc, #68]	@ (80039d0 <HAL_ADC_ConfigChannel+0x120>)
 800398a:	6818      	ldr	r0, [r3, #0]
 800398c:	f7fc fbc4 	bl	8000118 <__udivsi3>
 8003990:	0083      	lsls	r3, r0, #2
 8003992:	181b      	adds	r3, r3, r0
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003998:	9b01      	ldr	r3, [sp, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d0cf      	beq.n	800393e <HAL_ADC_ConfigChannel+0x8e>
            wait_loop_index--;
 800399e:	9b01      	ldr	r3, [sp, #4]
 80039a0:	3b01      	subs	r3, #1
 80039a2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80039a4:	9b01      	ldr	r3, [sp, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1f9      	bne.n	800399e <HAL_ADC_ConfigChannel+0xee>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039aa:	2000      	movs	r0, #0
 80039ac:	e795      	b.n	80038da <HAL_ADC_ConfigChannel+0x2a>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80039ae:	03c9      	lsls	r1, r1, #15
 80039b0:	430a      	orrs	r2, r1
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039b2:	2000      	movs	r0, #0
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80039b4:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039b6:	e790      	b.n	80038da <HAL_ADC_ConfigChannel+0x2a>
 80039b8:	00001001 	.word	0x00001001
 80039bc:	40012708 	.word	0x40012708
 80039c0:	ff400000 	.word	0xff400000
 80039c4:	ffbfffff 	.word	0xffbfffff
 80039c8:	ff7fffff 	.word	0xff7fffff
 80039cc:	200001f8 	.word	0x200001f8
 80039d0:	000f4240 	.word	0x000f4240

080039d4 <HAL_ADCEx_Calibration_Start>:
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80039d4:	2334      	movs	r3, #52	@ 0x34
{
 80039d6:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hadc);
 80039d8:	5cc2      	ldrb	r2, [r0, r3]
{
 80039da:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80039dc:	2a01      	cmp	r2, #1
 80039de:	d04e      	beq.n	8003a7e <HAL_ADCEx_Calibration_Start+0xaa>
 80039e0:	2201      	movs	r2, #1
 80039e2:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80039e4:	6803      	ldr	r3, [r0, #0]
 80039e6:	3202      	adds	r2, #2
 80039e8:	6899      	ldr	r1, [r3, #8]
 80039ea:	400a      	ands	r2, r1
 80039ec:	2a01      	cmp	r2, #1
 80039ee:	d105      	bne.n	80039fc <HAL_ADCEx_Calibration_Start+0x28>
 80039f0:	6819      	ldr	r1, [r3, #0]
 80039f2:	420a      	tst	r2, r1
 80039f4:	d12e      	bne.n	8003a54 <HAL_ADCEx_Calibration_Start+0x80>
 80039f6:	68da      	ldr	r2, [r3, #12]
 80039f8:	0412      	lsls	r2, r2, #16
 80039fa:	d42b      	bmi.n	8003a54 <HAL_ADCEx_Calibration_Start+0x80>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 80039fc:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80039fe:	4921      	ldr	r1, [pc, #132]	@ (8003a84 <HAL_ADCEx_Calibration_Start+0xb0>)
 8003a00:	400a      	ands	r2, r1
 8003a02:	3106      	adds	r1, #6
 8003a04:	31ff      	adds	r1, #255	@ 0xff
 8003a06:	430a      	orrs	r2, r1
 8003a08:	63a2      	str	r2, [r4, #56]	@ 0x38
    /* Note: Specificity of this STM32 series: Calibration factor is           */
    /*       available in data register and also transferred by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003a0a:	68de      	ldr	r6, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	3101      	adds	r1, #1
 8003a10:	438a      	bics	r2, r1
 8003a12:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003a14:	2280      	movs	r2, #128	@ 0x80
 8003a16:	6899      	ldr	r1, [r3, #8]
 8003a18:	0612      	lsls	r2, r2, #24
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003a1e:	f7ff fd95 	bl	800354c <HAL_GetTick>
 8003a22:	0005      	movs	r5, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003a24:	6823      	ldr	r3, [r4, #0]
 8003a26:	689a      	ldr	r2, [r3, #8]
 8003a28:	2a00      	cmp	r2, #0
 8003a2a:	da1c      	bge.n	8003a66 <HAL_ADCEx_Calibration_Start+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003a2c:	f7ff fd8e 	bl	800354c <HAL_GetTick>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003a30:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003a32:	1b40      	subs	r0, r0, r5
 8003a34:	2802      	cmp	r0, #2
 8003a36:	d9f6      	bls.n	8003a26 <HAL_ADCEx_Calibration_Start+0x52>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	2a00      	cmp	r2, #0
 8003a3c:	daf3      	bge.n	8003a26 <HAL_ADCEx_Calibration_Start+0x52>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003a3e:	2212      	movs	r2, #18
 8003a40:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);

          return HAL_ERROR;
 8003a42:	2001      	movs	r0, #1
          ADC_STATE_CLR_SET(hadc->State,
 8003a44:	4393      	bics	r3, r2
 8003a46:	3a02      	subs	r2, #2
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	63a3      	str	r3, [r4, #56]	@ 0x38
          __HAL_UNLOCK(hadc);
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	2334      	movs	r3, #52	@ 0x34
 8003a50:	54e2      	strb	r2, [r4, r3]
          return HAL_ERROR;
 8003a52:	e007      	b.n	8003a64 <HAL_ADCEx_Calibration_Start+0x90>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a54:	2220      	movs	r2, #32
    
    tmp_hal_status = HAL_ERROR;
 8003a56:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a58:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	63a3      	str	r3, [r4, #56]	@ 0x38
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a5e:	2334      	movs	r3, #52	@ 0x34
 8003a60:	2200      	movs	r2, #0
 8003a62:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8003a64:	bd70      	pop	{r4, r5, r6, pc}
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003a66:	2203      	movs	r2, #3
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003a68:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003a6a:	4016      	ands	r6, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003a6c:	430e      	orrs	r6, r1
 8003a6e:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8003a70:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a72:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8003a74:	4393      	bics	r3, r2
 8003a76:	3a02      	subs	r2, #2
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003a7c:	e7ef      	b.n	8003a5e <HAL_ADCEx_Calibration_Start+0x8a>
  __HAL_LOCK(hadc);
 8003a7e:	2002      	movs	r0, #2
 8003a80:	e7f0      	b.n	8003a64 <HAL_ADCEx_Calibration_Start+0x90>
 8003a82:	46c0      	nop			@ (mov r8, r8)
 8003a84:	fffffefd 	.word	0xfffffefd

08003a88 <HAL_NVIC_SetPriority>:
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a88:	22ff      	movs	r2, #255	@ 0xff
 8003a8a:	2303      	movs	r3, #3
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a8c:	b510      	push	{r4, lr}
 8003a8e:	0014      	movs	r4, r2
 8003a90:	4003      	ands	r3, r0
 8003a92:	00db      	lsls	r3, r3, #3
 8003a94:	409c      	lsls	r4, r3
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a96:	0189      	lsls	r1, r1, #6
 8003a98:	400a      	ands	r2, r1
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a9a:	43e4      	mvns	r4, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a9c:	409a      	lsls	r2, r3
  if ((int32_t)(IRQn) >= 0)
 8003a9e:	2800      	cmp	r0, #0
 8003aa0:	db0b      	blt.n	8003aba <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003aa2:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad4 <HAL_NVIC_SetPriority+0x4c>)
 8003aa4:	21c0      	movs	r1, #192	@ 0xc0
 8003aa6:	469c      	mov	ip, r3
 8003aa8:	0880      	lsrs	r0, r0, #2
 8003aaa:	0080      	lsls	r0, r0, #2
 8003aac:	4460      	add	r0, ip
 8003aae:	0089      	lsls	r1, r1, #2
 8003ab0:	5843      	ldr	r3, [r0, r1]
 8003ab2:	4023      	ands	r3, r4
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	5043      	str	r3, [r0, r1]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8003ab8:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003aba:	230f      	movs	r3, #15
 8003abc:	4906      	ldr	r1, [pc, #24]	@ (8003ad8 <HAL_NVIC_SetPriority+0x50>)
 8003abe:	4003      	ands	r3, r0
 8003ac0:	468c      	mov	ip, r1
 8003ac2:	3b08      	subs	r3, #8
 8003ac4:	089b      	lsrs	r3, r3, #2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	4463      	add	r3, ip
 8003aca:	69d9      	ldr	r1, [r3, #28]
 8003acc:	400c      	ands	r4, r1
 8003ace:	4314      	orrs	r4, r2
 8003ad0:	61dc      	str	r4, [r3, #28]
 8003ad2:	e7f1      	b.n	8003ab8 <HAL_NVIC_SetPriority+0x30>
 8003ad4:	e000e100 	.word	0xe000e100
 8003ad8:	e000ed00 	.word	0xe000ed00

08003adc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8003adc:	2800      	cmp	r0, #0
 8003ade:	db05      	blt.n	8003aec <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ae0:	221f      	movs	r2, #31
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	4002      	ands	r2, r0
 8003ae6:	4093      	lsls	r3, r2
 8003ae8:	4a01      	ldr	r2, [pc, #4]	@ (8003af0 <HAL_NVIC_EnableIRQ+0x14>)
 8003aea:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003aec:	4770      	bx	lr
 8003aee:	46c0      	nop			@ (mov r8, r8)
 8003af0:	e000e100 	.word	0xe000e100

08003af4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003af4:	2280      	movs	r2, #128	@ 0x80
 8003af6:	1e43      	subs	r3, r0, #1
 8003af8:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8003afa:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003afc:	4293      	cmp	r3, r2
 8003afe:	d20e      	bcs.n	8003b1e <HAL_SYSTICK_Config+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b00:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b02:	4a07      	ldr	r2, [pc, #28]	@ (8003b20 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b04:	4807      	ldr	r0, [pc, #28]	@ (8003b24 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b06:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003b08:	6a03      	ldr	r3, [r0, #32]
 8003b0a:	0609      	lsls	r1, r1, #24
 8003b0c:	021b      	lsls	r3, r3, #8
 8003b0e:	0a1b      	lsrs	r3, r3, #8
 8003b10:	430b      	orrs	r3, r1
 8003b12:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b14:	2300      	movs	r3, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b16:	2000      	movs	r0, #0
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b18:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b1a:	3307      	adds	r3, #7
 8003b1c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003b1e:	4770      	bx	lr
 8003b20:	e000e010 	.word	0xe000e010
 8003b24:	e000ed00 	.word	0xe000ed00

08003b28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b28:	b570      	push	{r4, r5, r6, lr}
 8003b2a:	1e04      	subs	r4, r0, #0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003b2c:	d027      	beq.n	8003b7e <HAL_DMA_Init+0x56>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b2e:	2521      	movs	r5, #33	@ 0x21
 8003b30:	2302      	movs	r3, #2
 8003b32:	5543      	strb	r3, [r0, r5]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003b34:	6800      	ldr	r0, [r0, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b36:	4b13      	ldr	r3, [pc, #76]	@ (8003b84 <HAL_DMA_Init+0x5c>)
  tmp = hdma->Instance->CCR;
 8003b38:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003b3a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003b3c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8003b3e:	6863      	ldr	r3, [r4, #4]
 8003b40:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b42:	68e1      	ldr	r1, [r4, #12]
 8003b44:	430b      	orrs	r3, r1
 8003b46:	6921      	ldr	r1, [r4, #16]
 8003b48:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b4a:	6961      	ldr	r1, [r4, #20]
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	69a1      	ldr	r1, [r4, #24]
 8003b50:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b52:	69e1      	ldr	r1, [r4, #28]
 8003b54:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8003b56:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b58:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003b88 <HAL_DMA_Init+0x60>)
 8003b5c:	2114      	movs	r1, #20
 8003b5e:	469c      	mov	ip, r3
 8003b60:	4460      	add	r0, ip
 8003b62:	f7fc fad9 	bl	8000118 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003b66:	4b09      	ldr	r3, [pc, #36]	@ (8003b8c <HAL_DMA_Init+0x64>)
  hdma->State = HAL_DMA_STATE_READY;
 8003b68:	2201      	movs	r2, #1
  hdma->DmaBaseAddress = DMA1;
 8003b6a:	63e3      	str	r3, [r4, #60]	@ 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b6c:	2300      	movs	r3, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003b6e:	0080      	lsls	r0, r0, #2
 8003b70:	6420      	str	r0, [r4, #64]	@ 0x40
  return HAL_OK;
 8003b72:	2000      	movs	r0, #0
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b74:	63a3      	str	r3, [r4, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003b76:	5562      	strb	r2, [r4, r5]
  hdma->Lock = HAL_UNLOCKED;
 8003b78:	321f      	adds	r2, #31
 8003b7a:	54a3      	strb	r3, [r4, r2]
}
 8003b7c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003b7e:	2001      	movs	r0, #1
 8003b80:	e7fc      	b.n	8003b7c <HAL_DMA_Init+0x54>
 8003b82:	46c0      	nop			@ (mov r8, r8)
 8003b84:	ffffc00f 	.word	0xffffc00f
 8003b88:	bffdfff8 	.word	0xbffdfff8
 8003b8c:	40020000 	.word	0x40020000

08003b90 <HAL_DMA_Start>:
{
 8003b90:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003b92:	2420      	movs	r4, #32
 8003b94:	5d05      	ldrb	r5, [r0, r4]
 8003b96:	2d01      	cmp	r5, #1
 8003b98:	d008      	beq.n	8003bac <HAL_DMA_Start+0x1c>
 8003b9a:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8003b9c:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 8003b9e:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8003ba0:	5dc5      	ldrb	r5, [r0, r7]
 8003ba2:	b2ee      	uxtb	r6, r5
 8003ba4:	2d01      	cmp	r5, #1
 8003ba6:	d003      	beq.n	8003bb0 <HAL_DMA_Start+0x20>
    __HAL_UNLOCK(hdma);
 8003ba8:	2300      	movs	r3, #0
 8003baa:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 8003bac:	2002      	movs	r0, #2
}
 8003bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb0:	3c1e      	subs	r4, #30
 8003bb2:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bb4:	2400      	movs	r4, #0
 8003bb6:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bb8:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bba:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bbc:	6825      	ldr	r5, [r4, #0]
 8003bbe:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bc0:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003bc2:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003bc4:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003bc6:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8003bc8:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bca:	6843      	ldr	r3, [r0, #4]
 8003bcc:	2b10      	cmp	r3, #16
 8003bce:	d007      	beq.n	8003be0 <HAL_DMA_Start+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003bd0:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8003bd2:	60e2      	str	r2, [r4, #12]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd8:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	6023      	str	r3, [r4, #0]
 8003bde:	e7e6      	b.n	8003bae <HAL_DMA_Start+0x1e>
    hdma->Instance->CPAR = DstAddress;
 8003be0:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003be2:	60e1      	str	r1, [r4, #12]
 8003be4:	e7f6      	b.n	8003bd4 <HAL_DMA_Start+0x44>
 8003be6:	46c0      	nop			@ (mov r8, r8)

08003be8 <HAL_DMA_Start_IT>:
{
 8003be8:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8003bea:	2420      	movs	r4, #32
 8003bec:	5d05      	ldrb	r5, [r0, r4]
 8003bee:	2d01      	cmp	r5, #1
 8003bf0:	d008      	beq.n	8003c04 <HAL_DMA_Start_IT+0x1c>
 8003bf2:	2501      	movs	r5, #1
  if (HAL_DMA_STATE_READY == hdma->State)
 8003bf4:	2721      	movs	r7, #33	@ 0x21
  __HAL_LOCK(hdma);
 8003bf6:	5505      	strb	r5, [r0, r4]
  if (HAL_DMA_STATE_READY == hdma->State)
 8003bf8:	5dc5      	ldrb	r5, [r0, r7]
 8003bfa:	b2ee      	uxtb	r6, r5
 8003bfc:	2d01      	cmp	r5, #1
 8003bfe:	d003      	beq.n	8003c08 <HAL_DMA_Start_IT+0x20>
    __HAL_UNLOCK(hdma);
 8003c00:	2300      	movs	r3, #0
 8003c02:	5503      	strb	r3, [r0, r4]
  __HAL_LOCK(hdma);
 8003c04:	2002      	movs	r0, #2
}
 8003c06:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c08:	3c1e      	subs	r4, #30
 8003c0a:	55c4      	strb	r4, [r0, r7]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c0c:	2400      	movs	r4, #0
 8003c0e:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c10:	6804      	ldr	r4, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c12:	6c07      	ldr	r7, [r0, #64]	@ 0x40
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c14:	6825      	ldr	r5, [r4, #0]
 8003c16:	43b5      	bics	r5, r6
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c18:	40be      	lsls	r6, r7
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c1a:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003c1c:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8003c1e:	606e      	str	r6, [r5, #4]
  hdma->Instance->CNDTR = DataLength;
 8003c20:	6063      	str	r3, [r4, #4]
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c22:	6843      	ldr	r3, [r0, #4]
 8003c24:	2b10      	cmp	r3, #16
 8003c26:	d00e      	beq.n	8003c46 <HAL_DMA_Start_IT+0x5e>
    if (NULL != hdma->XferHalfCpltCallback)
 8003c28:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = SrcAddress;
 8003c2a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c2c:	60e2      	str	r2, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00e      	beq.n	8003c50 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003c32:	220e      	movs	r2, #14
 8003c34:	6823      	ldr	r3, [r4, #0]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c3e:	2000      	movs	r0, #0
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003c40:	4313      	orrs	r3, r2
 8003c42:	6023      	str	r3, [r4, #0]
 8003c44:	e7df      	b.n	8003c06 <HAL_DMA_Start_IT+0x1e>
    if (NULL != hdma->XferHalfCpltCallback)
 8003c46:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 8003c48:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003c4a:	60e1      	str	r1, [r4, #12]
    if (NULL != hdma->XferHalfCpltCallback)
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1f0      	bne.n	8003c32 <HAL_DMA_Start_IT+0x4a>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003c50:	220a      	movs	r2, #10
 8003c52:	6823      	ldr	r3, [r4, #0]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	3a06      	subs	r2, #6
 8003c5c:	4393      	bics	r3, r2
 8003c5e:	6023      	str	r3, [r4, #0]
 8003c60:	e7eb      	b.n	8003c3a <HAL_DMA_Start_IT+0x52>
 8003c62:	46c0      	nop			@ (mov r8, r8)

08003c64 <HAL_DMA_IRQHandler>:
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003c64:	2104      	movs	r1, #4
{
 8003c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003c68:	000c      	movs	r4, r1
 8003c6a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c6c:	6bc7      	ldr	r7, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003c6e:	409c      	lsls	r4, r3
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c70:	683a      	ldr	r2, [r7, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003c72:	6806      	ldr	r6, [r0, #0]
 8003c74:	6835      	ldr	r5, [r6, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003c76:	4222      	tst	r2, r4
 8003c78:	d00d      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x32>
 8003c7a:	4229      	tst	r1, r5
 8003c7c:	d00b      	beq.n	8003c96 <HAL_DMA_IRQHandler+0x32>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003c7e:	6833      	ldr	r3, [r6, #0]
 8003c80:	069b      	lsls	r3, r3, #26
 8003c82:	d402      	bmi.n	8003c8a <HAL_DMA_IRQHandler+0x26>
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003c84:	6833      	ldr	r3, [r6, #0]
 8003c86:	438b      	bics	r3, r1
 8003c88:	6033      	str	r3, [r6, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8003c8a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003c8c:	607c      	str	r4, [r7, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d000      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8003c92:	4798      	blx	r3
}
 8003c94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003c96:	2102      	movs	r1, #2
 8003c98:	000c      	movs	r4, r1
 8003c9a:	409c      	lsls	r4, r3
 8003c9c:	4222      	tst	r2, r4
 8003c9e:	d014      	beq.n	8003cca <HAL_DMA_IRQHandler+0x66>
 8003ca0:	4229      	tst	r1, r5
 8003ca2:	d012      	beq.n	8003cca <HAL_DMA_IRQHandler+0x66>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ca4:	6833      	ldr	r3, [r6, #0]
 8003ca6:	069b      	lsls	r3, r3, #26
 8003ca8:	d406      	bmi.n	8003cb8 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003caa:	220a      	movs	r2, #10
 8003cac:	6833      	ldr	r3, [r6, #0]
 8003cae:	4393      	bics	r3, r2
 8003cb0:	6033      	str	r3, [r6, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8003cb2:	2321      	movs	r3, #33	@ 0x21
 8003cb4:	3a09      	subs	r2, #9
 8003cb6:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8003cb8:	2320      	movs	r3, #32
 8003cba:	2200      	movs	r2, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003cbc:	607c      	str	r4, [r7, #4]
    __HAL_UNLOCK(hdma);
 8003cbe:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferCpltCallback != NULL)
 8003cc0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d0e6      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8003cc6:	4798      	blx	r3
 8003cc8:	e7e4      	b.n	8003c94 <HAL_DMA_IRQHandler+0x30>
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003cca:	2108      	movs	r1, #8
 8003ccc:	000c      	movs	r4, r1
 8003cce:	409c      	lsls	r4, r3
 8003cd0:	4222      	tst	r2, r4
 8003cd2:	d0df      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x30>
 8003cd4:	4229      	tst	r1, r5
 8003cd6:	d0dd      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x30>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cd8:	6832      	ldr	r2, [r6, #0]
 8003cda:	3106      	adds	r1, #6
 8003cdc:	438a      	bics	r2, r1
 8003cde:	6032      	str	r2, [r6, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	0011      	movs	r1, r2
 8003ce4:	4099      	lsls	r1, r3
    hdma->State = HAL_DMA_STATE_READY;
 8003ce6:	2321      	movs	r3, #33	@ 0x21
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003ce8:	6079      	str	r1, [r7, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cea:	6382      	str	r2, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003cec:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8003cee:	2200      	movs	r2, #0
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferErrorCallback != NULL)
 8003cf4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d0cc      	beq.n	8003c94 <HAL_DMA_IRQHandler+0x30>
      hdma->XferErrorCallback(hdma);
 8003cfa:	4798      	blx	r3
 8003cfc:	e7ca      	b.n	8003c94 <HAL_DMA_IRQHandler+0x30>
 8003cfe:	46c0      	nop			@ (mov r8, r8)

08003d00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d02:	46de      	mov	lr, fp
 8003d04:	4657      	mov	r7, sl
 8003d06:	464e      	mov	r6, r9
 8003d08:	4645      	mov	r5, r8
 8003d0a:	b5e0      	push	{r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d0c:	680a      	ldr	r2, [r1, #0]
{
 8003d0e:	468b      	mov	fp, r1
 8003d10:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d12:	2a00      	cmp	r2, #0
 8003d14:	d079      	beq.n	8003e0a <HAL_GPIO_Init+0x10a>
 8003d16:	2190      	movs	r1, #144	@ 0x90
  uint32_t position = 0x00u;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	05c9      	lsls	r1, r1, #23
 8003d1c:	4288      	cmp	r0, r1
 8003d1e:	d100      	bne.n	8003d22 <HAL_GPIO_Init+0x22>
 8003d20:	e0d6      	b.n	8003ed0 <HAL_GPIO_Init+0x1d0>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d22:	49d3      	ldr	r1, [pc, #844]	@ (8004070 <HAL_GPIO_Init+0x370>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d24:	4fd3      	ldr	r7, [pc, #844]	@ (8004074 <HAL_GPIO_Init+0x374>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d26:	468c      	mov	ip, r1
 8003d28:	4659      	mov	r1, fp
 8003d2a:	9102      	str	r1, [sp, #8]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d2c:	2101      	movs	r1, #1
 8003d2e:	4099      	lsls	r1, r3
 8003d30:	4688      	mov	r8, r1
 8003d32:	4011      	ands	r1, r2
 8003d34:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 8003d36:	4641      	mov	r1, r8
 8003d38:	420a      	tst	r2, r1
 8003d3a:	d062      	beq.n	8003e02 <HAL_GPIO_Init+0x102>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d3c:	9c02      	ldr	r4, [sp, #8]
 8003d3e:	005d      	lsls	r5, r3, #1
 8003d40:	6861      	ldr	r1, [r4, #4]
 8003d42:	468b      	mov	fp, r1
 8003d44:	2103      	movs	r1, #3
 8003d46:	465c      	mov	r4, fp
 8003d48:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d4a:	2403      	movs	r4, #3
 8003d4c:	40ac      	lsls	r4, r5
 8003d4e:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d50:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003d52:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003d54:	2e01      	cmp	r6, #1
 8003d56:	d95f      	bls.n	8003e18 <HAL_GPIO_Init+0x118>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d58:	2903      	cmp	r1, #3
 8003d5a:	d000      	beq.n	8003d5e <HAL_GPIO_Init+0x5e>
 8003d5c:	e17b      	b.n	8004056 <HAL_GPIO_Init+0x356>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d5e:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 8003d60:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003d62:	9c01      	ldr	r4, [sp, #4]
 8003d64:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003d66:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d68:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003d6a:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003d6c:	4659      	mov	r1, fp
 8003d6e:	02a4      	lsls	r4, r4, #10
 8003d70:	4221      	tst	r1, r4
 8003d72:	d046      	beq.n	8003e02 <HAL_GPIO_Init+0x102>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d74:	4661      	mov	r1, ip
 8003d76:	2401      	movs	r4, #1
 8003d78:	4665      	mov	r5, ip
 8003d7a:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d7c:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d7e:	4321      	orrs	r1, r4
 8003d80:	61a9      	str	r1, [r5, #24]
 8003d82:	69a9      	ldr	r1, [r5, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d84:	2503      	movs	r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d86:	4021      	ands	r1, r4
 8003d88:	4cbb      	ldr	r4, [pc, #748]	@ (8004078 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d8a:	401d      	ands	r5, r3
 8003d8c:	46a0      	mov	r8, r4
 8003d8e:	00ad      	lsls	r5, r5, #2
 8003d90:	40ae      	lsls	r6, r5
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d92:	9105      	str	r1, [sp, #20]
 8003d94:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003d96:	0899      	lsrs	r1, r3, #2
 8003d98:	0089      	lsls	r1, r1, #2
 8003d9a:	4441      	add	r1, r8
 8003d9c:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003d9e:	43b4      	bics	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003da0:	4eb6      	ldr	r6, [pc, #728]	@ (800407c <HAL_GPIO_Init+0x37c>)
 8003da2:	42b0      	cmp	r0, r6
 8003da4:	d100      	bne.n	8003da8 <HAL_GPIO_Init+0xa8>
 8003da6:	e08f      	b.n	8003ec8 <HAL_GPIO_Init+0x1c8>
 8003da8:	4eb5      	ldr	r6, [pc, #724]	@ (8004080 <HAL_GPIO_Init+0x380>)
 8003daa:	42b0      	cmp	r0, r6
 8003dac:	d100      	bne.n	8003db0 <HAL_GPIO_Init+0xb0>
 8003dae:	e079      	b.n	8003ea4 <HAL_GPIO_Init+0x1a4>
 8003db0:	4eb4      	ldr	r6, [pc, #720]	@ (8004084 <HAL_GPIO_Init+0x384>)
 8003db2:	42b0      	cmp	r0, r6
 8003db4:	d100      	bne.n	8003db8 <HAL_GPIO_Init+0xb8>
 8003db6:	e146      	b.n	8004046 <HAL_GPIO_Init+0x346>
 8003db8:	4eb3      	ldr	r6, [pc, #716]	@ (8004088 <HAL_GPIO_Init+0x388>)
 8003dba:	42b0      	cmp	r0, r6
 8003dbc:	d100      	bne.n	8003dc0 <HAL_GPIO_Init+0xc0>
 8003dbe:	e146      	b.n	800404e <HAL_GPIO_Init+0x34e>
 8003dc0:	2605      	movs	r6, #5
 8003dc2:	40ae      	lsls	r6, r5
 8003dc4:	4334      	orrs	r4, r6
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dc6:	2680      	movs	r6, #128	@ 0x80
 8003dc8:	465d      	mov	r5, fp
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003dca:	608c      	str	r4, [r1, #8]
        temp &= ~(iocurrent);
 8003dcc:	9c00      	ldr	r4, [sp, #0]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dce:	0376      	lsls	r6, r6, #13
        temp &= ~(iocurrent);
 8003dd0:	43e4      	mvns	r4, r4
        temp = EXTI->RTSR;
 8003dd2:	68b9      	ldr	r1, [r7, #8]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003dd4:	4235      	tst	r5, r6
 8003dd6:	d000      	beq.n	8003dda <HAL_GPIO_Init+0xda>
 8003dd8:	e073      	b.n	8003ec2 <HAL_GPIO_Init+0x1c2>
        temp &= ~(iocurrent);
 8003dda:	4021      	ands	r1, r4
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ddc:	465d      	mov	r5, fp
        EXTI->RTSR = temp;
 8003dde:	60b9      	str	r1, [r7, #8]
        temp = EXTI->FTSR;
 8003de0:	68f9      	ldr	r1, [r7, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003de2:	02ad      	lsls	r5, r5, #10
 8003de4:	d46a      	bmi.n	8003ebc <HAL_GPIO_Init+0x1bc>
        temp &= ~(iocurrent);
 8003de6:	4021      	ands	r1, r4
        EXTI->FTSR = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003de8:	465d      	mov	r5, fp
        EXTI->FTSR = temp;
 8003dea:	60f9      	str	r1, [r7, #12]
        temp = EXTI->EMR;
 8003dec:	6879      	ldr	r1, [r7, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003dee:	03ad      	lsls	r5, r5, #14
 8003df0:	d461      	bmi.n	8003eb6 <HAL_GPIO_Init+0x1b6>
        temp &= ~(iocurrent);
 8003df2:	4021      	ands	r1, r4
        }
        EXTI->EMR = temp;

        temp = EXTI->IMR;
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003df4:	465d      	mov	r5, fp
        EXTI->EMR = temp;
 8003df6:	6079      	str	r1, [r7, #4]
        temp = EXTI->IMR;
 8003df8:	6839      	ldr	r1, [r7, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003dfa:	03ed      	lsls	r5, r5, #15
 8003dfc:	d456      	bmi.n	8003eac <HAL_GPIO_Init+0x1ac>
        temp &= ~(iocurrent);
 8003dfe:	4021      	ands	r1, r4
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003e00:	6039      	str	r1, [r7, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e02:	0011      	movs	r1, r2
      }
    }

    position++;
 8003e04:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003e06:	40d9      	lsrs	r1, r3
 8003e08:	d190      	bne.n	8003d2c <HAL_GPIO_Init+0x2c>
  } 
}
 8003e0a:	b007      	add	sp, #28
 8003e0c:	bcf0      	pop	{r4, r5, r6, r7}
 8003e0e:	46bb      	mov	fp, r7
 8003e10:	46b2      	mov	sl, r6
 8003e12:	46a9      	mov	r9, r5
 8003e14:	46a0      	mov	r8, r4
 8003e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = GPIOx->OSPEEDR;
 8003e18:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003e1a:	4026      	ands	r6, r4
 8003e1c:	46b2      	mov	sl, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003e1e:	9e02      	ldr	r6, [sp, #8]
 8003e20:	68f6      	ldr	r6, [r6, #12]
 8003e22:	40ae      	lsls	r6, r5
 8003e24:	46b1      	mov	r9, r6
 8003e26:	4656      	mov	r6, sl
 8003e28:	464c      	mov	r4, r9
 8003e2a:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 8003e2c:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8003e2e:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e30:	0026      	movs	r6, r4
 8003e32:	4644      	mov	r4, r8
 8003e34:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e36:	465c      	mov	r4, fp
 8003e38:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e3a:	46b1      	mov	r9, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e3c:	0026      	movs	r6, r4
 8003e3e:	2401      	movs	r4, #1
 8003e40:	4026      	ands	r6, r4
 8003e42:	409e      	lsls	r6, r3
 8003e44:	46b0      	mov	r8, r6
 8003e46:	464e      	mov	r6, r9
 8003e48:	4644      	mov	r4, r8
 8003e4a:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8003e4c:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8003e4e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003e50:	0026      	movs	r6, r4
 8003e52:	9c01      	ldr	r4, [sp, #4]
 8003e54:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e56:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003e58:	46b1      	mov	r9, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003e5a:	68a4      	ldr	r4, [r4, #8]
 8003e5c:	0026      	movs	r6, r4
 8003e5e:	40ae      	lsls	r6, r5
 8003e60:	46b0      	mov	r8, r6
 8003e62:	464e      	mov	r6, r9
 8003e64:	4644      	mov	r4, r8
 8003e66:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 8003e68:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e6a:	2902      	cmp	r1, #2
 8003e6c:	d000      	beq.n	8003e70 <HAL_GPIO_Init+0x170>
 8003e6e:	e776      	b.n	8003d5e <HAL_GPIO_Init+0x5e>
        temp = GPIOx->AFR[position >> 3u];
 8003e70:	08dc      	lsrs	r4, r3, #3
 8003e72:	00a4      	lsls	r4, r4, #2
 8003e74:	46a0      	mov	r8, r4
 8003e76:	4480      	add	r8, r0
 8003e78:	4644      	mov	r4, r8
 8003e7a:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e7c:	2407      	movs	r4, #7
 8003e7e:	401c      	ands	r4, r3
 8003e80:	00a4      	lsls	r4, r4, #2
 8003e82:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 8003e84:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003e86:	240f      	movs	r4, #15
 8003e88:	464e      	mov	r6, r9
 8003e8a:	40b4      	lsls	r4, r6
 8003e8c:	9e03      	ldr	r6, [sp, #12]
 8003e8e:	43a6      	bics	r6, r4
 8003e90:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003e92:	464e      	mov	r6, r9
 8003e94:	9c02      	ldr	r4, [sp, #8]
 8003e96:	6924      	ldr	r4, [r4, #16]
 8003e98:	40b4      	lsls	r4, r6
 8003e9a:	9e03      	ldr	r6, [sp, #12]
 8003e9c:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8003e9e:	4644      	mov	r4, r8
 8003ea0:	6226      	str	r6, [r4, #32]
 8003ea2:	e75c      	b.n	8003d5e <HAL_GPIO_Init+0x5e>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ea4:	2602      	movs	r6, #2
 8003ea6:	40ae      	lsls	r6, r5
 8003ea8:	4334      	orrs	r4, r6
 8003eaa:	e78c      	b.n	8003dc6 <HAL_GPIO_Init+0xc6>
          temp |= iocurrent;
 8003eac:	9c00      	ldr	r4, [sp, #0]
 8003eae:	430c      	orrs	r4, r1
 8003eb0:	0021      	movs	r1, r4
        EXTI->IMR = temp;
 8003eb2:	6039      	str	r1, [r7, #0]
 8003eb4:	e7a5      	b.n	8003e02 <HAL_GPIO_Init+0x102>
          temp |= iocurrent;
 8003eb6:	9d00      	ldr	r5, [sp, #0]
 8003eb8:	4329      	orrs	r1, r5
 8003eba:	e79b      	b.n	8003df4 <HAL_GPIO_Init+0xf4>
          temp |= iocurrent;
 8003ebc:	9d00      	ldr	r5, [sp, #0]
 8003ebe:	4329      	orrs	r1, r5
 8003ec0:	e792      	b.n	8003de8 <HAL_GPIO_Init+0xe8>
          temp |= iocurrent;
 8003ec2:	9d00      	ldr	r5, [sp, #0]
 8003ec4:	4329      	orrs	r1, r5
 8003ec6:	e789      	b.n	8003ddc <HAL_GPIO_Init+0xdc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003ec8:	2601      	movs	r6, #1
 8003eca:	40ae      	lsls	r6, r5
 8003ecc:	4334      	orrs	r4, r6
 8003ece:	e77a      	b.n	8003dc6 <HAL_GPIO_Init+0xc6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ed0:	4967      	ldr	r1, [pc, #412]	@ (8004070 <HAL_GPIO_Init+0x370>)
  uint32_t position = 0x00u;
 8003ed2:	2300      	movs	r3, #0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ed4:	468a      	mov	sl, r1
        temp = EXTI->RTSR;
 8003ed6:	4659      	mov	r1, fp
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ed8:	2701      	movs	r7, #1
        temp = EXTI->RTSR;
 8003eda:	9102      	str	r1, [sp, #8]
 8003edc:	e048      	b.n	8003f70 <HAL_GPIO_Init+0x270>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ede:	2903      	cmp	r1, #3
 8003ee0:	d000      	beq.n	8003ee4 <HAL_GPIO_Init+0x1e4>
 8003ee2:	e0d3      	b.n	800408c <HAL_GPIO_Init+0x38c>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003ee4:	40a9      	lsls	r1, r5
      temp = GPIOx->MODER;
 8003ee6:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003ee8:	9c01      	ldr	r4, [sp, #4]
 8003eea:	4034      	ands	r4, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003eec:	4321      	orrs	r1, r4
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003eee:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8003ef0:	6001      	str	r1, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003ef2:	4659      	mov	r1, fp
 8003ef4:	02a4      	lsls	r4, r4, #10
 8003ef6:	4221      	tst	r1, r4
 8003ef8:	d035      	beq.n	8003f66 <HAL_GPIO_Init+0x266>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	4651      	mov	r1, sl
 8003efc:	4654      	mov	r4, sl
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003efe:	2503      	movs	r5, #3
 8003f00:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f02:	6989      	ldr	r1, [r1, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f04:	401d      	ands	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f06:	4339      	orrs	r1, r7
 8003f08:	61a1      	str	r1, [r4, #24]
 8003f0a:	69a1      	ldr	r1, [r4, #24]
 8003f0c:	4c5a      	ldr	r4, [pc, #360]	@ (8004078 <HAL_GPIO_Init+0x378>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f0e:	00ad      	lsls	r5, r5, #2
 8003f10:	46a4      	mov	ip, r4
 8003f12:	40ae      	lsls	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f14:	465d      	mov	r5, fp
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f16:	4039      	ands	r1, r7
 8003f18:	9105      	str	r1, [sp, #20]
 8003f1a:	9905      	ldr	r1, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003f1c:	0899      	lsrs	r1, r3, #2
 8003f1e:	0089      	lsls	r1, r1, #2
 8003f20:	4461      	add	r1, ip
 8003f22:	688c      	ldr	r4, [r1, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f24:	43b4      	bics	r4, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003f26:	608c      	str	r4, [r1, #8]
        temp = EXTI->RTSR;
 8003f28:	4952      	ldr	r1, [pc, #328]	@ (8004074 <HAL_GPIO_Init+0x374>)
        temp &= ~(iocurrent);
 8003f2a:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8003f2c:	6889      	ldr	r1, [r1, #8]
        temp &= ~(iocurrent);
 8003f2e:	43e4      	mvns	r4, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f30:	02ed      	lsls	r5, r5, #11
 8003f32:	d500      	bpl.n	8003f36 <HAL_GPIO_Init+0x236>
 8003f34:	e084      	b.n	8004040 <HAL_GPIO_Init+0x340>
        temp &= ~(iocurrent);
 8003f36:	4021      	ands	r1, r4
        EXTI->RTSR = temp;
 8003f38:	4d4e      	ldr	r5, [pc, #312]	@ (8004074 <HAL_GPIO_Init+0x374>)
 8003f3a:	60a9      	str	r1, [r5, #8]
        temp = EXTI->FTSR;
 8003f3c:	68e9      	ldr	r1, [r5, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f3e:	465d      	mov	r5, fp
 8003f40:	02ad      	lsls	r5, r5, #10
 8003f42:	d47a      	bmi.n	800403a <HAL_GPIO_Init+0x33a>
        temp &= ~(iocurrent);
 8003f44:	4021      	ands	r1, r4
        EXTI->FTSR = temp;
 8003f46:	4d4b      	ldr	r5, [pc, #300]	@ (8004074 <HAL_GPIO_Init+0x374>)
 8003f48:	60e9      	str	r1, [r5, #12]
        temp = EXTI->EMR;
 8003f4a:	6869      	ldr	r1, [r5, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f4c:	465d      	mov	r5, fp
 8003f4e:	03ad      	lsls	r5, r5, #14
 8003f50:	d470      	bmi.n	8004034 <HAL_GPIO_Init+0x334>
        temp &= ~(iocurrent);
 8003f52:	4021      	ands	r1, r4
        EXTI->EMR = temp;
 8003f54:	4d47      	ldr	r5, [pc, #284]	@ (8004074 <HAL_GPIO_Init+0x374>)
 8003f56:	6069      	str	r1, [r5, #4]
        temp = EXTI->IMR;
 8003f58:	6829      	ldr	r1, [r5, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f5a:	465d      	mov	r5, fp
 8003f5c:	03ed      	lsls	r5, r5, #15
 8003f5e:	d465      	bmi.n	800402c <HAL_GPIO_Init+0x32c>
        temp &= ~(iocurrent);
 8003f60:	4021      	ands	r1, r4
        EXTI->IMR = temp;
 8003f62:	4c44      	ldr	r4, [pc, #272]	@ (8004074 <HAL_GPIO_Init+0x374>)
 8003f64:	6021      	str	r1, [r4, #0]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f66:	0011      	movs	r1, r2
    position++;
 8003f68:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f6a:	40d9      	lsrs	r1, r3
 8003f6c:	d100      	bne.n	8003f70 <HAL_GPIO_Init+0x270>
 8003f6e:	e74c      	b.n	8003e0a <HAL_GPIO_Init+0x10a>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f70:	0039      	movs	r1, r7
 8003f72:	4099      	lsls	r1, r3
 8003f74:	468c      	mov	ip, r1
 8003f76:	4011      	ands	r1, r2
 8003f78:	9100      	str	r1, [sp, #0]
    if (iocurrent != 0x00u)
 8003f7a:	4661      	mov	r1, ip
 8003f7c:	4211      	tst	r1, r2
 8003f7e:	d0f2      	beq.n	8003f66 <HAL_GPIO_Init+0x266>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f80:	9902      	ldr	r1, [sp, #8]
 8003f82:	005d      	lsls	r5, r3, #1
 8003f84:	6849      	ldr	r1, [r1, #4]
 8003f86:	468b      	mov	fp, r1
 8003f88:	2103      	movs	r1, #3
 8003f8a:	465c      	mov	r4, fp
 8003f8c:	4021      	ands	r1, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f8e:	2403      	movs	r4, #3
 8003f90:	40ac      	lsls	r4, r5
 8003f92:	43e4      	mvns	r4, r4
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f94:	1e4e      	subs	r6, r1, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f96:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f98:	2e01      	cmp	r6, #1
 8003f9a:	d8a0      	bhi.n	8003ede <HAL_GPIO_Init+0x1de>
        temp = GPIOx->OSPEEDR;
 8003f9c:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003f9e:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fa0:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003fa2:	46b1      	mov	r9, r6
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fa4:	68e6      	ldr	r6, [r4, #12]
 8003fa6:	40ae      	lsls	r6, r5
 8003fa8:	46b0      	mov	r8, r6
 8003faa:	464e      	mov	r6, r9
 8003fac:	4644      	mov	r4, r8
 8003fae:	4326      	orrs	r6, r4
        GPIOx->OSPEEDR = temp;
 8003fb0:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8003fb2:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fb4:	0026      	movs	r6, r4
 8003fb6:	4664      	mov	r4, ip
 8003fb8:	43a6      	bics	r6, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fba:	465c      	mov	r4, fp
 8003fbc:	0924      	lsrs	r4, r4, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fbe:	46b0      	mov	r8, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fc0:	0026      	movs	r6, r4
 8003fc2:	403e      	ands	r6, r7
 8003fc4:	409e      	lsls	r6, r3
 8003fc6:	46b4      	mov	ip, r6
 8003fc8:	4646      	mov	r6, r8
 8003fca:	4664      	mov	r4, ip
 8003fcc:	4326      	orrs	r6, r4
        GPIOx->OTYPER = temp;
 8003fce:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8003fd0:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003fd2:	0026      	movs	r6, r4
 8003fd4:	9c01      	ldr	r4, [sp, #4]
 8003fd6:	4026      	ands	r6, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fd8:	9c02      	ldr	r4, [sp, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003fda:	46b0      	mov	r8, r6
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003fdc:	68a4      	ldr	r4, [r4, #8]
 8003fde:	0026      	movs	r6, r4
 8003fe0:	40ae      	lsls	r6, r5
 8003fe2:	46b4      	mov	ip, r6
 8003fe4:	4646      	mov	r6, r8
 8003fe6:	4664      	mov	r4, ip
 8003fe8:	4326      	orrs	r6, r4
        GPIOx->PUPDR = temp;
 8003fea:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fec:	2902      	cmp	r1, #2
 8003fee:	d000      	beq.n	8003ff2 <HAL_GPIO_Init+0x2f2>
 8003ff0:	e778      	b.n	8003ee4 <HAL_GPIO_Init+0x1e4>
        temp = GPIOx->AFR[position >> 3u];
 8003ff2:	08dc      	lsrs	r4, r3, #3
 8003ff4:	00a4      	lsls	r4, r4, #2
 8003ff6:	46a4      	mov	ip, r4
 8003ff8:	2490      	movs	r4, #144	@ 0x90
 8003ffa:	05e4      	lsls	r4, r4, #23
 8003ffc:	46a0      	mov	r8, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ffe:	44c4      	add	ip, r8
        temp = GPIOx->AFR[position >> 3u];
 8004000:	4664      	mov	r4, ip
 8004002:	6a26      	ldr	r6, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004004:	2407      	movs	r4, #7
 8004006:	401c      	ands	r4, r3
 8004008:	00a4      	lsls	r4, r4, #2
 800400a:	46a1      	mov	r9, r4
        temp = GPIOx->AFR[position >> 3u];
 800400c:	9603      	str	r6, [sp, #12]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800400e:	240f      	movs	r4, #15
 8004010:	464e      	mov	r6, r9
 8004012:	40b4      	lsls	r4, r6
 8004014:	9e03      	ldr	r6, [sp, #12]
 8004016:	43a6      	bics	r6, r4
 8004018:	9603      	str	r6, [sp, #12]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800401a:	464e      	mov	r6, r9
 800401c:	9c02      	ldr	r4, [sp, #8]
 800401e:	6924      	ldr	r4, [r4, #16]
 8004020:	40b4      	lsls	r4, r6
 8004022:	9e03      	ldr	r6, [sp, #12]
 8004024:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8004026:	4664      	mov	r4, ip
 8004028:	6226      	str	r6, [r4, #32]
 800402a:	e75b      	b.n	8003ee4 <HAL_GPIO_Init+0x1e4>
          temp |= iocurrent;
 800402c:	9c00      	ldr	r4, [sp, #0]
 800402e:	430c      	orrs	r4, r1
 8004030:	0021      	movs	r1, r4
 8004032:	e796      	b.n	8003f62 <HAL_GPIO_Init+0x262>
          temp |= iocurrent;
 8004034:	9d00      	ldr	r5, [sp, #0]
 8004036:	4329      	orrs	r1, r5
 8004038:	e78c      	b.n	8003f54 <HAL_GPIO_Init+0x254>
          temp |= iocurrent;
 800403a:	9d00      	ldr	r5, [sp, #0]
 800403c:	4329      	orrs	r1, r5
 800403e:	e782      	b.n	8003f46 <HAL_GPIO_Init+0x246>
          temp |= iocurrent;
 8004040:	9d00      	ldr	r5, [sp, #0]
 8004042:	4329      	orrs	r1, r5
 8004044:	e778      	b.n	8003f38 <HAL_GPIO_Init+0x238>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004046:	2603      	movs	r6, #3
 8004048:	40ae      	lsls	r6, r5
 800404a:	4334      	orrs	r4, r6
 800404c:	e6bb      	b.n	8003dc6 <HAL_GPIO_Init+0xc6>
 800404e:	2604      	movs	r6, #4
 8004050:	40ae      	lsls	r6, r5
 8004052:	4334      	orrs	r4, r6
 8004054:	e6b7      	b.n	8003dc6 <HAL_GPIO_Init+0xc6>
 8004056:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 8004058:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800405a:	4034      	ands	r4, r6
 800405c:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800405e:	9c02      	ldr	r4, [sp, #8]
 8004060:	68a4      	ldr	r4, [r4, #8]
 8004062:	40ac      	lsls	r4, r5
 8004064:	46a0      	mov	r8, r4
 8004066:	464c      	mov	r4, r9
 8004068:	4646      	mov	r6, r8
 800406a:	4334      	orrs	r4, r6
        GPIOx->PUPDR = temp;
 800406c:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800406e:	e676      	b.n	8003d5e <HAL_GPIO_Init+0x5e>
 8004070:	40021000 	.word	0x40021000
 8004074:	40010400 	.word	0x40010400
 8004078:	40010000 	.word	0x40010000
 800407c:	48000400 	.word	0x48000400
 8004080:	48000800 	.word	0x48000800
 8004084:	48000c00 	.word	0x48000c00
 8004088:	48001000 	.word	0x48001000
 800408c:	0026      	movs	r6, r4
        temp = GPIOx->PUPDR;
 800408e:	2490      	movs	r4, #144	@ 0x90
 8004090:	05e4      	lsls	r4, r4, #23
 8004092:	46a0      	mov	r8, r4
 8004094:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004096:	4034      	ands	r4, r6
 8004098:	46a1      	mov	r9, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800409a:	9c02      	ldr	r4, [sp, #8]
 800409c:	68a4      	ldr	r4, [r4, #8]
 800409e:	40ac      	lsls	r4, r5
 80040a0:	46a4      	mov	ip, r4
 80040a2:	464c      	mov	r4, r9
 80040a4:	4666      	mov	r6, ip
 80040a6:	4334      	orrs	r4, r6
 80040a8:	46a4      	mov	ip, r4
        GPIOx->PUPDR = temp;
 80040aa:	4644      	mov	r4, r8
 80040ac:	4666      	mov	r6, ip
 80040ae:	60e6      	str	r6, [r4, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040b0:	e718      	b.n	8003ee4 <HAL_GPIO_Init+0x1e4>
 80040b2:	46c0      	nop			@ (mov r8, r8)

080040b4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80040b4:	6900      	ldr	r0, [r0, #16]
 80040b6:	4008      	ands	r0, r1
 80040b8:	1e43      	subs	r3, r0, #1
 80040ba:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80040bc:	b2c0      	uxtb	r0, r0
  }
 80040be:	4770      	bx	lr

080040c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040c0:	2a00      	cmp	r2, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040c4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040c6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040c8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80040ca:	e7fc      	b.n	80040c6 <HAL_GPIO_WritePin+0x6>

080040cc <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040cc:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040ce:	0013      	movs	r3, r2
 80040d0:	400b      	ands	r3, r1
 80040d2:	041b      	lsls	r3, r3, #16
 80040d4:	4391      	bics	r1, r2
 80040d6:	430b      	orrs	r3, r1
 80040d8:	6183      	str	r3, [r0, #24]
}
 80040da:	4770      	bx	lr

080040dc <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80040dc:	4b04      	ldr	r3, [pc, #16]	@ (80040f0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 80040de:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80040e0:	695a      	ldr	r2, [r3, #20]
 80040e2:	4210      	tst	r0, r2
 80040e4:	d100      	bne.n	80040e8 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80040e6:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80040e8:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80040ea:	f7fe f9f5 	bl	80024d8 <HAL_GPIO_EXTI_Callback>
}
 80040ee:	e7fa      	b.n	80040e6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80040f0:	40010400 	.word	0x40010400

080040f4 <I2C_WaitOnFlagUntilTimeout.constprop.0>:
  * @param  Status The actual Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 80040f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040f6:	4647      	mov	r7, r8
 80040f8:	46ce      	mov	lr, r9
                                                    uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040fa:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 80040fc:	0004      	movs	r4, r0
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040fe:	699a      	ldr	r2, [r3, #24]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8004100:	4688      	mov	r8, r1
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004102:	2520      	movs	r5, #32
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
 8004104:	b580      	push	{r7, lr}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004106:	0412      	lsls	r2, r2, #16
 8004108:	d400      	bmi.n	800410c <I2C_WaitOnFlagUntilTimeout.constprop.0+0x18>
 800410a:	e08a      	b.n	8004222 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x12e>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800410c:	2110      	movs	r1, #16
 800410e:	000a      	movs	r2, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8004110:	6998      	ldr	r0, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004112:	2600      	movs	r6, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004114:	4002      	ands	r2, r0
 8004116:	4201      	tst	r1, r0
 8004118:	d018      	beq.n	800414c <I2C_WaitOnFlagUntilTimeout.constprop.0+0x58>
  uint32_t tickstart = Tickstart;
 800411a:	4646      	mov	r6, r8
      if (Timeout != HAL_MAX_DELAY)
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
          tmp2 = hi2c->Mode;
 800411c:	2742      	movs	r7, #66	@ 0x42
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800411e:	61d9      	str	r1, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004120:	0029      	movs	r1, r5
 8004122:	699a      	ldr	r2, [r3, #24]
 8004124:	4011      	ands	r1, r2
 8004126:	4689      	mov	r9, r1
 8004128:	4215      	tst	r5, r2
 800412a:	d000      	beq.n	800412e <I2C_WaitOnFlagUntilTimeout.constprop.0+0x3a>
 800412c:	e07b      	b.n	8004226 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x132>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800412e:	f7ff fa0d 	bl	800354c <HAL_GetTick>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004132:	6823      	ldr	r3, [r4, #0]
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004134:	1b80      	subs	r0, r0, r6
 8004136:	2819      	cmp	r0, #25
 8004138:	d83f      	bhi.n	80041ba <I2C_WaitOnFlagUntilTimeout.constprop.0+0xc6>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800413a:	699a      	ldr	r2, [r3, #24]
 800413c:	4215      	tst	r5, r2
 800413e:	d0f6      	beq.n	800412e <I2C_WaitOnFlagUntilTimeout.constprop.0+0x3a>

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004140:	61dd      	str	r5, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004142:	2204      	movs	r2, #4
 8004144:	4649      	mov	r1, r9
 8004146:	4311      	orrs	r1, r2
 8004148:	000a      	movs	r2, r1

    status = HAL_ERROR;
 800414a:	2601      	movs	r6, #1
  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800414c:	2080      	movs	r0, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800414e:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004150:	0040      	lsls	r0, r0, #1
 8004152:	4201      	tst	r1, r0
 8004154:	d051      	beq.n	80041fa <I2C_WaitOnFlagUntilTimeout.constprop.0+0x106>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004156:	2501      	movs	r5, #1

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004158:	61d8      	str	r0, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 800415a:	432a      	orrs	r2, r5

    status = HAL_ERROR;
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800415c:	0548      	lsls	r0, r1, #21
 800415e:	d504      	bpl.n	800416a <I2C_WaitOnFlagUntilTimeout.constprop.0+0x76>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004160:	2008      	movs	r0, #8
 8004162:	4302      	orrs	r2, r0

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004164:	2080      	movs	r0, #128	@ 0x80
 8004166:	00c0      	lsls	r0, r0, #3
 8004168:	61d8      	str	r0, [r3, #28]

    status = HAL_ERROR;
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800416a:	0589      	lsls	r1, r1, #22
 800416c:	d504      	bpl.n	8004178 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x84>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800416e:	2102      	movs	r1, #2
 8004170:	430a      	orrs	r2, r1

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004172:	31ff      	adds	r1, #255	@ 0xff
 8004174:	31ff      	adds	r1, #255	@ 0xff
 8004176:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004178:	6999      	ldr	r1, [r3, #24]
 800417a:	0789      	lsls	r1, r1, #30
 800417c:	d501      	bpl.n	8004182 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x8e>
    hi2c->Instance->TXDR = 0x00U;
 800417e:	2100      	movs	r1, #0
 8004180:	6299      	str	r1, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004182:	2101      	movs	r1, #1
 8004184:	6998      	ldr	r0, [r3, #24]
 8004186:	4201      	tst	r1, r0
 8004188:	d102      	bne.n	8004190 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x9c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800418a:	6998      	ldr	r0, [r3, #24]
 800418c:	4301      	orrs	r1, r0
 800418e:	6199      	str	r1, [r3, #24]
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004190:	6859      	ldr	r1, [r3, #4]
 8004192:	482b      	ldr	r0, [pc, #172]	@ (8004240 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x14c>)
 8004194:	4001      	ands	r1, r0
 8004196:	6059      	str	r1, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004198:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800419a:	4313      	orrs	r3, r2
 800419c:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800419e:	2220      	movs	r2, #32
 80041a0:	2341      	movs	r3, #65	@ 0x41
 80041a2:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a4:	2200      	movs	r2, #0
 80041a6:	3301      	adds	r3, #1
 80041a8:	54e2      	strb	r2, [r4, r3]
          __HAL_UNLOCK(hi2c);
 80041aa:	2340      	movs	r3, #64	@ 0x40
 80041ac:	2200      	movs	r2, #0
      return HAL_ERROR;
 80041ae:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 80041b0:	54e2      	strb	r2, [r4, r3]
}
 80041b2:	bcc0      	pop	{r6, r7}
 80041b4:	46b9      	mov	r9, r7
 80041b6:	46b0      	mov	r8, r6
 80041b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80041ba:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80041bc:	5de2      	ldrb	r2, [r4, r7]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80041be:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 80041c0:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80041c2:	0409      	lsls	r1, r1, #16
 80041c4:	d50c      	bpl.n	80041e0 <I2C_WaitOnFlagUntilTimeout.constprop.0+0xec>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80041c6:	2180      	movs	r1, #128	@ 0x80
 80041c8:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80041ca:	4208      	tst	r0, r1
 80041cc:	d108      	bne.n	80041e0 <I2C_WaitOnFlagUntilTimeout.constprop.0+0xec>
              (tmp1 != I2C_CR2_STOP) && \
 80041ce:	2a20      	cmp	r2, #32
 80041d0:	d006      	beq.n	80041e0 <I2C_WaitOnFlagUntilTimeout.constprop.0+0xec>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	4311      	orrs	r1, r2
 80041d6:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 80041d8:	f7ff f9b8 	bl	800354c <HAL_GetTick>
 80041dc:	0006      	movs	r6, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	4215      	tst	r5, r2
 80041e4:	d19c      	bne.n	8004120 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x2c>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80041e6:	f7ff f9b1 	bl	800354c <HAL_GetTick>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041ea:	6823      	ldr	r3, [r4, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80041ec:	1b80      	subs	r0, r0, r6
 80041ee:	2819      	cmp	r0, #25
 80041f0:	d9f6      	bls.n	80041e0 <I2C_WaitOnFlagUntilTimeout.constprop.0+0xec>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041f2:	699a      	ldr	r2, [r3, #24]
 80041f4:	2220      	movs	r2, #32
 80041f6:	4691      	mov	r9, r2
 80041f8:	e7a3      	b.n	8004142 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x4e>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80041fa:	0548      	lsls	r0, r1, #21
 80041fc:	d4b0      	bmi.n	8004160 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x6c>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80041fe:	0589      	lsls	r1, r1, #22
 8004200:	d4b5      	bmi.n	800416e <I2C_WaitOnFlagUntilTimeout.constprop.0+0x7a>
  if (status != HAL_OK)
 8004202:	2e00      	cmp	r6, #0
 8004204:	d1b8      	bne.n	8004178 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004206:	f7ff f9a1 	bl	800354c <HAL_GetTick>
 800420a:	4643      	mov	r3, r8
 800420c:	1ac0      	subs	r0, r0, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800420e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004210:	2819      	cmp	r0, #25
 8004212:	d902      	bls.n	800421a <I2C_WaitOnFlagUntilTimeout.constprop.0+0x126>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004214:	699a      	ldr	r2, [r3, #24]
 8004216:	0412      	lsls	r2, r2, #16
 8004218:	d408      	bmi.n	800422c <I2C_WaitOnFlagUntilTimeout.constprop.0+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800421a:	699a      	ldr	r2, [r3, #24]
 800421c:	0412      	lsls	r2, r2, #16
 800421e:	d500      	bpl.n	8004222 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x12e>
 8004220:	e774      	b.n	800410c <I2C_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 8004222:	2000      	movs	r0, #0
 8004224:	e7c5      	b.n	80041b2 <I2C_WaitOnFlagUntilTimeout.constprop.0+0xbe>
 8004226:	2200      	movs	r2, #0
 8004228:	4691      	mov	r9, r2
 800422a:	e789      	b.n	8004140 <I2C_WaitOnFlagUntilTimeout.constprop.0+0x4c>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800422c:	2220      	movs	r2, #32
 800422e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004230:	4313      	orrs	r3, r2
 8004232:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004234:	2341      	movs	r3, #65	@ 0x41
 8004236:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004238:	3301      	adds	r3, #1
 800423a:	54e6      	strb	r6, [r4, r3]
          return HAL_ERROR;
 800423c:	e7b5      	b.n	80041aa <I2C_WaitOnFlagUntilTimeout.constprop.0+0xb6>
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	fe00e800 	.word	0xfe00e800

08004244 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8004244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004246:	4657      	mov	r7, sl
 8004248:	4645      	mov	r5, r8
 800424a:	46de      	mov	lr, fp
 800424c:	464e      	mov	r6, r9
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800424e:	2410      	movs	r4, #16
{
 8004250:	b5e0      	push	{r5, r6, r7, lr}
 8004252:	4680      	mov	r8, r0
 8004254:	000f      	movs	r7, r1
 8004256:	4692      	mov	sl, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004258:	6803      	ldr	r3, [r0, #0]
 800425a:	2502      	movs	r5, #2
 800425c:	002e      	movs	r6, r5
 800425e:	699a      	ldr	r2, [r3, #24]
 8004260:	4016      	ands	r6, r2
 8004262:	4215      	tst	r5, r2
 8004264:	d000      	beq.n	8004268 <I2C_WaitOnTXISFlagUntilTimeout+0x24>
 8004266:	e07a      	b.n	800435e <I2C_WaitOnTXISFlagUntilTimeout+0x11a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004268:	0021      	movs	r1, r4
  HAL_StatusTypeDef status = HAL_OK;
 800426a:	2000      	movs	r0, #0
  uint32_t itflag   = hi2c->Instance->ISR;
 800426c:	699a      	ldr	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800426e:	4684      	mov	ip, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004270:	4011      	ands	r1, r2
 8004272:	4214      	tst	r4, r2
 8004274:	d010      	beq.n	8004298 <I2C_WaitOnTXISFlagUntilTimeout+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004276:	61dc      	str	r4, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004278:	1c7a      	adds	r2, r7, #1
 800427a:	d000      	beq.n	800427e <I2C_WaitOnTXISFlagUntilTimeout+0x3a>
 800427c:	e073      	b.n	8004366 <I2C_WaitOnTXISFlagUntilTimeout+0x122>
 800427e:	699a      	ldr	r2, [r3, #24]
 8004280:	0692      	lsls	r2, r2, #26
 8004282:	d403      	bmi.n	800428c <I2C_WaitOnTXISFlagUntilTimeout+0x48>
 8004284:	2120      	movs	r1, #32
 8004286:	699a      	ldr	r2, [r3, #24]
 8004288:	4211      	tst	r1, r2
 800428a:	d0fc      	beq.n	8004286 <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800428c:	2220      	movs	r2, #32
 800428e:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8004290:	2201      	movs	r2, #1
    error_code |= HAL_I2C_ERROR_AF;
 8004292:	2104      	movs	r1, #4
    status = HAL_ERROR;
 8004294:	4694      	mov	ip, r2
    error_code |= HAL_I2C_ERROR_AF;
 8004296:	4331      	orrs	r1, r6
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004298:	2080      	movs	r0, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800429a:	699a      	ldr	r2, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800429c:	0040      	lsls	r0, r0, #1
 800429e:	4202      	tst	r2, r0
 80042a0:	d034      	beq.n	800430c <I2C_WaitOnTXISFlagUntilTimeout+0xc8>
    error_code |= HAL_I2C_ERROR_BERR;
 80042a2:	2401      	movs	r4, #1
 80042a4:	4646      	mov	r6, r8
 80042a6:	4321      	orrs	r1, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80042a8:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80042aa:	0550      	lsls	r0, r2, #21
 80042ac:	d504      	bpl.n	80042b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    error_code |= HAL_I2C_ERROR_OVR;
 80042ae:	2008      	movs	r0, #8
 80042b0:	4301      	orrs	r1, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80042b2:	2080      	movs	r0, #128	@ 0x80
 80042b4:	00c0      	lsls	r0, r0, #3
 80042b6:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80042b8:	0592      	lsls	r2, r2, #22
 80042ba:	d504      	bpl.n	80042c6 <I2C_WaitOnTXISFlagUntilTimeout+0x82>
    error_code |= HAL_I2C_ERROR_ARLO;
 80042bc:	2202      	movs	r2, #2
 80042be:	4311      	orrs	r1, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80042c0:	32ff      	adds	r2, #255	@ 0xff
 80042c2:	32ff      	adds	r2, #255	@ 0xff
 80042c4:	61da      	str	r2, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80042c6:	699a      	ldr	r2, [r3, #24]
 80042c8:	0792      	lsls	r2, r2, #30
 80042ca:	d501      	bpl.n	80042d0 <I2C_WaitOnTXISFlagUntilTimeout+0x8c>
    hi2c->Instance->TXDR = 0x00U;
 80042cc:	2200      	movs	r2, #0
 80042ce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80042d0:	2201      	movs	r2, #1
 80042d2:	6998      	ldr	r0, [r3, #24]
 80042d4:	4202      	tst	r2, r0
 80042d6:	d102      	bne.n	80042de <I2C_WaitOnTXISFlagUntilTimeout+0x9a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80042d8:	6998      	ldr	r0, [r3, #24]
 80042da:	4302      	orrs	r2, r0
 80042dc:	619a      	str	r2, [r3, #24]
    I2C_RESET_CR2(hi2c);
 80042de:	685a      	ldr	r2, [r3, #4]
 80042e0:	4847      	ldr	r0, [pc, #284]	@ (8004400 <I2C_WaitOnTXISFlagUntilTimeout+0x1bc>)
 80042e2:	4002      	ands	r2, r0
 80042e4:	605a      	str	r2, [r3, #4]
    hi2c->ErrorCode |= error_code;
 80042e6:	6c73      	ldr	r3, [r6, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80042e8:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80042ea:	430b      	orrs	r3, r1
 80042ec:	6473      	str	r3, [r6, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	2341      	movs	r3, #65	@ 0x41
 80042f0:	54f2      	strb	r2, [r6, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f2:	2200      	movs	r2, #0
 80042f4:	3301      	adds	r3, #1
 80042f6:	54f2      	strb	r2, [r6, r3]
          __HAL_UNLOCK(hi2c);
 80042f8:	2340      	movs	r3, #64	@ 0x40
 80042fa:	2200      	movs	r2, #0
      return HAL_ERROR;
 80042fc:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 80042fe:	54f2      	strb	r2, [r6, r3]
}
 8004300:	bcf0      	pop	{r4, r5, r6, r7}
 8004302:	46bb      	mov	fp, r7
 8004304:	46b2      	mov	sl, r6
 8004306:	46a9      	mov	r9, r5
 8004308:	46a0      	mov	r8, r4
 800430a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800430c:	0550      	lsls	r0, r2, #21
 800430e:	d501      	bpl.n	8004314 <I2C_WaitOnTXISFlagUntilTimeout+0xd0>
 8004310:	4646      	mov	r6, r8
 8004312:	e7cc      	b.n	80042ae <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004314:	0592      	lsls	r2, r2, #22
 8004316:	d501      	bpl.n	800431c <I2C_WaitOnTXISFlagUntilTimeout+0xd8>
 8004318:	4646      	mov	r6, r8
 800431a:	e7cf      	b.n	80042bc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  if (status != HAL_OK)
 800431c:	4662      	mov	r2, ip
 800431e:	2a00      	cmp	r2, #0
 8004320:	d11f      	bne.n	8004362 <I2C_WaitOnTXISFlagUntilTimeout+0x11e>
    if (Timeout != HAL_MAX_DELAY)
 8004322:	1c7a      	adds	r2, r7, #1
 8004324:	d09a      	beq.n	800425c <I2C_WaitOnTXISFlagUntilTimeout+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004326:	f7ff f911 	bl	800354c <HAL_GetTick>
 800432a:	4653      	mov	r3, sl
 800432c:	1ac0      	subs	r0, r0, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800432e:	4643      	mov	r3, r8
 8004330:	681b      	ldr	r3, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004332:	42b8      	cmp	r0, r7
 8004334:	d802      	bhi.n	800433c <I2C_WaitOnTXISFlagUntilTimeout+0xf8>
 8004336:	2f00      	cmp	r7, #0
 8004338:	d000      	beq.n	800433c <I2C_WaitOnTXISFlagUntilTimeout+0xf8>
 800433a:	e78e      	b.n	800425a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800433c:	2102      	movs	r1, #2
 800433e:	0008      	movs	r0, r1
 8004340:	699a      	ldr	r2, [r3, #24]
 8004342:	4010      	ands	r0, r2
 8004344:	4211      	tst	r1, r2
 8004346:	d000      	beq.n	800434a <I2C_WaitOnTXISFlagUntilTimeout+0x106>
 8004348:	e787      	b.n	800425a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800434a:	4646      	mov	r6, r8
 800434c:	2220      	movs	r2, #32
 800434e:	6c73      	ldr	r3, [r6, #68]	@ 0x44
 8004350:	4313      	orrs	r3, r2
 8004352:	6473      	str	r3, [r6, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004354:	2341      	movs	r3, #65	@ 0x41
 8004356:	54f2      	strb	r2, [r6, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004358:	3301      	adds	r3, #1
 800435a:	54f0      	strb	r0, [r6, r3]
          return HAL_ERROR;
 800435c:	e7cc      	b.n	80042f8 <I2C_WaitOnTXISFlagUntilTimeout+0xb4>
  return HAL_OK;
 800435e:	2000      	movs	r0, #0
 8004360:	e7ce      	b.n	8004300 <I2C_WaitOnTXISFlagUntilTimeout+0xbc>
 8004362:	4646      	mov	r6, r8
 8004364:	e7af      	b.n	80042c6 <I2C_WaitOnTXISFlagUntilTimeout+0x82>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004366:	2220      	movs	r2, #32
 8004368:	4691      	mov	r9, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800436a:	003a      	movs	r2, r7
 800436c:	46b3      	mov	fp, r6
 800436e:	4657      	mov	r7, sl
 8004370:	4646      	mov	r6, r8
 8004372:	4690      	mov	r8, r2
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004374:	4649      	mov	r1, r9
 8004376:	699a      	ldr	r2, [r3, #24]
 8004378:	4211      	tst	r1, r2
 800437a:	d13c      	bne.n	80043f6 <I2C_WaitOnTXISFlagUntilTimeout+0x1b2>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800437c:	f7ff f8e6 	bl	800354c <HAL_GetTick>
 8004380:	1bc0      	subs	r0, r0, r7
 8004382:	4580      	cmp	r8, r0
 8004384:	d302      	bcc.n	800438c <I2C_WaitOnTXISFlagUntilTimeout+0x148>
 8004386:	4643      	mov	r3, r8
 8004388:	2b00      	cmp	r3, #0
 800438a:	d129      	bne.n	80043e0 <I2C_WaitOnTXISFlagUntilTimeout+0x19c>
          tmp2 = hi2c->Mode;
 800438c:	2242      	movs	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800438e:	6833      	ldr	r3, [r6, #0]
 8004390:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004392:	5cb2      	ldrb	r2, [r6, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004394:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 8004396:	b2d2      	uxtb	r2, r2
 8004398:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800439a:	2280      	movs	r2, #128	@ 0x80
 800439c:	0212      	lsls	r2, r2, #8
 800439e:	4211      	tst	r1, r2
 80043a0:	d00f      	beq.n	80043c2 <I2C_WaitOnTXISFlagUntilTimeout+0x17e>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80043a2:	2180      	movs	r1, #128	@ 0x80
 80043a4:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80043a6:	4208      	tst	r0, r1
 80043a8:	d10b      	bne.n	80043c2 <I2C_WaitOnTXISFlagUntilTimeout+0x17e>
              (tmp1 != I2C_CR2_STOP) && \
 80043aa:	4662      	mov	r2, ip
 80043ac:	2a20      	cmp	r2, #32
 80043ae:	d008      	beq.n	80043c2 <I2C_WaitOnTXISFlagUntilTimeout+0x17e>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80043b0:	685a      	ldr	r2, [r3, #4]
 80043b2:	4311      	orrs	r1, r2
 80043b4:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 80043b6:	f7ff f8c9 	bl	800354c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043ba:	6833      	ldr	r3, [r6, #0]
            tickstart = HAL_GetTick();
 80043bc:	0007      	movs	r7, r0
 80043be:	e000      	b.n	80043c2 <I2C_WaitOnTXISFlagUntilTimeout+0x17e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043c0:	6833      	ldr	r3, [r6, #0]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043c2:	4649      	mov	r1, r9
 80043c4:	699a      	ldr	r2, [r3, #24]
 80043c6:	4211      	tst	r1, r2
 80043c8:	d1d4      	bne.n	8004374 <I2C_WaitOnTXISFlagUntilTimeout+0x130>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80043ca:	f7ff f8bf 	bl	800354c <HAL_GetTick>
 80043ce:	1bc0      	subs	r0, r0, r7
 80043d0:	2819      	cmp	r0, #25
 80043d2:	d9f5      	bls.n	80043c0 <I2C_WaitOnTXISFlagUntilTimeout+0x17c>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043d4:	6833      	ldr	r3, [r6, #0]
 80043d6:	4647      	mov	r7, r8
 80043d8:	699a      	ldr	r2, [r3, #24]
 80043da:	46b0      	mov	r8, r6
 80043dc:	2620      	movs	r6, #32
 80043de:	e757      	b.n	8004290 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
 80043e0:	4649      	mov	r1, r9
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80043e2:	6833      	ldr	r3, [r6, #0]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043e4:	699a      	ldr	r2, [r3, #24]
 80043e6:	4211      	tst	r1, r2
 80043e8:	d105      	bne.n	80043f6 <I2C_WaitOnTXISFlagUntilTimeout+0x1b2>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80043ea:	f7ff f8af 	bl	800354c <HAL_GetTick>
 80043ee:	1bc0      	subs	r0, r0, r7
 80043f0:	4580      	cmp	r8, r0
 80043f2:	d2f5      	bcs.n	80043e0 <I2C_WaitOnTXISFlagUntilTimeout+0x19c>
 80043f4:	e7ca      	b.n	800438c <I2C_WaitOnTXISFlagUntilTimeout+0x148>
 80043f6:	4647      	mov	r7, r8
 80043f8:	46b0      	mov	r8, r6
 80043fa:	465e      	mov	r6, fp
 80043fc:	e746      	b.n	800428c <I2C_WaitOnTXISFlagUntilTimeout+0x48>
 80043fe:	46c0      	nop			@ (mov r8, r8)
 8004400:	fe00e800 	.word	0xfe00e800

08004404 <I2C_WaitOnFlagUntilTimeout>:
{
 8004404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004406:	4657      	mov	r7, sl
 8004408:	464e      	mov	r6, r9
 800440a:	46de      	mov	lr, fp
 800440c:	4645      	mov	r5, r8
 800440e:	469b      	mov	fp, r3
 8004410:	b5e0      	push	{r5, r6, r7, lr}
 8004412:	4691      	mov	r9, r2
 8004414:	000e      	movs	r6, r1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004416:	2510      	movs	r5, #16
 8004418:	4682      	mov	sl, r0
 800441a:	465f      	mov	r7, fp
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800441c:	6803      	ldr	r3, [r0, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800441e:	2420      	movs	r4, #32
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004420:	699a      	ldr	r2, [r3, #24]
 8004422:	4032      	ands	r2, r6
 8004424:	1b92      	subs	r2, r2, r6
 8004426:	4251      	negs	r1, r2
 8004428:	414a      	adcs	r2, r1
 800442a:	454a      	cmp	r2, r9
 800442c:	d000      	beq.n	8004430 <I2C_WaitOnFlagUntilTimeout+0x2c>
 800442e:	e077      	b.n	8004520 <I2C_WaitOnFlagUntilTimeout+0x11c>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004430:	002a      	movs	r2, r5
  HAL_StatusTypeDef status = HAL_OK;
 8004432:	2000      	movs	r0, #0
  uint32_t itflag   = hi2c->Instance->ISR;
 8004434:	6999      	ldr	r1, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004436:	4684      	mov	ip, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004438:	400a      	ands	r2, r1
 800443a:	420d      	tst	r5, r1
 800443c:	d00c      	beq.n	8004458 <I2C_WaitOnFlagUntilTimeout+0x54>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800443e:	61dd      	str	r5, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004440:	1c7a      	adds	r2, r7, #1
 8004442:	d000      	beq.n	8004446 <I2C_WaitOnFlagUntilTimeout+0x42>
 8004444:	e070      	b.n	8004528 <I2C_WaitOnFlagUntilTimeout+0x124>
 8004446:	699a      	ldr	r2, [r3, #24]
 8004448:	4214      	tst	r4, r2
 800444a:	d0fc      	beq.n	8004446 <I2C_WaitOnFlagUntilTimeout+0x42>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800444c:	2200      	movs	r2, #0
 800444e:	61dc      	str	r4, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004450:	2104      	movs	r1, #4
 8004452:	430a      	orrs	r2, r1
    status = HAL_ERROR;
 8004454:	3903      	subs	r1, #3
 8004456:	468c      	mov	ip, r1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004458:	2080      	movs	r0, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800445a:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800445c:	0040      	lsls	r0, r0, #1
 800445e:	4201      	tst	r1, r0
 8004460:	d034      	beq.n	80044cc <I2C_WaitOnFlagUntilTimeout+0xc8>
    error_code |= HAL_I2C_ERROR_BERR;
 8004462:	2401      	movs	r4, #1
 8004464:	4657      	mov	r7, sl
 8004466:	4322      	orrs	r2, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004468:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800446a:	0548      	lsls	r0, r1, #21
 800446c:	d504      	bpl.n	8004478 <I2C_WaitOnFlagUntilTimeout+0x74>
    error_code |= HAL_I2C_ERROR_OVR;
 800446e:	2008      	movs	r0, #8
 8004470:	4302      	orrs	r2, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004472:	2080      	movs	r0, #128	@ 0x80
 8004474:	00c0      	lsls	r0, r0, #3
 8004476:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004478:	0589      	lsls	r1, r1, #22
 800447a:	d504      	bpl.n	8004486 <I2C_WaitOnFlagUntilTimeout+0x82>
    error_code |= HAL_I2C_ERROR_ARLO;
 800447c:	2102      	movs	r1, #2
 800447e:	430a      	orrs	r2, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004480:	31ff      	adds	r1, #255	@ 0xff
 8004482:	31ff      	adds	r1, #255	@ 0xff
 8004484:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004486:	6999      	ldr	r1, [r3, #24]
 8004488:	0789      	lsls	r1, r1, #30
 800448a:	d501      	bpl.n	8004490 <I2C_WaitOnFlagUntilTimeout+0x8c>
    hi2c->Instance->TXDR = 0x00U;
 800448c:	2100      	movs	r1, #0
 800448e:	6299      	str	r1, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004490:	2101      	movs	r1, #1
 8004492:	6998      	ldr	r0, [r3, #24]
 8004494:	4201      	tst	r1, r0
 8004496:	d102      	bne.n	800449e <I2C_WaitOnFlagUntilTimeout+0x9a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004498:	6998      	ldr	r0, [r3, #24]
 800449a:	4301      	orrs	r1, r0
 800449c:	6199      	str	r1, [r3, #24]
    I2C_RESET_CR2(hi2c);
 800449e:	6859      	ldr	r1, [r3, #4]
 80044a0:	4849      	ldr	r0, [pc, #292]	@ (80045c8 <I2C_WaitOnFlagUntilTimeout+0x1c4>)
 80044a2:	4001      	ands	r1, r0
 80044a4:	6059      	str	r1, [r3, #4]
    hi2c->ErrorCode |= error_code;
 80044a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044a8:	4313      	orrs	r3, r2
 80044aa:	647b      	str	r3, [r7, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80044ac:	2220      	movs	r2, #32
 80044ae:	2341      	movs	r3, #65	@ 0x41
 80044b0:	54fa      	strb	r2, [r7, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044b2:	2200      	movs	r2, #0
 80044b4:	3301      	adds	r3, #1
 80044b6:	54fa      	strb	r2, [r7, r3]
          __HAL_UNLOCK(hi2c);
 80044b8:	2340      	movs	r3, #64	@ 0x40
 80044ba:	2200      	movs	r2, #0
      return HAL_ERROR;
 80044bc:	2001      	movs	r0, #1
          __HAL_UNLOCK(hi2c);
 80044be:	54fa      	strb	r2, [r7, r3]
}
 80044c0:	bcf0      	pop	{r4, r5, r6, r7}
 80044c2:	46bb      	mov	fp, r7
 80044c4:	46b2      	mov	sl, r6
 80044c6:	46a9      	mov	r9, r5
 80044c8:	46a0      	mov	r8, r4
 80044ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80044cc:	0548      	lsls	r0, r1, #21
 80044ce:	d501      	bpl.n	80044d4 <I2C_WaitOnFlagUntilTimeout+0xd0>
 80044d0:	4657      	mov	r7, sl
 80044d2:	e7cc      	b.n	800446e <I2C_WaitOnFlagUntilTimeout+0x6a>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80044d4:	0589      	lsls	r1, r1, #22
 80044d6:	d501      	bpl.n	80044dc <I2C_WaitOnFlagUntilTimeout+0xd8>
 80044d8:	4657      	mov	r7, sl
 80044da:	e7cf      	b.n	800447c <I2C_WaitOnFlagUntilTimeout+0x78>
  if (status != HAL_OK)
 80044dc:	4661      	mov	r1, ip
 80044de:	2900      	cmp	r1, #0
 80044e0:	d120      	bne.n	8004524 <I2C_WaitOnFlagUntilTimeout+0x120>
    if (Timeout != HAL_MAX_DELAY)
 80044e2:	1c7a      	adds	r2, r7, #1
 80044e4:	d09c      	beq.n	8004420 <I2C_WaitOnFlagUntilTimeout+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044e6:	f7ff f831 	bl	800354c <HAL_GetTick>
 80044ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80044ec:	1ac0      	subs	r0, r0, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044ee:	4653      	mov	r3, sl
 80044f0:	681b      	ldr	r3, [r3, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044f2:	42b8      	cmp	r0, r7
 80044f4:	d801      	bhi.n	80044fa <I2C_WaitOnFlagUntilTimeout+0xf6>
 80044f6:	2f00      	cmp	r7, #0
 80044f8:	d191      	bne.n	800441e <I2C_WaitOnFlagUntilTimeout+0x1a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044fa:	699a      	ldr	r2, [r3, #24]
 80044fc:	4032      	ands	r2, r6
 80044fe:	1b92      	subs	r2, r2, r6
 8004500:	4251      	negs	r1, r2
 8004502:	414a      	adcs	r2, r1
 8004504:	454a      	cmp	r2, r9
 8004506:	d000      	beq.n	800450a <I2C_WaitOnFlagUntilTimeout+0x106>
 8004508:	e789      	b.n	800441e <I2C_WaitOnFlagUntilTimeout+0x1a>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800450a:	4657      	mov	r7, sl
 800450c:	2220      	movs	r2, #32
 800450e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004510:	4313      	orrs	r3, r2
 8004512:	647b      	str	r3, [r7, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004514:	2341      	movs	r3, #65	@ 0x41
 8004516:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004518:	2200      	movs	r2, #0
 800451a:	3301      	adds	r3, #1
 800451c:	54fa      	strb	r2, [r7, r3]
          return HAL_ERROR;
 800451e:	e7cb      	b.n	80044b8 <I2C_WaitOnFlagUntilTimeout+0xb4>
  return HAL_OK;
 8004520:	2000      	movs	r0, #0
 8004522:	e7cd      	b.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0xbc>
 8004524:	4657      	mov	r7, sl
 8004526:	e7ae      	b.n	8004486 <I2C_WaitOnFlagUntilTimeout+0x82>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004528:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800452a:	4693      	mov	fp, r2
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800452c:	2220      	movs	r2, #32
 800452e:	4690      	mov	r8, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004530:	003a      	movs	r2, r7
 8004532:	465f      	mov	r7, fp
 8004534:	46b3      	mov	fp, r6
 8004536:	4656      	mov	r6, sl
 8004538:	4692      	mov	sl, r2
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800453a:	4641      	mov	r1, r8
 800453c:	699a      	ldr	r2, [r3, #24]
 800453e:	4211      	tst	r1, r2
 8004540:	d13e      	bne.n	80045c0 <I2C_WaitOnFlagUntilTimeout+0x1bc>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004542:	f7ff f803 	bl	800354c <HAL_GetTick>
 8004546:	1bc0      	subs	r0, r0, r7
 8004548:	4582      	cmp	sl, r0
 800454a:	d302      	bcc.n	8004552 <I2C_WaitOnFlagUntilTimeout+0x14e>
 800454c:	4653      	mov	r3, sl
 800454e:	2b00      	cmp	r3, #0
 8004550:	d12b      	bne.n	80045aa <I2C_WaitOnFlagUntilTimeout+0x1a6>
          tmp2 = hi2c->Mode;
 8004552:	2242      	movs	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004554:	6833      	ldr	r3, [r6, #0]
 8004556:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8004558:	5cb2      	ldrb	r2, [r6, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800455a:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 800455c:	b2d2      	uxtb	r2, r2
 800455e:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004560:	2280      	movs	r2, #128	@ 0x80
 8004562:	0212      	lsls	r2, r2, #8
 8004564:	4211      	tst	r1, r2
 8004566:	d00f      	beq.n	8004588 <I2C_WaitOnFlagUntilTimeout+0x184>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004568:	2180      	movs	r1, #128	@ 0x80
 800456a:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800456c:	4208      	tst	r0, r1
 800456e:	d10b      	bne.n	8004588 <I2C_WaitOnFlagUntilTimeout+0x184>
              (tmp1 != I2C_CR2_STOP) && \
 8004570:	4662      	mov	r2, ip
 8004572:	2a20      	cmp	r2, #32
 8004574:	d008      	beq.n	8004588 <I2C_WaitOnFlagUntilTimeout+0x184>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004576:	685a      	ldr	r2, [r3, #4]
 8004578:	4311      	orrs	r1, r2
 800457a:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 800457c:	f7fe ffe6 	bl	800354c <HAL_GetTick>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004580:	6833      	ldr	r3, [r6, #0]
            tickstart = HAL_GetTick();
 8004582:	0007      	movs	r7, r0
 8004584:	e000      	b.n	8004588 <I2C_WaitOnFlagUntilTimeout+0x184>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004586:	6833      	ldr	r3, [r6, #0]
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004588:	4641      	mov	r1, r8
 800458a:	699a      	ldr	r2, [r3, #24]
 800458c:	4211      	tst	r1, r2
 800458e:	d1d4      	bne.n	800453a <I2C_WaitOnFlagUntilTimeout+0x136>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004590:	f7fe ffdc 	bl	800354c <HAL_GetTick>
 8004594:	1bc0      	subs	r0, r0, r7
 8004596:	2819      	cmp	r0, #25
 8004598:	d9f5      	bls.n	8004586 <I2C_WaitOnFlagUntilTimeout+0x182>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800459a:	4657      	mov	r7, sl
 800459c:	46b2      	mov	sl, r6
 800459e:	4653      	mov	r3, sl
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	465e      	mov	r6, fp
 80045a4:	699a      	ldr	r2, [r3, #24]
 80045a6:	2220      	movs	r2, #32
 80045a8:	e752      	b.n	8004450 <I2C_WaitOnFlagUntilTimeout+0x4c>
 80045aa:	4641      	mov	r1, r8
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80045ac:	6833      	ldr	r3, [r6, #0]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045ae:	699a      	ldr	r2, [r3, #24]
 80045b0:	4211      	tst	r1, r2
 80045b2:	d105      	bne.n	80045c0 <I2C_WaitOnFlagUntilTimeout+0x1bc>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045b4:	f7fe ffca 	bl	800354c <HAL_GetTick>
 80045b8:	1bc0      	subs	r0, r0, r7
 80045ba:	4582      	cmp	sl, r0
 80045bc:	d2f5      	bcs.n	80045aa <I2C_WaitOnFlagUntilTimeout+0x1a6>
 80045be:	e7c8      	b.n	8004552 <I2C_WaitOnFlagUntilTimeout+0x14e>
 80045c0:	4657      	mov	r7, sl
 80045c2:	46b2      	mov	sl, r6
 80045c4:	465e      	mov	r6, fp
 80045c6:	e741      	b.n	800444c <I2C_WaitOnFlagUntilTimeout+0x48>
 80045c8:	fe00e800 	.word	0xfe00e800

080045cc <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80045cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045ce:	464e      	mov	r6, r9
 80045d0:	4657      	mov	r7, sl
 80045d2:	4645      	mov	r5, r8
 80045d4:	46de      	mov	lr, fp
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045d6:	6803      	ldr	r3, [r0, #0]
{
 80045d8:	4691      	mov	r9, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045da:	699a      	ldr	r2, [r3, #24]
{
 80045dc:	b5e0      	push	{r5, r6, r7, lr}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045de:	2420      	movs	r4, #32
{
 80045e0:	0005      	movs	r5, r0
 80045e2:	000f      	movs	r7, r1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045e4:	2610      	movs	r6, #16
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80045e6:	0692      	lsls	r2, r2, #26
 80045e8:	d463      	bmi.n	80046b2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe6>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045ea:	0032      	movs	r2, r6
  HAL_StatusTypeDef status = HAL_OK;
 80045ec:	2000      	movs	r0, #0
  uint32_t itflag   = hi2c->Instance->ISR;
 80045ee:	6999      	ldr	r1, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80045f0:	4684      	mov	ip, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045f2:	400a      	ands	r2, r1
 80045f4:	420e      	tst	r6, r1
 80045f6:	d00b      	beq.n	8004610 <I2C_WaitOnSTOPFlagUntilTimeout+0x44>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045f8:	61de      	str	r6, [r3, #28]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045fa:	1c7a      	adds	r2, r7, #1
 80045fc:	d163      	bne.n	80046c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xfa>
 80045fe:	699a      	ldr	r2, [r3, #24]
 8004600:	4214      	tst	r4, r2
 8004602:	d0fc      	beq.n	80045fe <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004604:	2200      	movs	r2, #0
 8004606:	61dc      	str	r4, [r3, #28]
    error_code |= HAL_I2C_ERROR_AF;
 8004608:	2104      	movs	r1, #4
 800460a:	430a      	orrs	r2, r1
    status = HAL_ERROR;
 800460c:	3903      	subs	r1, #3
 800460e:	468c      	mov	ip, r1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004610:	2080      	movs	r0, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8004612:	6999      	ldr	r1, [r3, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004614:	0040      	lsls	r0, r0, #1
 8004616:	4201      	tst	r1, r0
 8004618:	d033      	beq.n	8004682 <I2C_WaitOnSTOPFlagUntilTimeout+0xb6>
    error_code |= HAL_I2C_ERROR_BERR;
 800461a:	2401      	movs	r4, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800461c:	61d8      	str	r0, [r3, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 800461e:	4322      	orrs	r2, r4
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004620:	0548      	lsls	r0, r1, #21
 8004622:	d504      	bpl.n	800462e <I2C_WaitOnSTOPFlagUntilTimeout+0x62>
    error_code |= HAL_I2C_ERROR_OVR;
 8004624:	2008      	movs	r0, #8
 8004626:	4302      	orrs	r2, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004628:	2080      	movs	r0, #128	@ 0x80
 800462a:	00c0      	lsls	r0, r0, #3
 800462c:	61d8      	str	r0, [r3, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800462e:	0589      	lsls	r1, r1, #22
 8004630:	d504      	bpl.n	800463c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    error_code |= HAL_I2C_ERROR_ARLO;
 8004632:	2102      	movs	r1, #2
 8004634:	430a      	orrs	r2, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004636:	31ff      	adds	r1, #255	@ 0xff
 8004638:	31ff      	adds	r1, #255	@ 0xff
 800463a:	61d9      	str	r1, [r3, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800463c:	6999      	ldr	r1, [r3, #24]
 800463e:	0789      	lsls	r1, r1, #30
 8004640:	d501      	bpl.n	8004646 <I2C_WaitOnSTOPFlagUntilTimeout+0x7a>
    hi2c->Instance->TXDR = 0x00U;
 8004642:	2100      	movs	r1, #0
 8004644:	6299      	str	r1, [r3, #40]	@ 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004646:	2101      	movs	r1, #1
 8004648:	6998      	ldr	r0, [r3, #24]
 800464a:	4201      	tst	r1, r0
 800464c:	d102      	bne.n	8004654 <I2C_WaitOnSTOPFlagUntilTimeout+0x88>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800464e:	6998      	ldr	r0, [r3, #24]
 8004650:	4301      	orrs	r1, r0
 8004652:	6199      	str	r1, [r3, #24]
    I2C_RESET_CR2(hi2c);
 8004654:	6859      	ldr	r1, [r3, #4]
 8004656:	483e      	ldr	r0, [pc, #248]	@ (8004750 <I2C_WaitOnSTOPFlagUntilTimeout+0x184>)
 8004658:	4001      	ands	r1, r0
 800465a:	6059      	str	r1, [r3, #4]
    hi2c->ErrorCode |= error_code;
 800465c:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800465e:	4313      	orrs	r3, r2
 8004660:	646b      	str	r3, [r5, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004662:	2220      	movs	r2, #32
 8004664:	2341      	movs	r3, #65	@ 0x41
 8004666:	54ea      	strb	r2, [r5, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004668:	2200      	movs	r2, #0
 800466a:	3301      	adds	r3, #1
 800466c:	54ea      	strb	r2, [r5, r3]
        __HAL_UNLOCK(hi2c);
 800466e:	2340      	movs	r3, #64	@ 0x40
 8004670:	2200      	movs	r2, #0
      return HAL_ERROR;
 8004672:	2001      	movs	r0, #1
        __HAL_UNLOCK(hi2c);
 8004674:	54ea      	strb	r2, [r5, r3]
}
 8004676:	bcf0      	pop	{r4, r5, r6, r7}
 8004678:	46bb      	mov	fp, r7
 800467a:	46b2      	mov	sl, r6
 800467c:	46a9      	mov	r9, r5
 800467e:	46a0      	mov	r8, r4
 8004680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004682:	0548      	lsls	r0, r1, #21
 8004684:	d4ce      	bmi.n	8004624 <I2C_WaitOnSTOPFlagUntilTimeout+0x58>
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004686:	0589      	lsls	r1, r1, #22
 8004688:	d4d3      	bmi.n	8004632 <I2C_WaitOnSTOPFlagUntilTimeout+0x66>
  if (status != HAL_OK)
 800468a:	4661      	mov	r1, ip
 800468c:	2900      	cmp	r1, #0
 800468e:	d1d5      	bne.n	800463c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004690:	f7fe ff5c 	bl	800354c <HAL_GetTick>
 8004694:	464b      	mov	r3, r9
 8004696:	1ac0      	subs	r0, r0, r3
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004698:	682b      	ldr	r3, [r5, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800469a:	42b8      	cmp	r0, r7
 800469c:	d801      	bhi.n	80046a2 <I2C_WaitOnSTOPFlagUntilTimeout+0xd6>
 800469e:	2f00      	cmp	r7, #0
 80046a0:	d104      	bne.n	80046ac <I2C_WaitOnSTOPFlagUntilTimeout+0xe0>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80046a2:	0021      	movs	r1, r4
 80046a4:	699a      	ldr	r2, [r3, #24]
 80046a6:	4011      	ands	r1, r2
 80046a8:	4214      	tst	r4, r2
 80046aa:	d004      	beq.n	80046b6 <I2C_WaitOnSTOPFlagUntilTimeout+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046ac:	699a      	ldr	r2, [r3, #24]
 80046ae:	4214      	tst	r4, r2
 80046b0:	d09b      	beq.n	80045ea <I2C_WaitOnSTOPFlagUntilTimeout+0x1e>
  return HAL_OK;
 80046b2:	2000      	movs	r0, #0
 80046b4:	e7df      	b.n	8004676 <I2C_WaitOnSTOPFlagUntilTimeout+0xaa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80046b6:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80046b8:	4323      	orrs	r3, r4
 80046ba:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80046bc:	2341      	movs	r3, #65	@ 0x41
 80046be:	54ec      	strb	r4, [r5, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80046c0:	3301      	adds	r3, #1
 80046c2:	54e9      	strb	r1, [r5, r3]
        return HAL_ERROR;
 80046c4:	e7d3      	b.n	800466e <I2C_WaitOnSTOPFlagUntilTimeout+0xa2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046c6:	2220      	movs	r2, #32
 80046c8:	4690      	mov	r8, r2
          tmp2 = hi2c->Mode;
 80046ca:	3222      	adds	r2, #34	@ 0x22
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046cc:	46ca      	mov	sl, r9
          tmp2 = hi2c->Mode;
 80046ce:	4693      	mov	fp, r2
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80046d0:	4641      	mov	r1, r8
 80046d2:	699a      	ldr	r2, [r3, #24]
 80046d4:	4211      	tst	r1, r2
 80046d6:	d195      	bne.n	8004604 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80046d8:	f7fe ff38 	bl	800354c <HAL_GetTick>
 80046dc:	4653      	mov	r3, sl
 80046de:	1ac0      	subs	r0, r0, r3
 80046e0:	4287      	cmp	r7, r0
 80046e2:	d301      	bcc.n	80046e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x11c>
 80046e4:	2f00      	cmp	r7, #0
 80046e6:	d126      	bne.n	8004736 <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
          tmp2 = hi2c->Mode;
 80046e8:	465a      	mov	r2, fp
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80046ea:	682b      	ldr	r3, [r5, #0]
 80046ec:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80046ee:	5caa      	ldrb	r2, [r5, r2]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80046f0:	6999      	ldr	r1, [r3, #24]
          tmp2 = hi2c->Mode;
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	4694      	mov	ip, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80046f6:	2280      	movs	r2, #128	@ 0x80
 80046f8:	0212      	lsls	r2, r2, #8
 80046fa:	4211      	tst	r1, r2
 80046fc:	d00d      	beq.n	800471a <I2C_WaitOnSTOPFlagUntilTimeout+0x14e>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80046fe:	2180      	movs	r1, #128	@ 0x80
 8004700:	01c9      	lsls	r1, r1, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004702:	4208      	tst	r0, r1
 8004704:	d109      	bne.n	800471a <I2C_WaitOnSTOPFlagUntilTimeout+0x14e>
              (tmp1 != I2C_CR2_STOP) && \
 8004706:	4662      	mov	r2, ip
 8004708:	2a20      	cmp	r2, #32
 800470a:	d006      	beq.n	800471a <I2C_WaitOnSTOPFlagUntilTimeout+0x14e>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800470c:	685a      	ldr	r2, [r3, #4]
 800470e:	4311      	orrs	r1, r2
 8004710:	6059      	str	r1, [r3, #4]
            tickstart = HAL_GetTick();
 8004712:	f7fe ff1b 	bl	800354c <HAL_GetTick>
 8004716:	4682      	mov	sl, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004718:	682b      	ldr	r3, [r5, #0]
 800471a:	4641      	mov	r1, r8
 800471c:	699a      	ldr	r2, [r3, #24]
 800471e:	4211      	tst	r1, r2
 8004720:	d1d6      	bne.n	80046d0 <I2C_WaitOnSTOPFlagUntilTimeout+0x104>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004722:	f7fe ff13 	bl	800354c <HAL_GetTick>
 8004726:	4653      	mov	r3, sl
 8004728:	1ac0      	subs	r0, r0, r3
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800472a:	682b      	ldr	r3, [r5, #0]
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800472c:	2819      	cmp	r0, #25
 800472e:	d9f4      	bls.n	800471a <I2C_WaitOnSTOPFlagUntilTimeout+0x14e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004730:	699a      	ldr	r2, [r3, #24]
 8004732:	2220      	movs	r2, #32
 8004734:	e768      	b.n	8004608 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
 8004736:	4641      	mov	r1, r8
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004738:	682b      	ldr	r3, [r5, #0]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800473a:	699a      	ldr	r2, [r3, #24]
 800473c:	4211      	tst	r1, r2
 800473e:	d000      	beq.n	8004742 <I2C_WaitOnSTOPFlagUntilTimeout+0x176>
 8004740:	e760      	b.n	8004604 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004742:	f7fe ff03 	bl	800354c <HAL_GetTick>
 8004746:	4653      	mov	r3, sl
 8004748:	1ac0      	subs	r0, r0, r3
 800474a:	4287      	cmp	r7, r0
 800474c:	d2f3      	bcs.n	8004736 <I2C_WaitOnSTOPFlagUntilTimeout+0x16a>
 800474e:	e7cb      	b.n	80046e8 <I2C_WaitOnSTOPFlagUntilTimeout+0x11c>
 8004750:	fe00e800 	.word	0xfe00e800

08004754 <HAL_I2C_Init>:
{
 8004754:	b510      	push	{r4, lr}
 8004756:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8004758:	d052      	beq.n	8004800 <HAL_I2C_Init+0xac>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800475a:	2341      	movs	r3, #65	@ 0x41
 800475c:	5cc3      	ldrb	r3, [r0, r3]
 800475e:	b2da      	uxtb	r2, r3
 8004760:	2b00      	cmp	r3, #0
 8004762:	d048      	beq.n	80047f6 <HAL_I2C_Init+0xa2>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004764:	2341      	movs	r3, #65	@ 0x41
 8004766:	2224      	movs	r2, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8004768:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 800476a:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 800476c:	6823      	ldr	r3, [r4, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800476e:	68a0      	ldr	r0, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	438a      	bics	r2, r1
 8004774:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004776:	4923      	ldr	r1, [pc, #140]	@ (8004804 <HAL_I2C_Init+0xb0>)
 8004778:	6862      	ldr	r2, [r4, #4]
 800477a:	400a      	ands	r2, r1
 800477c:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	4921      	ldr	r1, [pc, #132]	@ (8004808 <HAL_I2C_Init+0xb4>)
 8004782:	400a      	ands	r2, r1
 8004784:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004786:	68e2      	ldr	r2, [r4, #12]
 8004788:	2a01      	cmp	r2, #1
 800478a:	d00b      	beq.n	80047a4 <HAL_I2C_Init+0x50>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800478c:	2184      	movs	r1, #132	@ 0x84
 800478e:	0209      	lsls	r1, r1, #8
 8004790:	4301      	orrs	r1, r0
 8004792:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004794:	2a02      	cmp	r2, #2
 8004796:	d109      	bne.n	80047ac <HAL_I2C_Init+0x58>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004798:	2280      	movs	r2, #128	@ 0x80
 800479a:	6859      	ldr	r1, [r3, #4]
 800479c:	0112      	lsls	r2, r2, #4
 800479e:	430a      	orrs	r2, r1
 80047a0:	605a      	str	r2, [r3, #4]
 80047a2:	e007      	b.n	80047b4 <HAL_I2C_Init+0x60>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047a4:	2280      	movs	r2, #128	@ 0x80
 80047a6:	0212      	lsls	r2, r2, #8
 80047a8:	4302      	orrs	r2, r0
 80047aa:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	4917      	ldr	r1, [pc, #92]	@ (800480c <HAL_I2C_Init+0xb8>)
 80047b0:	400a      	ands	r2, r1
 80047b2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80047b4:	6859      	ldr	r1, [r3, #4]
 80047b6:	4a16      	ldr	r2, [pc, #88]	@ (8004810 <HAL_I2C_Init+0xbc>)
  return HAL_OK;
 80047b8:	2000      	movs	r0, #0
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80047ba:	430a      	orrs	r2, r1
 80047bc:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	4911      	ldr	r1, [pc, #68]	@ (8004808 <HAL_I2C_Init+0xb4>)
 80047c2:	400a      	ands	r2, r1
 80047c4:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047c6:	6961      	ldr	r1, [r4, #20]
 80047c8:	6922      	ldr	r2, [r4, #16]
 80047ca:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 80047cc:	69a1      	ldr	r1, [r4, #24]
 80047ce:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047d0:	430a      	orrs	r2, r1
 80047d2:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80047d4:	6a21      	ldr	r1, [r4, #32]
 80047d6:	69e2      	ldr	r2, [r4, #28]
 80047d8:	430a      	orrs	r2, r1
  __HAL_I2C_ENABLE(hi2c);
 80047da:	2101      	movs	r1, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80047dc:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	430a      	orrs	r2, r1
 80047e2:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047e4:	2300      	movs	r3, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80047e6:	2241      	movs	r2, #65	@ 0x41
 80047e8:	311f      	adds	r1, #31
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047ea:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047ec:	54a1      	strb	r1, [r4, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047ee:	3201      	adds	r2, #1
  hi2c->PreviousState = I2C_STATE_NONE;
 80047f0:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047f2:	54a3      	strb	r3, [r4, r2]
}
 80047f4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80047f6:	3340      	adds	r3, #64	@ 0x40
 80047f8:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 80047fa:	f7fe fa0f 	bl	8002c1c <HAL_I2C_MspInit>
 80047fe:	e7b1      	b.n	8004764 <HAL_I2C_Init+0x10>
    return HAL_ERROR;
 8004800:	2001      	movs	r0, #1
 8004802:	e7f7      	b.n	80047f4 <HAL_I2C_Init+0xa0>
 8004804:	f0ffffff 	.word	0xf0ffffff
 8004808:	ffff7fff 	.word	0xffff7fff
 800480c:	fffff7ff 	.word	0xfffff7ff
 8004810:	02008000 	.word	0x02008000

08004814 <HAL_I2C_Mem_Write>:
{
 8004814:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004816:	4657      	mov	r7, sl
 8004818:	464e      	mov	r6, r9
 800481a:	46de      	mov	lr, fp
 800481c:	4645      	mov	r5, r8
 800481e:	b5e0      	push	{r5, r6, r7, lr}
 8004820:	b083      	sub	sp, #12
 8004822:	001f      	movs	r7, r3
 8004824:	ab0c      	add	r3, sp, #48	@ 0x30
 8004826:	0016      	movs	r6, r2
 8004828:	cb04      	ldmia	r3!, {r2}
 800482a:	0004      	movs	r4, r0
 800482c:	881b      	ldrh	r3, [r3, #0]
 800482e:	000d      	movs	r5, r1
 8004830:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004832:	2341      	movs	r3, #65	@ 0x41
 8004834:	4699      	mov	r9, r3
 8004836:	5cc3      	ldrb	r3, [r0, r3]
{
 8004838:	4692      	mov	sl, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 800483a:	2b20      	cmp	r3, #32
 800483c:	d11f      	bne.n	800487e <HAL_I2C_Mem_Write+0x6a>
    if ((pData == NULL) || (Size == 0U))
 800483e:	2a00      	cmp	r2, #0
 8004840:	d019      	beq.n	8004876 <HAL_I2C_Mem_Write+0x62>
 8004842:	465b      	mov	r3, fp
 8004844:	2b00      	cmp	r3, #0
 8004846:	d016      	beq.n	8004876 <HAL_I2C_Mem_Write+0x62>
    __HAL_LOCK(hi2c);
 8004848:	2240      	movs	r2, #64	@ 0x40
 800484a:	5c83      	ldrb	r3, [r0, r2]
 800484c:	2b01      	cmp	r3, #1
 800484e:	d016      	beq.n	800487e <HAL_I2C_Mem_Write+0x6a>
 8004850:	2301      	movs	r3, #1
 8004852:	5483      	strb	r3, [r0, r2]
    tickstart = HAL_GetTick();
 8004854:	f7fe fe7a 	bl	800354c <HAL_GetTick>
 8004858:	4680      	mov	r8, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800485a:	0001      	movs	r1, r0
 800485c:	0020      	movs	r0, r4
 800485e:	f7ff fc49 	bl	80040f4 <I2C_WaitOnFlagUntilTimeout.constprop.0>
 8004862:	2800      	cmp	r0, #0
 8004864:	d00d      	beq.n	8004882 <HAL_I2C_Mem_Write+0x6e>
      return  HAL_ERROR;
 8004866:	2001      	movs	r0, #1
}
 8004868:	b003      	add	sp, #12
 800486a:	bcf0      	pop	{r4, r5, r6, r7}
 800486c:	46bb      	mov	fp, r7
 800486e:	46b2      	mov	sl, r6
 8004870:	46a9      	mov	r9, r5
 8004872:	46a0      	mov	r8, r4
 8004874:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004876:	2380      	movs	r3, #128	@ 0x80
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 800487c:	e7f3      	b.n	8004866 <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 800487e:	2002      	movs	r0, #2
 8004880:	e7f2      	b.n	8004868 <HAL_I2C_Mem_Write+0x54>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004882:	2321      	movs	r3, #33	@ 0x21
 8004884:	464a      	mov	r2, r9
 8004886:	54a3      	strb	r3, [r4, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004888:	2240      	movs	r2, #64	@ 0x40
 800488a:	3321      	adds	r3, #33	@ 0x21
 800488c:	54e2      	strb	r2, [r4, r3]
    hi2c->pBuffPtr  = pData;
 800488e:	4653      	mov	r3, sl
 8004890:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004892:	465b      	mov	r3, fp
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004894:	6821      	ldr	r1, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004896:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8004898:	8563      	strh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 800489a:	684a      	ldr	r2, [r1, #4]
    hi2c->XferISR   = NULL;
 800489c:	6360      	str	r0, [r4, #52]	@ 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 800489e:	4854      	ldr	r0, [pc, #336]	@ (80049f0 <HAL_I2C_Mem_Write+0x1dc>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048a0:	b2fb      	uxtb	r3, r7
  MODIFY_REG(hi2c->Instance->CR2, \
 80048a2:	4002      	ands	r2, r0
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048a4:	05ad      	lsls	r5, r5, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048a6:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80048a8:	4313      	orrs	r3, r2
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80048aa:	0dad      	lsrs	r5, r5, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 80048ac:	4a51      	ldr	r2, [pc, #324]	@ (80049f4 <HAL_I2C_Mem_Write+0x1e0>)
 80048ae:	432b      	orrs	r3, r5
 80048b0:	4313      	orrs	r3, r2
 80048b2:	604b      	str	r3, [r1, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048b4:	4642      	mov	r2, r8
 80048b6:	0020      	movs	r0, r4
 80048b8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80048ba:	f7ff fcc3 	bl	8004244 <I2C_WaitOnTXISFlagUntilTimeout>
 80048be:	2800      	cmp	r0, #0
 80048c0:	d157      	bne.n	8004972 <HAL_I2C_Mem_Write+0x15e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048c2:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80048c4:	2f01      	cmp	r7, #1
 80048c6:	d162      	bne.n	800498e <HAL_I2C_Mem_Write+0x17a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80048c8:	b2f6      	uxtb	r6, r6
 80048ca:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80048cc:	4643      	mov	r3, r8
 80048ce:	2200      	movs	r2, #0
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	2180      	movs	r1, #128	@ 0x80
 80048d4:	0020      	movs	r0, r4
 80048d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80048d8:	f7ff fd94 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 80048dc:	2800      	cmp	r0, #0
 80048de:	d148      	bne.n	8004972 <HAL_I2C_Mem_Write+0x15e>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048e0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80048e2:	6822      	ldr	r2, [r4, #0]
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80048e4:	2bff      	cmp	r3, #255	@ 0xff
 80048e6:	d848      	bhi.n	800497a <HAL_I2C_Mem_Write+0x166>
      hi2c->XferSize = hi2c->XferCount;
 80048e8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80048ea:	4843      	ldr	r0, [pc, #268]	@ (80049f8 <HAL_I2C_Mem_Write+0x1e4>)
      hi2c->XferSize = hi2c->XferCount;
 80048ec:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80048ee:	6851      	ldr	r1, [r2, #4]
      hi2c->XferSize = hi2c->XferCount;
 80048f0:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80048f6:	4001      	ands	r1, r0
 80048f8:	432b      	orrs	r3, r5
 80048fa:	430b      	orrs	r3, r1
 80048fc:	2180      	movs	r1, #128	@ 0x80
 80048fe:	0489      	lsls	r1, r1, #18
 8004900:	430b      	orrs	r3, r1
 8004902:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004904:	e002      	b.n	800490c <HAL_I2C_Mem_Write+0xf8>
    } while (hi2c->XferCount > 0U);
 8004906:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004908:	2b00      	cmp	r3, #0
 800490a:	d05a      	beq.n	80049c2 <HAL_I2C_Mem_Write+0x1ae>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800490c:	4642      	mov	r2, r8
 800490e:	0020      	movs	r0, r4
 8004910:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004912:	f7ff fc97 	bl	8004244 <I2C_WaitOnTXISFlagUntilTimeout>
 8004916:	2800      	cmp	r0, #0
 8004918:	d1a5      	bne.n	8004866 <HAL_I2C_Mem_Write+0x52>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800491a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800491c:	6822      	ldr	r2, [r4, #0]
 800491e:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8004920:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004922:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8004924:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004926:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004928:	3b01      	subs	r3, #1
 800492a:	b29b      	uxth	r3, r3
 800492c:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 800492e:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004930:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004932:	3b01      	subs	r3, #1
 8004934:	b29b      	uxth	r3, r3
 8004936:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004938:	2a00      	cmp	r2, #0
 800493a:	d0e4      	beq.n	8004906 <HAL_I2C_Mem_Write+0xf2>
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1e2      	bne.n	8004906 <HAL_I2C_Mem_Write+0xf2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004940:	4643      	mov	r3, r8
 8004942:	2200      	movs	r2, #0
 8004944:	9300      	str	r3, [sp, #0]
 8004946:	2180      	movs	r1, #128	@ 0x80
 8004948:	0020      	movs	r0, r4
 800494a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800494c:	f7ff fd5a 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 8004950:	2800      	cmp	r0, #0
 8004952:	d000      	beq.n	8004956 <HAL_I2C_Mem_Write+0x142>
 8004954:	e787      	b.n	8004866 <HAL_I2C_Mem_Write+0x52>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004956:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004958:	6822      	ldr	r2, [r4, #0]
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800495a:	2bff      	cmp	r3, #255	@ 0xff
 800495c:	d922      	bls.n	80049a4 <HAL_I2C_Mem_Write+0x190>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800495e:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 8004960:	4925      	ldr	r1, [pc, #148]	@ (80049f8 <HAL_I2C_Mem_Write+0x1e4>)
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004962:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004964:	6853      	ldr	r3, [r2, #4]
 8004966:	400b      	ands	r3, r1
 8004968:	4924      	ldr	r1, [pc, #144]	@ (80049fc <HAL_I2C_Mem_Write+0x1e8>)
 800496a:	432b      	orrs	r3, r5
 800496c:	430b      	orrs	r3, r1
 800496e:	6053      	str	r3, [r2, #4]
}
 8004970:	e7c9      	b.n	8004906 <HAL_I2C_Mem_Write+0xf2>
      __HAL_UNLOCK(hi2c);
 8004972:	2340      	movs	r3, #64	@ 0x40
 8004974:	2200      	movs	r2, #0
 8004976:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 8004978:	e775      	b.n	8004866 <HAL_I2C_Mem_Write+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800497a:	23ff      	movs	r3, #255	@ 0xff
  MODIFY_REG(hi2c->Instance->CR2, \
 800497c:	491e      	ldr	r1, [pc, #120]	@ (80049f8 <HAL_I2C_Mem_Write+0x1e4>)
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800497e:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004980:	6853      	ldr	r3, [r2, #4]
 8004982:	400b      	ands	r3, r1
 8004984:	491d      	ldr	r1, [pc, #116]	@ (80049fc <HAL_I2C_Mem_Write+0x1e8>)
 8004986:	432b      	orrs	r3, r5
 8004988:	430b      	orrs	r3, r1
 800498a:	6053      	str	r3, [r2, #4]
}
 800498c:	e7be      	b.n	800490c <HAL_I2C_Mem_Write+0xf8>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800498e:	0a32      	lsrs	r2, r6, #8
 8004990:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004992:	0020      	movs	r0, r4
 8004994:	4642      	mov	r2, r8
 8004996:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004998:	f7ff fc54 	bl	8004244 <I2C_WaitOnTXISFlagUntilTimeout>
 800499c:	2800      	cmp	r0, #0
 800499e:	d1e8      	bne.n	8004972 <HAL_I2C_Mem_Write+0x15e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049a0:	6823      	ldr	r3, [r4, #0]
 80049a2:	e791      	b.n	80048c8 <HAL_I2C_Mem_Write+0xb4>
          hi2c->XferSize = hi2c->XferCount;
 80049a4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 80049a6:	4814      	ldr	r0, [pc, #80]	@ (80049f8 <HAL_I2C_Mem_Write+0x1e4>)
          hi2c->XferSize = hi2c->XferCount;
 80049a8:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 80049aa:	6851      	ldr	r1, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 80049ac:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 80049b2:	4001      	ands	r1, r0
 80049b4:	432b      	orrs	r3, r5
 80049b6:	430b      	orrs	r3, r1
 80049b8:	2180      	movs	r1, #128	@ 0x80
 80049ba:	0489      	lsls	r1, r1, #18
 80049bc:	430b      	orrs	r3, r1
 80049be:	6053      	str	r3, [r2, #4]
}
 80049c0:	e7a1      	b.n	8004906 <HAL_I2C_Mem_Write+0xf2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049c2:	4642      	mov	r2, r8
 80049c4:	0020      	movs	r0, r4
 80049c6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80049c8:	f7ff fe00 	bl	80045cc <I2C_WaitOnSTOPFlagUntilTimeout>
 80049cc:	2800      	cmp	r0, #0
 80049ce:	d000      	beq.n	80049d2 <HAL_I2C_Mem_Write+0x1be>
 80049d0:	e749      	b.n	8004866 <HAL_I2C_Mem_Write+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d2:	2120      	movs	r1, #32
 80049d4:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80049d6:	4d0a      	ldr	r5, [pc, #40]	@ (8004a00 <HAL_I2C_Mem_Write+0x1ec>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d8:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80049da:	685a      	ldr	r2, [r3, #4]
 80049dc:	402a      	ands	r2, r5
 80049de:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80049e0:	2341      	movs	r3, #65	@ 0x41
 80049e2:	54e1      	strb	r1, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049e4:	3301      	adds	r3, #1
 80049e6:	54e0      	strb	r0, [r4, r3]
    __HAL_UNLOCK(hi2c);
 80049e8:	3b02      	subs	r3, #2
 80049ea:	54e0      	strb	r0, [r4, r3]
    return HAL_OK;
 80049ec:	e73c      	b.n	8004868 <HAL_I2C_Mem_Write+0x54>
 80049ee:	46c0      	nop			@ (mov r8, r8)
 80049f0:	fc009800 	.word	0xfc009800
 80049f4:	01002000 	.word	0x01002000
 80049f8:	fc009c00 	.word	0xfc009c00
 80049fc:	01ff0000 	.word	0x01ff0000
 8004a00:	fe00e800 	.word	0xfe00e800

08004a04 <HAL_I2C_Mem_Read>:
{
 8004a04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004a06:	4657      	mov	r7, sl
 8004a08:	464e      	mov	r6, r9
 8004a0a:	46de      	mov	lr, fp
 8004a0c:	4645      	mov	r5, r8
 8004a0e:	b5e0      	push	{r5, r6, r7, lr}
 8004a10:	b083      	sub	sp, #12
 8004a12:	001f      	movs	r7, r3
 8004a14:	ab0c      	add	r3, sp, #48	@ 0x30
 8004a16:	0016      	movs	r6, r2
 8004a18:	cb04      	ldmia	r3!, {r2}
 8004a1a:	0004      	movs	r4, r0
 8004a1c:	881b      	ldrh	r3, [r3, #0]
 8004a1e:	000d      	movs	r5, r1
 8004a20:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a22:	2341      	movs	r3, #65	@ 0x41
 8004a24:	4699      	mov	r9, r3
 8004a26:	5cc3      	ldrb	r3, [r0, r3]
{
 8004a28:	4692      	mov	sl, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a2a:	2b20      	cmp	r3, #32
 8004a2c:	d11f      	bne.n	8004a6e <HAL_I2C_Mem_Read+0x6a>
    if ((pData == NULL) || (Size == 0U))
 8004a2e:	2a00      	cmp	r2, #0
 8004a30:	d019      	beq.n	8004a66 <HAL_I2C_Mem_Read+0x62>
 8004a32:	465b      	mov	r3, fp
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d016      	beq.n	8004a66 <HAL_I2C_Mem_Read+0x62>
    __HAL_LOCK(hi2c);
 8004a38:	2240      	movs	r2, #64	@ 0x40
 8004a3a:	5c83      	ldrb	r3, [r0, r2]
 8004a3c:	2b01      	cmp	r3, #1
 8004a3e:	d016      	beq.n	8004a6e <HAL_I2C_Mem_Read+0x6a>
 8004a40:	2301      	movs	r3, #1
 8004a42:	5483      	strb	r3, [r0, r2]
    tickstart = HAL_GetTick();
 8004a44:	f7fe fd82 	bl	800354c <HAL_GetTick>
 8004a48:	4680      	mov	r8, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004a4a:	0001      	movs	r1, r0
 8004a4c:	0020      	movs	r0, r4
 8004a4e:	f7ff fb51 	bl	80040f4 <I2C_WaitOnFlagUntilTimeout.constprop.0>
 8004a52:	2800      	cmp	r0, #0
 8004a54:	d00d      	beq.n	8004a72 <HAL_I2C_Mem_Read+0x6e>
      return  HAL_ERROR;
 8004a56:	2001      	movs	r0, #1
}
 8004a58:	b003      	add	sp, #12
 8004a5a:	bcf0      	pop	{r4, r5, r6, r7}
 8004a5c:	46bb      	mov	fp, r7
 8004a5e:	46b2      	mov	sl, r6
 8004a60:	46a9      	mov	r9, r5
 8004a62:	46a0      	mov	r8, r4
 8004a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004a66:	2380      	movs	r3, #128	@ 0x80
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8004a6c:	e7f3      	b.n	8004a56 <HAL_I2C_Mem_Read+0x52>
    __HAL_LOCK(hi2c);
 8004a6e:	2002      	movs	r0, #2
 8004a70:	e7f2      	b.n	8004a58 <HAL_I2C_Mem_Read+0x54>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a72:	2322      	movs	r3, #34	@ 0x22
 8004a74:	464a      	mov	r2, r9
 8004a76:	54a3      	strb	r3, [r4, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004a78:	2240      	movs	r2, #64	@ 0x40
 8004a7a:	3320      	adds	r3, #32
 8004a7c:	54e2      	strb	r2, [r4, r3]
    hi2c->pBuffPtr  = pData;
 8004a7e:	4653      	mov	r3, sl
 8004a80:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004a82:	465b      	mov	r3, fp
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a84:	6821      	ldr	r1, [r4, #0]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a86:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->XferCount = Size;
 8004a88:	8563      	strh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a8a:	684a      	ldr	r2, [r1, #4]
    hi2c->XferISR   = NULL;
 8004a8c:	6360      	str	r0, [r4, #52]	@ 0x34
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a8e:	4856      	ldr	r0, [pc, #344]	@ (8004be8 <HAL_I2C_Mem_Read+0x1e4>)
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a90:	b2fb      	uxtb	r3, r7
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a92:	4002      	ands	r2, r0
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a94:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a96:	4313      	orrs	r3, r2
 8004a98:	2280      	movs	r2, #128	@ 0x80
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a9a:	05ad      	lsls	r5, r5, #22
 8004a9c:	0dad      	lsrs	r5, r5, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8004a9e:	0192      	lsls	r2, r2, #6
 8004aa0:	432b      	orrs	r3, r5
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	604b      	str	r3, [r1, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aa6:	4642      	mov	r2, r8
 8004aa8:	0020      	movs	r0, r4
 8004aaa:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004aac:	f7ff fbca 	bl	8004244 <I2C_WaitOnTXISFlagUntilTimeout>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	d15a      	bne.n	8004b6a <HAL_I2C_Mem_Read+0x166>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004ab4:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ab6:	2f01      	cmp	r7, #1
 8004ab8:	d165      	bne.n	8004b86 <HAL_I2C_Mem_Read+0x182>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004aba:	b2f6      	uxtb	r6, r6
 8004abc:	629e      	str	r6, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004abe:	4643      	mov	r3, r8
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	9300      	str	r3, [sp, #0]
 8004ac4:	2140      	movs	r1, #64	@ 0x40
 8004ac6:	0020      	movs	r0, r4
 8004ac8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004aca:	f7ff fc9b 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	d14b      	bne.n	8004b6a <HAL_I2C_Mem_Read+0x166>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ad2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ad4:	6822      	ldr	r2, [r4, #0]
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ad6:	2bff      	cmp	r3, #255	@ 0xff
 8004ad8:	d84b      	bhi.n	8004b72 <HAL_I2C_Mem_Read+0x16e>
      hi2c->XferSize = hi2c->XferCount;
 8004ada:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004adc:	4842      	ldr	r0, [pc, #264]	@ (8004be8 <HAL_I2C_Mem_Read+0x1e4>)
      hi2c->XferSize = hi2c->XferCount;
 8004ade:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ae0:	6851      	ldr	r1, [r2, #4]
      hi2c->XferSize = hi2c->XferCount;
 8004ae2:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ae8:	4001      	ands	r1, r0
 8004aea:	432b      	orrs	r3, r5
 8004aec:	430b      	orrs	r3, r1
 8004aee:	493f      	ldr	r1, [pc, #252]	@ (8004bec <HAL_I2C_Mem_Read+0x1e8>)
 8004af0:	430b      	orrs	r3, r1
 8004af2:	6053      	str	r3, [r2, #4]
}
 8004af4:	e002      	b.n	8004afc <HAL_I2C_Mem_Read+0xf8>
    } while (hi2c->XferCount > 0U);
 8004af6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d05e      	beq.n	8004bba <HAL_I2C_Mem_Read+0x1b6>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004afc:	4643      	mov	r3, r8
 8004afe:	2200      	movs	r2, #0
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	2104      	movs	r1, #4
 8004b04:	0020      	movs	r0, r4
 8004b06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b08:	f7ff fc7c 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 8004b0c:	2800      	cmp	r0, #0
 8004b0e:	d1a2      	bne.n	8004a56 <HAL_I2C_Mem_Read+0x52>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b14:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004b16:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8004b18:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8004b1a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8004b1c:	3a01      	subs	r2, #1
      hi2c->pBuffPtr++;
 8004b1e:	3301      	adds	r3, #1
      hi2c->XferCount--;
 8004b20:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8004b22:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8004b24:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8004b26:	8562      	strh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b28:	3b01      	subs	r3, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b2a:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004b30:	2a00      	cmp	r2, #0
 8004b32:	d0e0      	beq.n	8004af6 <HAL_I2C_Mem_Read+0xf2>
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1de      	bne.n	8004af6 <HAL_I2C_Mem_Read+0xf2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004b38:	4643      	mov	r3, r8
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	9300      	str	r3, [sp, #0]
 8004b3e:	2180      	movs	r1, #128	@ 0x80
 8004b40:	0020      	movs	r0, r4
 8004b42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004b44:	f7ff fc5e 	bl	8004404 <I2C_WaitOnFlagUntilTimeout>
 8004b48:	2800      	cmp	r0, #0
 8004b4a:	d000      	beq.n	8004b4e <HAL_I2C_Mem_Read+0x14a>
 8004b4c:	e783      	b.n	8004a56 <HAL_I2C_Mem_Read+0x52>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b4e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b50:	6822      	ldr	r2, [r4, #0]
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b52:	2bff      	cmp	r3, #255	@ 0xff
 8004b54:	d922      	bls.n	8004b9c <HAL_I2C_Mem_Read+0x198>
          hi2c->XferSize = 1U;
 8004b56:	2301      	movs	r3, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b58:	4925      	ldr	r1, [pc, #148]	@ (8004bf0 <HAL_I2C_Mem_Read+0x1ec>)
          hi2c->XferSize = 1U;
 8004b5a:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b5c:	6853      	ldr	r3, [r2, #4]
 8004b5e:	400b      	ands	r3, r1
 8004b60:	4924      	ldr	r1, [pc, #144]	@ (8004bf4 <HAL_I2C_Mem_Read+0x1f0>)
 8004b62:	432b      	orrs	r3, r5
 8004b64:	430b      	orrs	r3, r1
 8004b66:	6053      	str	r3, [r2, #4]
}
 8004b68:	e7c5      	b.n	8004af6 <HAL_I2C_Mem_Read+0xf2>
      __HAL_UNLOCK(hi2c);
 8004b6a:	2340      	movs	r3, #64	@ 0x40
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 8004b70:	e771      	b.n	8004a56 <HAL_I2C_Mem_Read+0x52>
      hi2c->XferSize = 1U;
 8004b72:	2301      	movs	r3, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b74:	491c      	ldr	r1, [pc, #112]	@ (8004be8 <HAL_I2C_Mem_Read+0x1e4>)
      hi2c->XferSize = 1U;
 8004b76:	8523      	strh	r3, [r4, #40]	@ 0x28
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b78:	6853      	ldr	r3, [r2, #4]
 8004b7a:	400b      	ands	r3, r1
 8004b7c:	491e      	ldr	r1, [pc, #120]	@ (8004bf8 <HAL_I2C_Mem_Read+0x1f4>)
 8004b7e:	432b      	orrs	r3, r5
 8004b80:	430b      	orrs	r3, r1
 8004b82:	6053      	str	r3, [r2, #4]
}
 8004b84:	e7ba      	b.n	8004afc <HAL_I2C_Mem_Read+0xf8>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004b86:	0a32      	lsrs	r2, r6, #8
 8004b88:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b8a:	0020      	movs	r0, r4
 8004b8c:	4642      	mov	r2, r8
 8004b8e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004b90:	f7ff fb58 	bl	8004244 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b94:	2800      	cmp	r0, #0
 8004b96:	d1e8      	bne.n	8004b6a <HAL_I2C_Mem_Read+0x166>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004b98:	6823      	ldr	r3, [r4, #0]
 8004b9a:	e78e      	b.n	8004aba <HAL_I2C_Mem_Read+0xb6>
          hi2c->XferSize = hi2c->XferCount;
 8004b9c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b9e:	4814      	ldr	r0, [pc, #80]	@ (8004bf0 <HAL_I2C_Mem_Read+0x1ec>)
          hi2c->XferSize = hi2c->XferCount;
 8004ba0:	b29b      	uxth	r3, r3
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ba2:	6851      	ldr	r1, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 8004ba4:	8523      	strh	r3, [r4, #40]	@ 0x28
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ba6:	b2db      	uxtb	r3, r3
 8004ba8:	041b      	lsls	r3, r3, #16
  MODIFY_REG(hi2c->Instance->CR2, \
 8004baa:	4001      	ands	r1, r0
 8004bac:	432b      	orrs	r3, r5
 8004bae:	430b      	orrs	r3, r1
 8004bb0:	2180      	movs	r1, #128	@ 0x80
 8004bb2:	0489      	lsls	r1, r1, #18
 8004bb4:	430b      	orrs	r3, r1
 8004bb6:	6053      	str	r3, [r2, #4]
}
 8004bb8:	e79d      	b.n	8004af6 <HAL_I2C_Mem_Read+0xf2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bba:	4642      	mov	r2, r8
 8004bbc:	0020      	movs	r0, r4
 8004bbe:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004bc0:	f7ff fd04 	bl	80045cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8004bc4:	2800      	cmp	r0, #0
 8004bc6:	d000      	beq.n	8004bca <HAL_I2C_Mem_Read+0x1c6>
 8004bc8:	e745      	b.n	8004a56 <HAL_I2C_Mem_Read+0x52>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bca:	2120      	movs	r1, #32
 8004bcc:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8004bce:	4d0b      	ldr	r5, [pc, #44]	@ (8004bfc <HAL_I2C_Mem_Read+0x1f8>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bd0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	402a      	ands	r2, r5
 8004bd6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004bd8:	2341      	movs	r3, #65	@ 0x41
 8004bda:	54e1      	strb	r1, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004bdc:	3301      	adds	r3, #1
 8004bde:	54e0      	strb	r0, [r4, r3]
    __HAL_UNLOCK(hi2c);
 8004be0:	3b02      	subs	r3, #2
 8004be2:	54e0      	strb	r0, [r4, r3]
    return HAL_OK;
 8004be4:	e738      	b.n	8004a58 <HAL_I2C_Mem_Read+0x54>
 8004be6:	46c0      	nop			@ (mov r8, r8)
 8004be8:	fc009800 	.word	0xfc009800
 8004bec:	02002400 	.word	0x02002400
 8004bf0:	fc009c00 	.word	0xfc009c00
 8004bf4:	01010000 	.word	0x01010000
 8004bf8:	01012400 	.word	0x01012400
 8004bfc:	fe00e800 	.word	0xfe00e800

08004c00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004c00:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c02:	2441      	movs	r4, #65	@ 0x41
 8004c04:	5d03      	ldrb	r3, [r0, r4]
{
 8004c06:	468c      	mov	ip, r1
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c08:	b2dd      	uxtb	r5, r3
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d11a      	bne.n	8004c44 <HAL_I2CEx_ConfigAnalogFilter+0x44>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c0e:	2640      	movs	r6, #64	@ 0x40
 8004c10:	5d83      	ldrb	r3, [r0, r6]
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d016      	beq.n	8004c44 <HAL_I2CEx_ConfigAnalogFilter+0x44>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c16:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c18:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c1a:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 8004c1c:	6803      	ldr	r3, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c1e:	490a      	ldr	r1, [pc, #40]	@ (8004c48 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	43ba      	bics	r2, r7
 8004c24:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c26:	681a      	ldr	r2, [r3, #0]
 8004c28:	400a      	ands	r2, r1
 8004c2a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c2c:	4662      	mov	r2, ip
 8004c2e:	6819      	ldr	r1, [r3, #0]
 8004c30:	4311      	orrs	r1, r2
 8004c32:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	433a      	orrs	r2, r7
 8004c38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c3a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004c3c:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 8004c3e:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8004c40:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004c42:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8004c44:	2002      	movs	r0, #2
 8004c46:	e7fc      	b.n	8004c42 <HAL_I2CEx_ConfigAnalogFilter+0x42>
 8004c48:	ffffefff 	.word	0xffffefff

08004c4c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4e:	46ce      	mov	lr, r9
 8004c50:	4647      	mov	r7, r8

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c52:	2441      	movs	r4, #65	@ 0x41
{
 8004c54:	b580      	push	{r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c56:	5d03      	ldrb	r3, [r0, r4]
 8004c58:	b2dd      	uxtb	r5, r3
 8004c5a:	2b20      	cmp	r3, #32
 8004c5c:	d11f      	bne.n	8004c9e <HAL_I2CEx_ConfigDigitalFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c5e:	2640      	movs	r6, #64	@ 0x40
 8004c60:	5d83      	ldrb	r3, [r0, r6]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d01b      	beq.n	8004c9e <HAL_I2CEx_ConfigDigitalFilter+0x52>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c66:	2324      	movs	r3, #36	@ 0x24

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c68:	2701      	movs	r7, #1
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c6a:	5503      	strb	r3, [r0, r4]
    __HAL_I2C_DISABLE(hi2c);
 8004c6c:	6802      	ldr	r2, [r0, #0]
 8004c6e:	46b9      	mov	r9, r7
 8004c70:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c72:	0209      	lsls	r1, r1, #8
    __HAL_I2C_DISABLE(hi2c);
 8004c74:	43bb      	bics	r3, r7
 8004c76:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->CR1;
 8004c78:	6813      	ldr	r3, [r2, #0]
 8004c7a:	4698      	mov	r8, r3
    tmpreg &= ~(I2C_CR1_DNF);
 8004c7c:	4647      	mov	r7, r8
 8004c7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ca4 <HAL_I2CEx_ConfigDigitalFilter+0x58>)
 8004c80:	401f      	ands	r7, r3
    tmpreg |= DigitalFilter << 8U;
 8004c82:	4339      	orrs	r1, r7

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c84:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c86:	4649      	mov	r1, r9
 8004c88:	6813      	ldr	r3, [r2, #0]
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c8e:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8004c90:	5505      	strb	r5, [r0, r4]
    __HAL_UNLOCK(hi2c);
 8004c92:	5583      	strb	r3, [r0, r6]

    return HAL_OK;
 8004c94:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8004c96:	bcc0      	pop	{r6, r7}
 8004c98:	46b9      	mov	r9, r7
 8004c9a:	46b0      	mov	r8, r6
 8004c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8004c9e:	2002      	movs	r0, #2
 8004ca0:	e7f9      	b.n	8004c96 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
 8004ca2:	46c0      	nop			@ (mov r8, r8)
 8004ca4:	fffff0ff 	.word	0xfffff0ff

08004ca8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8004ca8:	b570      	push	{r4, r5, r6, lr}
 8004caa:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8004cac:	d023      	beq.n	8004cf6 <HAL_IWDG_Init+0x4e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8004cae:	6803      	ldr	r3, [r0, #0]
 8004cb0:	4a14      	ldr	r2, [pc, #80]	@ (8004d04 <HAL_IWDG_Init+0x5c>)
 8004cb2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8004cb4:	4a14      	ldr	r2, [pc, #80]	@ (8004d08 <HAL_IWDG_Init+0x60>)
 8004cb6:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8004cb8:	6842      	ldr	r2, [r0, #4]
 8004cba:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8004cbc:	6882      	ldr	r2, [r0, #8]
 8004cbe:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8004cc0:	f7fe fc44 	bl	800354c <HAL_GetTick>

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cc4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004cc6:	0006      	movs	r6, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cc8:	68da      	ldr	r2, [r3, #12]
 8004cca:	0752      	lsls	r2, r2, #29
 8004ccc:	d00c      	beq.n	8004ce8 <HAL_IWDG_Init+0x40>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cce:	2507      	movs	r5, #7
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004cd0:	f7fe fc3c 	bl	800354c <HAL_GetTick>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cd4:	6823      	ldr	r3, [r4, #0]
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8004cd6:	1b80      	subs	r0, r0, r6
 8004cd8:	2827      	cmp	r0, #39	@ 0x27
 8004cda:	d902      	bls.n	8004ce2 <HAL_IWDG_Init+0x3a>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004cdc:	68da      	ldr	r2, [r3, #12]
 8004cde:	4215      	tst	r5, r2
 8004ce0:	d10b      	bne.n	8004cfa <HAL_IWDG_Init+0x52>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8004ce2:	68da      	ldr	r2, [r3, #12]
 8004ce4:	4215      	tst	r5, r2
 8004ce6:	d1f3      	bne.n	8004cd0 <HAL_IWDG_Init+0x28>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8004ce8:	6919      	ldr	r1, [r3, #16]
 8004cea:	68e2      	ldr	r2, [r4, #12]
 8004cec:	4291      	cmp	r1, r2
 8004cee:	d006      	beq.n	8004cfe <HAL_IWDG_Init+0x56>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8004cf0:	611a      	str	r2, [r3, #16]
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 8004cf2:	2000      	movs	r0, #0
}
 8004cf4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004cf6:	2001      	movs	r0, #1
 8004cf8:	e7fc      	b.n	8004cf4 <HAL_IWDG_Init+0x4c>
        return HAL_TIMEOUT;
 8004cfa:	2003      	movs	r0, #3
 8004cfc:	e7fa      	b.n	8004cf4 <HAL_IWDG_Init+0x4c>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004cfe:	4a03      	ldr	r2, [pc, #12]	@ (8004d0c <HAL_IWDG_Init+0x64>)
 8004d00:	601a      	str	r2, [r3, #0]
 8004d02:	e7f6      	b.n	8004cf2 <HAL_IWDG_Init+0x4a>
 8004d04:	0000cccc 	.word	0x0000cccc
 8004d08:	00005555 	.word	0x00005555
 8004d0c:	0000aaaa 	.word	0x0000aaaa

08004d10 <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004d10:	6803      	ldr	r3, [r0, #0]
 8004d12:	4a02      	ldr	r2, [pc, #8]	@ (8004d1c <HAL_IWDG_Refresh+0xc>)

  /* Return function status */
  return HAL_OK;
}
 8004d14:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8004d16:	601a      	str	r2, [r3, #0]
}
 8004d18:	4770      	bx	lr
 8004d1a:	46c0      	nop			@ (mov r8, r8)
 8004d1c:	0000aaaa 	.word	0x0000aaaa

08004d20 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004d20:	b570      	push	{r4, r5, r6, lr}
 8004d22:	1e04      	subs	r4, r0, #0
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004d24:	d100      	bne.n	8004d28 <HAL_PCD_Init+0x8>
 8004d26:	e0f6      	b.n	8004f16 <HAL_PCD_Init+0x1f6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004d28:	4b7f      	ldr	r3, [pc, #508]	@ (8004f28 <HAL_PCD_Init+0x208>)
 8004d2a:	5cc3      	ldrb	r3, [r0, r3]
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d100      	bne.n	8004d34 <HAL_PCD_Init+0x14>
 8004d32:	e0e6      	b.n	8004f02 <HAL_PCD_Init+0x1e2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d34:	2203      	movs	r2, #3
 8004d36:	4b7c      	ldr	r3, [pc, #496]	@ (8004f28 <HAL_PCD_Init+0x208>)
 8004d38:	54e2      	strb	r2, [r4, r3]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d3a:	6820      	ldr	r0, [r4, #0]
 8004d3c:	f002 fb90 	bl	8007460 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d40:	7922      	ldrb	r2, [r4, #4]
 8004d42:	2a00      	cmp	r2, #0
 8004d44:	d100      	bne.n	8004d48 <HAL_PCD_Init+0x28>
 8004d46:	e0cd      	b.n	8004ee4 <HAL_PCD_Init+0x1c4>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
    hpcd->IN_ep[i].num = i;
 8004d48:	2180      	movs	r1, #128	@ 0x80
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d4a:	2300      	movs	r3, #0
    hpcd->IN_ep[i].num = i;
 8004d4c:	0049      	lsls	r1, r1, #1
 8004d4e:	8221      	strh	r1, [r4, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d50:	74e3      	strb	r3, [r4, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d52:	6223      	str	r3, [r4, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d54:	6263      	str	r3, [r4, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d56:	62a3      	str	r3, [r4, #40]	@ 0x28
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d58:	2a01      	cmp	r2, #1
 8004d5a:	d100      	bne.n	8004d5e <HAL_PCD_Init+0x3e>
 8004d5c:	e0dd      	b.n	8004f1a <HAL_PCD_Init+0x1fa>
    hpcd->IN_ep[i].num = i;
 8004d5e:	2002      	movs	r0, #2
 8004d60:	30ff      	adds	r0, #255	@ 0xff
 8004d62:	8720      	strh	r0, [r4, #56]	@ 0x38
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d64:	38c6      	subs	r0, #198	@ 0xc6
 8004d66:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d68:	64a3      	str	r3, [r4, #72]	@ 0x48
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d6a:	64e3      	str	r3, [r4, #76]	@ 0x4c
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d6c:	6523      	str	r3, [r4, #80]	@ 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d6e:	2a02      	cmp	r2, #2
 8004d70:	d04c      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004d72:	2581      	movs	r5, #129	@ 0x81
 8004d74:	3025      	adds	r0, #37	@ 0x25
 8004d76:	006d      	lsls	r5, r5, #1
 8004d78:	5225      	strh	r5, [r4, r0]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d7a:	3003      	adds	r0, #3
 8004d7c:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d7e:	6723      	str	r3, [r4, #112]	@ 0x70
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d80:	6763      	str	r3, [r4, #116]	@ 0x74
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d82:	67a3      	str	r3, [r4, #120]	@ 0x78
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d84:	2a03      	cmp	r2, #3
 8004d86:	d041      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004d88:	2004      	movs	r0, #4
 8004d8a:	3d7a      	subs	r5, #122	@ 0x7a
 8004d8c:	30ff      	adds	r0, #255	@ 0xff
 8004d8e:	5360      	strh	r0, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d90:	3503      	adds	r5, #3
 8004d92:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d94:	350d      	adds	r5, #13
 8004d96:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d98:	3504      	adds	r5, #4
 8004d9a:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d9c:	3504      	adds	r5, #4
 8004d9e:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004da0:	2a04      	cmp	r2, #4
 8004da2:	d033      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004da4:	2682      	movs	r6, #130	@ 0x82
 8004da6:	3510      	adds	r5, #16
 8004da8:	0076      	lsls	r6, r6, #1
 8004daa:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004dac:	3503      	adds	r5, #3
 8004dae:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004db0:	350d      	adds	r5, #13
 8004db2:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004db4:	3504      	adds	r5, #4
 8004db6:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004db8:	3504      	adds	r5, #4
 8004dba:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dbc:	2a05      	cmp	r2, #5
 8004dbe:	d025      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004dc0:	2606      	movs	r6, #6
 8004dc2:	3510      	adds	r5, #16
 8004dc4:	36ff      	adds	r6, #255	@ 0xff
 8004dc6:	5366      	strh	r6, [r4, r5]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004dc8:	3503      	adds	r5, #3
 8004dca:	5563      	strb	r3, [r4, r5]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004dcc:	350d      	adds	r5, #13
 8004dce:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004dd0:	3504      	adds	r5, #4
 8004dd2:	5163      	str	r3, [r4, r5]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004dd4:	3504      	adds	r5, #4
 8004dd6:	5163      	str	r3, [r4, r5]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dd8:	2a06      	cmp	r2, #6
 8004dda:	d017      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004ddc:	3516      	adds	r5, #22
 8004dde:	5265      	strh	r5, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004de0:	3110      	adds	r1, #16
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004de2:	5423      	strb	r3, [r4, r0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004de4:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004de6:	3104      	adds	r1, #4
 8004de8:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004dea:	3104      	adds	r1, #4
 8004dec:	5063      	str	r3, [r4, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dee:	2a07      	cmp	r2, #7
 8004df0:	d00c      	beq.n	8004e0c <HAL_PCD_Init+0xec>
    hpcd->IN_ep[i].num = i;
 8004df2:	2008      	movs	r0, #8
 8004df4:	3110      	adds	r1, #16
 8004df6:	30ff      	adds	r0, #255	@ 0xff
 8004df8:	5260      	strh	r0, [r4, r1]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004dfa:	212c      	movs	r1, #44	@ 0x2c
 8004dfc:	31ff      	adds	r1, #255	@ 0xff
 8004dfe:	5463      	strb	r3, [r4, r1]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004e00:	310d      	adds	r1, #13
 8004e02:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004e04:	3104      	adds	r1, #4
 8004e06:	5063      	str	r3, [r4, r1]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004e08:	3104      	adds	r1, #4
 8004e0a:	5063      	str	r3, [r4, r1]
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
    hpcd->OUT_ep[i].num = i;
 8004e0c:	20a8      	movs	r0, #168	@ 0xa8
 8004e0e:	2300      	movs	r3, #0
 8004e10:	0040      	lsls	r0, r0, #1
 8004e12:	5223      	strh	r3, [r4, r0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e14:	2054      	movs	r0, #84	@ 0x54
    hpcd->OUT_ep[i].num = i;
 8004e16:	2100      	movs	r1, #0
 8004e18:	2501      	movs	r5, #1
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e1a:	30ff      	adds	r0, #255	@ 0xff
 8004e1c:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e1e:	300d      	adds	r0, #13
 8004e20:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e22:	3004      	adds	r0, #4
 8004e24:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e26:	3004      	adds	r0, #4
 8004e28:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].num = i;
 8004e2a:	3010      	adds	r0, #16
 8004e2c:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e2e:	207c      	movs	r0, #124	@ 0x7c
 8004e30:	30ff      	adds	r0, #255	@ 0xff
 8004e32:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e34:	300d      	adds	r0, #13
 8004e36:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e38:	3004      	adds	r0, #4
 8004e3a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e3c:	3004      	adds	r0, #4
 8004e3e:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e40:	2a02      	cmp	r2, #2
 8004e42:	d04f      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004e44:	3010      	adds	r0, #16
 8004e46:	3501      	adds	r5, #1
 8004e48:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e4a:	20a4      	movs	r0, #164	@ 0xa4
 8004e4c:	30ff      	adds	r0, #255	@ 0xff
 8004e4e:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e50:	300d      	adds	r0, #13
 8004e52:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e54:	3004      	adds	r0, #4
 8004e56:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e58:	3004      	adds	r0, #4
 8004e5a:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e5c:	2a03      	cmp	r2, #3
 8004e5e:	d041      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004e60:	3010      	adds	r0, #16
 8004e62:	3501      	adds	r5, #1
 8004e64:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e66:	20cc      	movs	r0, #204	@ 0xcc
 8004e68:	30ff      	adds	r0, #255	@ 0xff
 8004e6a:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e6c:	300d      	adds	r0, #13
 8004e6e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e70:	3004      	adds	r0, #4
 8004e72:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e74:	3004      	adds	r0, #4
 8004e76:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e78:	2a04      	cmp	r2, #4
 8004e7a:	d033      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004e7c:	3010      	adds	r0, #16
 8004e7e:	3501      	adds	r5, #1
 8004e80:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e82:	20f4      	movs	r0, #244	@ 0xf4
 8004e84:	30ff      	adds	r0, #255	@ 0xff
 8004e86:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e88:	300d      	adds	r0, #13
 8004e8a:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004e8c:	3004      	adds	r0, #4
 8004e8e:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004e90:	3004      	adds	r0, #4
 8004e92:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e94:	2a05      	cmp	r2, #5
 8004e96:	d025      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004e98:	3010      	adds	r0, #16
 8004e9a:	3501      	adds	r5, #1
 8004e9c:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e9e:	4823      	ldr	r0, [pc, #140]	@ (8004f2c <HAL_PCD_Init+0x20c>)
 8004ea0:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ea2:	300d      	adds	r0, #13
 8004ea4:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ea6:	3004      	adds	r0, #4
 8004ea8:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004eaa:	3004      	adds	r0, #4
 8004eac:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004eae:	2a06      	cmp	r2, #6
 8004eb0:	d018      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004eb2:	3010      	adds	r0, #16
 8004eb4:	3501      	adds	r5, #1
 8004eb6:	5225      	strh	r5, [r4, r0]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004eb8:	481d      	ldr	r0, [pc, #116]	@ (8004f30 <HAL_PCD_Init+0x210>)
 8004eba:	5421      	strb	r1, [r4, r0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ebc:	300d      	adds	r0, #13
 8004ebe:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004ec0:	3004      	adds	r0, #4
 8004ec2:	5023      	str	r3, [r4, r0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ec4:	3004      	adds	r0, #4
 8004ec6:	5023      	str	r3, [r4, r0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ec8:	2a07      	cmp	r2, #7
 8004eca:	d00b      	beq.n	8004ee4 <HAL_PCD_Init+0x1c4>
    hpcd->OUT_ep[i].num = i;
 8004ecc:	229a      	movs	r2, #154	@ 0x9a
 8004ece:	2007      	movs	r0, #7
 8004ed0:	0092      	lsls	r2, r2, #2
 8004ed2:	52a0      	strh	r0, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004ed4:	4a17      	ldr	r2, [pc, #92]	@ (8004f34 <HAL_PCD_Init+0x214>)
 8004ed6:	54a1      	strb	r1, [r4, r2]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004ed8:	320d      	adds	r2, #13
 8004eda:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004edc:	3204      	adds	r2, #4
 8004ede:	50a3      	str	r3, [r4, r2]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004ee0:	3204      	adds	r2, #4
 8004ee2:	50a3      	str	r3, [r4, r2]
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004ee4:	68a2      	ldr	r2, [r4, #8]
 8004ee6:	6820      	ldr	r0, [r4, #0]
 8004ee8:	6861      	ldr	r1, [r4, #4]
 8004eea:	f002 fac3 	bl	8007474 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004eee:	2300      	movs	r3, #0
  hpcd->State = HAL_PCD_STATE_READY;
 8004ef0:	2201      	movs	r2, #1
  hpcd->USB_Address = 0U;
 8004ef2:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8004f28 <HAL_PCD_Init+0x208>)
 8004ef6:	54e2      	strb	r2, [r4, r3]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004ef8:	7aa3      	ldrb	r3, [r4, #10]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d007      	beq.n	8004f0e <HAL_PCD_Init+0x1ee>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }

  return HAL_OK;
 8004efe:	2000      	movs	r0, #0
}
 8004f00:	bd70      	pop	{r4, r5, r6, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8004f02:	23a4      	movs	r3, #164	@ 0xa4
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	54c2      	strb	r2, [r0, r3]
    HAL_PCD_MspInit(hpcd);
 8004f08:	f003 ffea 	bl	8008ee0 <HAL_PCD_MspInit>
 8004f0c:	e712      	b.n	8004d34 <HAL_PCD_Init+0x14>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004f0e:	0020      	movs	r0, r4
 8004f10:	f000 ff14 	bl	8005d3c <HAL_PCDEx_ActivateLPM>
 8004f14:	e7f3      	b.n	8004efe <HAL_PCD_Init+0x1de>
    return HAL_ERROR;
 8004f16:	2001      	movs	r0, #1
 8004f18:	e7f2      	b.n	8004f00 <HAL_PCD_Init+0x1e0>
    hpcd->OUT_ep[i].num = i;
 8004f1a:	22a8      	movs	r2, #168	@ 0xa8
 8004f1c:	0052      	lsls	r2, r2, #1
 8004f1e:	52a3      	strh	r3, [r4, r2]
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f20:	2254      	movs	r2, #84	@ 0x54
 8004f22:	2100      	movs	r1, #0
 8004f24:	32ff      	adds	r2, #255	@ 0xff
 8004f26:	e7d6      	b.n	8004ed6 <HAL_PCD_Init+0x1b6>
 8004f28:	00000291 	.word	0x00000291
 8004f2c:	0000021b 	.word	0x0000021b
 8004f30:	00000243 	.word	0x00000243
 8004f34:	0000026b 	.word	0x0000026b

08004f38 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004f38:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 8004f3a:	25a4      	movs	r5, #164	@ 0xa4
 8004f3c:	00ad      	lsls	r5, r5, #2
 8004f3e:	5d43      	ldrb	r3, [r0, r5]
{
 8004f40:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d00b      	beq.n	8004f5e <HAL_PCD_Start+0x26>
 8004f46:	2301      	movs	r3, #1
 8004f48:	5543      	strb	r3, [r0, r5]
  __HAL_PCD_ENABLE(hpcd);
 8004f4a:	6800      	ldr	r0, [r0, #0]
 8004f4c:	f002 fa7e 	bl	800744c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004f50:	6820      	ldr	r0, [r4, #0]
 8004f52:	f002 ffef 	bl	8007f34 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004f56:	2300      	movs	r3, #0

  return HAL_OK;
 8004f58:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8004f5a:	5563      	strb	r3, [r4, r5]
}
 8004f5c:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8004f5e:	2002      	movs	r0, #2
 8004f60:	e7fc      	b.n	8004f5c <HAL_PCD_Start+0x24>
 8004f62:	46c0      	nop			@ (mov r8, r8)

08004f64 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f66:	46de      	mov	lr, fp
 8004f68:	464e      	mov	r6, r9
 8004f6a:	4657      	mov	r7, sl
 8004f6c:	4645      	mov	r5, r8
 8004f6e:	b5e0      	push	{r5, r6, r7, lr}
 8004f70:	0004      	movs	r4, r0
 8004f72:	b085      	sub	sp, #20
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8004f74:	6800      	ldr	r0, [r0, #0]
 8004f76:	f002 ffe5 	bl	8007f44 <USB_ReadInterrupts>

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8004f7a:	2380      	movs	r3, #128	@ 0x80
 8004f7c:	0006      	movs	r6, r0
 8004f7e:	021b      	lsls	r3, r3, #8
 8004f80:	401e      	ands	r6, r3
 8004f82:	4218      	tst	r0, r3
 8004f84:	d12f      	bne.n	8004fe6 <HAL_PCD_IRQHandler+0x82>
    (void)PCD_EP_ISR_Handler(hpcd);

    return;
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8004f86:	0543      	lsls	r3, r0, #21
 8004f88:	d500      	bpl.n	8004f8c <HAL_PCD_IRQHandler+0x28>
 8004f8a:	e17c      	b.n	8005286 <HAL_PCD_IRQHandler+0x322>
    (void)HAL_PCD_SetAddress(hpcd, 0U);

    return;
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004f8c:	0443      	lsls	r3, r0, #17
 8004f8e:	d41d      	bmi.n	8004fcc <HAL_PCD_IRQHandler+0x68>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);

    return;
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004f90:	2380      	movs	r3, #128	@ 0x80
 8004f92:	0005      	movs	r5, r0
 8004f94:	019b      	lsls	r3, r3, #6
 8004f96:	401d      	ands	r5, r3
 8004f98:	4218      	tst	r0, r3
 8004f9a:	d000      	beq.n	8004f9e <HAL_PCD_IRQHandler+0x3a>
 8004f9c:	e1f1      	b.n	8005382 <HAL_PCD_IRQHandler+0x41e>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);

    return;
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004f9e:	04c3      	lsls	r3, r0, #19
 8004fa0:	d500      	bpl.n	8004fa4 <HAL_PCD_IRQHandler+0x40>
 8004fa2:	e08c      	b.n	80050be <HAL_PCD_IRQHandler+0x15a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);

    return;
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8004fa4:	0503      	lsls	r3, r0, #20
 8004fa6:	d500      	bpl.n	8004faa <HAL_PCD_IRQHandler+0x46>
 8004fa8:	e31e      	b.n	80055e8 <HAL_PCD_IRQHandler+0x684>

    return;
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004faa:	2380      	movs	r3, #128	@ 0x80
 8004fac:	4203      	tst	r3, r0
 8004fae:	d000      	beq.n	8004fb2 <HAL_PCD_IRQHandler+0x4e>
 8004fb0:	e2f8      	b.n	80055a4 <HAL_PCD_IRQHandler+0x640>
    }

    return;
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8004fb2:	0583      	lsls	r3, r0, #22
 8004fb4:	d501      	bpl.n	8004fba <HAL_PCD_IRQHandler+0x56>
 8004fb6:	f000 fc0c 	bl	80057d2 <HAL_PCD_IRQHandler+0x86e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8004fba:	05c0      	lsls	r0, r0, #23
 8004fbc:	d50c      	bpl.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004fbe:	2244      	movs	r2, #68	@ 0x44
 8004fc0:	6821      	ldr	r1, [r4, #0]
 8004fc2:	48bd      	ldr	r0, [pc, #756]	@ (80052b8 <HAL_PCD_IRQHandler+0x354>)
 8004fc4:	5a8b      	ldrh	r3, [r1, r2]
 8004fc6:	4003      	ands	r3, r0
 8004fc8:	528b      	strh	r3, [r1, r2]

    return;
 8004fca:	e005      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004fcc:	2244      	movs	r2, #68	@ 0x44
 8004fce:	6821      	ldr	r1, [r4, #0]
 8004fd0:	48ba      	ldr	r0, [pc, #744]	@ (80052bc <HAL_PCD_IRQHandler+0x358>)
 8004fd2:	5a8b      	ldrh	r3, [r1, r2]
 8004fd4:	4003      	ands	r3, r0
 8004fd6:	528b      	strh	r3, [r1, r2]
  }
}
 8004fd8:	b005      	add	sp, #20
 8004fda:	bcf0      	pop	{r4, r5, r6, r7}
 8004fdc:	46bb      	mov	fp, r7
 8004fde:	46b2      	mov	sl, r6
 8004fe0:	46a9      	mov	r9, r5
 8004fe2:	46a0      	mov	r8, r4
 8004fe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004fe6:	2344      	movs	r3, #68	@ 0x44
 8004fe8:	6820      	ldr	r0, [r4, #0]
 8004fea:	5ac3      	ldrh	r3, [r0, r3]
 8004fec:	b21b      	sxth	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	daf2      	bge.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
  {
    wIstr = hpcd->Instance->ISTR;
 8004ff2:	2344      	movs	r3, #68	@ 0x44
 8004ff4:	469b      	mov	fp, r3

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004ff6:	3b35      	subs	r3, #53	@ 0x35
 8004ff8:	469a      	mov	sl, r3
 8004ffa:	e010      	b.n	800501e <HAL_PCD_IRQHandler+0xba>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ffc:	8803      	ldrh	r3, [r0, #0]
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004ffe:	06d2      	lsls	r2, r2, #27
 8005000:	d400      	bmi.n	8005004 <HAL_PCD_IRQHandler+0xa0>
 8005002:	e0c1      	b.n	8005188 <HAL_PCD_IRQHandler+0x224>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005004:	b29a      	uxth	r2, r3

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8005006:	051b      	lsls	r3, r3, #20
 8005008:	d500      	bpl.n	800500c <HAL_PCD_IRQHandler+0xa8>
 800500a:	e0e7      	b.n	80051dc <HAL_PCD_IRQHandler+0x278>
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800500c:	b212      	sxth	r2, r2
 800500e:	2a00      	cmp	r2, #0
 8005010:	da00      	bge.n	8005014 <HAL_PCD_IRQHandler+0xb0>
 8005012:	e167      	b.n	80052e4 <HAL_PCD_IRQHandler+0x380>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005014:	465b      	mov	r3, fp
 8005016:	5ac3      	ldrh	r3, [r0, r3]
 8005018:	b21b      	sxth	r3, r3
 800501a:	2b00      	cmp	r3, #0
 800501c:	dadc      	bge.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
    wIstr = hpcd->Instance->ISTR;
 800501e:	465b      	mov	r3, fp
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005020:	4655      	mov	r5, sl
    if (epindex == 0U)
 8005022:	4651      	mov	r1, sl
    wIstr = hpcd->Instance->ISTR;
 8005024:	5ac3      	ldrh	r3, [r0, r3]
 8005026:	b29a      	uxth	r2, r3
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005028:	401d      	ands	r5, r3
    if (epindex == 0U)
 800502a:	4219      	tst	r1, r3
 800502c:	d0e6      	beq.n	8004ffc <HAL_PCD_IRQHandler+0x98>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800502e:	00ae      	lsls	r6, r5, #2
 8005030:	1982      	adds	r2, r0, r6
 8005032:	8813      	ldrh	r3, [r2, #0]
 8005034:	9600      	str	r6, [sp, #0]
 8005036:	b29f      	uxth	r7, r3

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005038:	b21b      	sxth	r3, r3
 800503a:	2b00      	cmp	r3, #0
 800503c:	db59      	blt.n	80050f2 <HAL_PCD_IRQHandler+0x18e>
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800503e:	2380      	movs	r3, #128	@ 0x80
 8005040:	423b      	tst	r3, r7
 8005042:	d0e7      	beq.n	8005014 <HAL_PCD_IRQHandler+0xb0>
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005044:	9e00      	ldr	r6, [sp, #0]
 8005046:	499e      	ldr	r1, [pc, #632]	@ (80052c0 <HAL_PCD_IRQHandler+0x35c>)
 8005048:	1982      	adds	r2, r0, r6
 800504a:	8813      	ldrh	r3, [r2, #0]
 800504c:	400b      	ands	r3, r1
 800504e:	499d      	ldr	r1, [pc, #628]	@ (80052c4 <HAL_PCD_IRQHandler+0x360>)
 8005050:	430b      	orrs	r3, r1
 8005052:	468c      	mov	ip, r1

        if (ep->type == EP_TYPE_ISOC)
 8005054:	1971      	adds	r1, r6, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005056:	b29b      	uxth	r3, r3
        if (ep->type == EP_TYPE_ISOC)
 8005058:	00c9      	lsls	r1, r1, #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800505a:	8013      	strh	r3, [r2, #0]
        if (ep->type == EP_TYPE_ISOC)
 800505c:	1862      	adds	r2, r4, r1
 800505e:	7cd3      	ldrb	r3, [r2, #19]
 8005060:	2b01      	cmp	r3, #1
 8005062:	d100      	bne.n	8005066 <HAL_PCD_IRQHandler+0x102>
 8005064:	e194      	b.n	8005390 <HAL_PCD_IRQHandler+0x42c>
          if ((wEPVal & USB_EP_KIND) == 0U)
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);

            if (ep->xfer_len > TxPctSize)
 8005066:	6a96      	ldr	r6, [r2, #40]	@ 0x28
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005068:	7c13      	ldrb	r3, [r2, #16]
            if (ep->xfer_len > TxPctSize)
 800506a:	9601      	str	r6, [sp, #4]
          if ((wEPVal & USB_EP_KIND) == 0U)
 800506c:	2680      	movs	r6, #128	@ 0x80
 800506e:	0076      	lsls	r6, r6, #1
 8005070:	46b0      	mov	r8, r6
 8005072:	403e      	ands	r6, r7
 8005074:	9603      	str	r6, [sp, #12]
 8005076:	4646      	mov	r6, r8
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005078:	4699      	mov	r9, r3
 800507a:	00db      	lsls	r3, r3, #3
 800507c:	9302      	str	r3, [sp, #8]
          if ((wEPVal & USB_EP_KIND) == 0U)
 800507e:	4237      	tst	r7, r6
 8005080:	d000      	beq.n	8005084 <HAL_PCD_IRQHandler+0x120>
 8005082:	e1bd      	b.n	8005400 <HAL_PCD_IRQHandler+0x49c>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005084:	2550      	movs	r5, #80	@ 0x50
 8005086:	469c      	mov	ip, r3
 8005088:	5b45      	ldrh	r5, [r0, r5]
 800508a:	4e8f      	ldr	r6, [pc, #572]	@ (80052c8 <HAL_PCD_IRQHandler+0x364>)
 800508c:	4465      	add	r5, ip
 800508e:	46b4      	mov	ip, r6
 8005090:	182d      	adds	r5, r5, r0
 8005092:	4465      	add	r5, ip
 8005094:	882d      	ldrh	r5, [r5, #0]
            if (ep->xfer_len > TxPctSize)
 8005096:	9b01      	ldr	r3, [sp, #4]
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005098:	05ad      	lsls	r5, r5, #22
            if (ep->xfer_len > TxPctSize)
 800509a:	0dad      	lsrs	r5, r5, #22
 800509c:	429d      	cmp	r5, r3
 800509e:	d300      	bcc.n	80050a2 <HAL_PCD_IRQHandler+0x13e>
 80050a0:	e1a6      	b.n	80053f0 <HAL_PCD_IRQHandler+0x48c>
            {
              ep->xfer_len -= TxPctSize;
 80050a2:	1b5b      	subs	r3, r3, r5
 80050a4:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80050a6:	6a53      	ldr	r3, [r2, #36]	@ 0x24
        ep = &hpcd->IN_ep[epindex];
 80050a8:	3110      	adds	r1, #16
              ep->xfer_buff += TxPctSize;
 80050aa:	195b      	adds	r3, r3, r5
 80050ac:	6253      	str	r3, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 80050ae:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
        ep = &hpcd->IN_ep[epindex];
 80050b0:	1861      	adds	r1, r4, r1
              ep->xfer_count += TxPctSize;
 80050b2:	195b      	adds	r3, r3, r5
 80050b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80050b6:	f002 fbd1 	bl	800785c <USB_EPStartXfer>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80050ba:	6820      	ldr	r0, [r4, #0]
 80050bc:	e7aa      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80050be:	2340      	movs	r3, #64	@ 0x40
 80050c0:	2004      	movs	r0, #4
 80050c2:	6822      	ldr	r2, [r4, #0]
 80050c4:	5ad1      	ldrh	r1, [r2, r3]
 80050c6:	4381      	bics	r1, r0
 80050c8:	52d1      	strh	r1, [r2, r3]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80050ca:	5ad1      	ldrh	r1, [r2, r3]
 80050cc:	3004      	adds	r0, #4
 80050ce:	4381      	bics	r1, r0
 80050d0:	52d1      	strh	r1, [r2, r3]
    if (hpcd->LPM_State == LPM_L1)
 80050d2:	23b2      	movs	r3, #178	@ 0xb2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	5ce2      	ldrb	r2, [r4, r3]
 80050d8:	2a01      	cmp	r2, #1
 80050da:	d100      	bne.n	80050de <HAL_PCD_IRQHandler+0x17a>
 80050dc:	e384      	b.n	80057e8 <HAL_PCD_IRQHandler+0x884>
    HAL_PCD_ResumeCallback(hpcd);
 80050de:	0020      	movs	r0, r4
 80050e0:	f003 ff6e 	bl	8008fc0 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80050e4:	2244      	movs	r2, #68	@ 0x44
 80050e6:	6821      	ldr	r1, [r4, #0]
 80050e8:	4878      	ldr	r0, [pc, #480]	@ (80052cc <HAL_PCD_IRQHandler+0x368>)
 80050ea:	5a8b      	ldrh	r3, [r1, r2]
 80050ec:	4003      	ands	r3, r0
 80050ee:	528b      	strh	r3, [r1, r2]
    return;
 80050f0:	e772      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80050f2:	8813      	ldrh	r3, [r2, #0]
 80050f4:	4976      	ldr	r1, [pc, #472]	@ (80052d0 <HAL_PCD_IRQHandler+0x36c>)
 80050f6:	400b      	ands	r3, r1
 80050f8:	2180      	movs	r1, #128	@ 0x80
 80050fa:	430b      	orrs	r3, r1
 80050fc:	8013      	strh	r3, [r2, #0]
        if (ep->doublebuffer == 0U)
 80050fe:	1973      	adds	r3, r6, r5
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	18e3      	adds	r3, r4, r3
 8005104:	001a      	movs	r2, r3
 8005106:	325d      	adds	r2, #93	@ 0x5d
 8005108:	32ff      	adds	r2, #255	@ 0xff
 800510a:	7812      	ldrb	r2, [r2, #0]
 800510c:	2a00      	cmp	r2, #0
 800510e:	d000      	beq.n	8005112 <HAL_PCD_IRQHandler+0x1ae>
 8005110:	e088      	b.n	8005224 <HAL_PCD_IRQHandler+0x2c0>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005112:	3250      	adds	r2, #80	@ 0x50
 8005114:	5a81      	ldrh	r1, [r0, r2]
 8005116:	001a      	movs	r2, r3
 8005118:	3251      	adds	r2, #81	@ 0x51
 800511a:	32ff      	adds	r2, #255	@ 0xff
 800511c:	7812      	ldrb	r2, [r2, #0]
 800511e:	00d2      	lsls	r2, r2, #3
 8005120:	1852      	adds	r2, r2, r1
 8005122:	496c      	ldr	r1, [pc, #432]	@ (80052d4 <HAL_PCD_IRQHandler+0x370>)
 8005124:	1812      	adds	r2, r2, r0
 8005126:	468c      	mov	ip, r1
 8005128:	4462      	add	r2, ip
 800512a:	8812      	ldrh	r2, [r2, #0]
 800512c:	0592      	lsls	r2, r2, #22
 800512e:	0d91      	lsrs	r1, r2, #22
 8005130:	4688      	mov	r8, r1
          if (count != 0U)
 8005132:	2a00      	cmp	r2, #0
 8005134:	d000      	beq.n	8005138 <HAL_PCD_IRQHandler+0x1d4>
 8005136:	e1e7      	b.n	8005508 <HAL_PCD_IRQHandler+0x5a4>
{
 8005138:	2300      	movs	r3, #0
 800513a:	4698      	mov	r8, r3
        ep->xfer_count += count;
 800513c:	9b00      	ldr	r3, [sp, #0]
 800513e:	1959      	adds	r1, r3, r5
 8005140:	00c9      	lsls	r1, r1, #3
 8005142:	1863      	adds	r3, r4, r1
 8005144:	0018      	movs	r0, r3
 8005146:	306d      	adds	r0, #109	@ 0x6d
 8005148:	30ff      	adds	r0, #255	@ 0xff
 800514a:	6802      	ldr	r2, [r0, #0]
        ep->xfer_buff += count;
 800514c:	3808      	subs	r0, #8
        ep->xfer_count += count;
 800514e:	4442      	add	r2, r8
 8005150:	6082      	str	r2, [r0, #8]
        ep->xfer_buff += count;
 8005152:	6802      	ldr	r2, [r0, #0]
 8005154:	4442      	add	r2, r8
 8005156:	6002      	str	r2, [r0, #0]
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005158:	001a      	movs	r2, r3
 800515a:	3269      	adds	r2, #105	@ 0x69
 800515c:	32ff      	adds	r2, #255	@ 0xff
 800515e:	6812      	ldr	r2, [r2, #0]
 8005160:	2a00      	cmp	r2, #0
 8005162:	d005      	beq.n	8005170 <HAL_PCD_IRQHandler+0x20c>
 8005164:	3361      	adds	r3, #97	@ 0x61
 8005166:	33ff      	adds	r3, #255	@ 0xff
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4543      	cmp	r3, r8
 800516c:	d800      	bhi.n	8005170 <HAL_PCD_IRQHandler+0x20c>
 800516e:	e1b1      	b.n	80054d4 <HAL_PCD_IRQHandler+0x570>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005170:	9b00      	ldr	r3, [sp, #0]
 8005172:	0020      	movs	r0, r4
 8005174:	195b      	adds	r3, r3, r5
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	18e3      	adds	r3, r4, r3
 800517a:	3351      	adds	r3, #81	@ 0x51
 800517c:	33ff      	adds	r3, #255	@ 0xff
 800517e:	7819      	ldrb	r1, [r3, #0]
 8005180:	f003 fed8 	bl	8008f34 <HAL_PCD_DataOutStageCallback>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005184:	6820      	ldr	r0, [r4, #0]
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005186:	e75a      	b.n	800503e <HAL_PCD_IRQHandler+0xda>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005188:	4a4d      	ldr	r2, [pc, #308]	@ (80052c0 <HAL_PCD_IRQHandler+0x35c>)
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800518a:	2100      	movs	r1, #0
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800518c:	4013      	ands	r3, r2
 800518e:	2280      	movs	r2, #128	@ 0x80
 8005190:	0212      	lsls	r2, r2, #8
 8005192:	4313      	orrs	r3, r2
 8005194:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005196:	2350      	movs	r3, #80	@ 0x50
 8005198:	5ac2      	ldrh	r2, [r0, r3]
 800519a:	7c23      	ldrb	r3, [r4, #16]
 800519c:	00db      	lsls	r3, r3, #3
 800519e:	18c3      	adds	r3, r0, r3
 80051a0:	189b      	adds	r3, r3, r2
 80051a2:	4a49      	ldr	r2, [pc, #292]	@ (80052c8 <HAL_PCD_IRQHandler+0x364>)
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80051a4:	0020      	movs	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80051a6:	4694      	mov	ip, r2
 80051a8:	4463      	add	r3, ip
 80051aa:	881b      	ldrh	r3, [r3, #0]
        ep->xfer_buff += ep->xfer_count;
 80051ac:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80051ae:	059b      	lsls	r3, r3, #22
 80051b0:	0d9b      	lsrs	r3, r3, #22
 80051b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 80051b4:	18d3      	adds	r3, r2, r3
 80051b6:	6263      	str	r3, [r4, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80051b8:	f003 feca 	bl	8008f50 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80051bc:	7b23      	ldrb	r3, [r4, #12]
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80051be:	6820      	ldr	r0, [r4, #0]
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d100      	bne.n	80051c6 <HAL_PCD_IRQHandler+0x262>
 80051c4:	e726      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
 80051c6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d000      	beq.n	80051ce <HAL_PCD_IRQHandler+0x26a>
 80051cc:	e722      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80051ce:	2180      	movs	r1, #128	@ 0x80
 80051d0:	7b22      	ldrb	r2, [r4, #12]
 80051d2:	430a      	orrs	r2, r1
 80051d4:	3934      	subs	r1, #52	@ 0x34
 80051d6:	5242      	strh	r2, [r0, r1]
          hpcd->USB_Address = 0U;
 80051d8:	7323      	strb	r3, [r4, #12]
 80051da:	e71b      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051dc:	2350      	movs	r3, #80	@ 0x50
 80051de:	5ac2      	ldrh	r2, [r0, r3]
 80051e0:	3301      	adds	r3, #1
 80051e2:	33ff      	adds	r3, #255	@ 0xff
 80051e4:	5ce3      	ldrb	r3, [r4, r3]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80051e6:	21a6      	movs	r1, #166	@ 0xa6
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	18c3      	adds	r3, r0, r3
 80051ec:	189b      	adds	r3, r3, r2
 80051ee:	4a39      	ldr	r2, [pc, #228]	@ (80052d4 <HAL_PCD_IRQHandler+0x370>)
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80051f0:	0089      	lsls	r1, r1, #2
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051f2:	4694      	mov	ip, r2
 80051f4:	0022      	movs	r2, r4
 80051f6:	4463      	add	r3, ip
 80051f8:	881b      	ldrh	r3, [r3, #0]
 80051fa:	3251      	adds	r2, #81	@ 0x51
 80051fc:	059b      	lsls	r3, r3, #22
 80051fe:	0d9b      	lsrs	r3, r3, #22
 8005200:	32ff      	adds	r2, #255	@ 0xff
 8005202:	61d3      	str	r3, [r2, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005204:	1861      	adds	r1, r4, r1
 8005206:	88d2      	ldrh	r2, [r2, #6]
 8005208:	f002 feb8 	bl	8007f7c <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800520c:	6822      	ldr	r2, [r4, #0]
 800520e:	4930      	ldr	r1, [pc, #192]	@ (80052d0 <HAL_PCD_IRQHandler+0x36c>)
 8005210:	8813      	ldrh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8005212:	0020      	movs	r0, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005214:	400b      	ands	r3, r1
 8005216:	2180      	movs	r1, #128	@ 0x80
 8005218:	430b      	orrs	r3, r1
 800521a:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 800521c:	f003 fe80 	bl	8008f20 <HAL_PCD_SetupStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005220:	6820      	ldr	r0, [r4, #0]
 8005222:	e6f7      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
          if (ep->type == EP_TYPE_BULK)
 8005224:	2654      	movs	r6, #84	@ 0x54
 8005226:	36ff      	adds	r6, #255	@ 0xff
 8005228:	46b4      	mov	ip, r6
 800522a:	449c      	add	ip, r3
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800522c:	0019      	movs	r1, r3
          if (ep->type == EP_TYPE_BULK)
 800522e:	4666      	mov	r6, ip
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005230:	3151      	adds	r1, #81	@ 0x51
          if (ep->type == EP_TYPE_BULK)
 8005232:	7836      	ldrb	r6, [r6, #0]
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005234:	31ff      	adds	r1, #255	@ 0xff

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005236:	780a      	ldrb	r2, [r1, #0]
          if (ep->type == EP_TYPE_BULK)
 8005238:	2e02      	cmp	r6, #2
 800523a:	d100      	bne.n	800523e <HAL_PCD_IRQHandler+0x2da>
 800523c:	e1fe      	b.n	800563c <HAL_PCD_IRQHandler+0x6d8>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800523e:	0092      	lsls	r2, r2, #2
 8005240:	4694      	mov	ip, r2
 8005242:	4484      	add	ip, r0
 8005244:	4662      	mov	r2, ip
 8005246:	4e24      	ldr	r6, [pc, #144]	@ (80052d8 <HAL_PCD_IRQHandler+0x374>)
 8005248:	8812      	ldrh	r2, [r2, #0]
 800524a:	4032      	ands	r2, r6
 800524c:	4e23      	ldr	r6, [pc, #140]	@ (80052dc <HAL_PCD_IRQHandler+0x378>)
 800524e:	4332      	orrs	r2, r6
 8005250:	4666      	mov	r6, ip
 8005252:	8032      	strh	r2, [r6, #0]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005254:	780a      	ldrb	r2, [r1, #0]
 8005256:	0091      	lsls	r1, r2, #2
 8005258:	1841      	adds	r1, r0, r1
 800525a:	8809      	ldrh	r1, [r1, #0]
 800525c:	0449      	lsls	r1, r1, #17
 800525e:	d400      	bmi.n	8005262 <HAL_PCD_IRQHandler+0x2fe>
 8005260:	e140      	b.n	80054e4 <HAL_PCD_IRQHandler+0x580>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005262:	2150      	movs	r1, #80	@ 0x50
 8005264:	5a41      	ldrh	r1, [r0, r1]
 8005266:	00d2      	lsls	r2, r2, #3
 8005268:	1852      	adds	r2, r2, r1
 800526a:	4917      	ldr	r1, [pc, #92]	@ (80052c8 <HAL_PCD_IRQHandler+0x364>)
 800526c:	1812      	adds	r2, r2, r0
 800526e:	468c      	mov	ip, r1
 8005270:	4462      	add	r2, ip
 8005272:	8812      	ldrh	r2, [r2, #0]
 8005274:	0592      	lsls	r2, r2, #22
 8005276:	0d91      	lsrs	r1, r2, #22
 8005278:	4688      	mov	r8, r1
              if (count != 0U)
 800527a:	2a00      	cmp	r2, #0
 800527c:	d100      	bne.n	8005280 <HAL_PCD_IRQHandler+0x31c>
 800527e:	e75b      	b.n	8005138 <HAL_PCD_IRQHandler+0x1d4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005280:	001a      	movs	r2, r3
 8005282:	3259      	adds	r2, #89	@ 0x59
 8005284:	e142      	b.n	800550c <HAL_PCD_IRQHandler+0x5a8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005286:	2244      	movs	r2, #68	@ 0x44
  __HAL_LOCK(hpcd);
 8005288:	25a4      	movs	r5, #164	@ 0xa4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800528a:	6821      	ldr	r1, [r4, #0]
 800528c:	4814      	ldr	r0, [pc, #80]	@ (80052e0 <HAL_PCD_IRQHandler+0x37c>)
 800528e:	5a8b      	ldrh	r3, [r1, r2]
  __HAL_LOCK(hpcd);
 8005290:	00ad      	lsls	r5, r5, #2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005292:	4003      	ands	r3, r0
 8005294:	528b      	strh	r3, [r1, r2]
    HAL_PCD_ResetCallback(hpcd);
 8005296:	0020      	movs	r0, r4
 8005298:	f003 fe6e 	bl	8008f78 <HAL_PCD_ResetCallback>
  __HAL_LOCK(hpcd);
 800529c:	5d63      	ldrb	r3, [r4, r5]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d100      	bne.n	80052a4 <HAL_PCD_IRQHandler+0x340>
 80052a2:	e699      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
 80052a4:	2301      	movs	r3, #1
 80052a6:	5563      	strb	r3, [r4, r5]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052a8:	2100      	movs	r1, #0
 80052aa:	6820      	ldr	r0, [r4, #0]
  hpcd->USB_Address = address;
 80052ac:	7326      	strb	r6, [r4, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052ae:	f002 fe39 	bl	8007f24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80052b2:	5566      	strb	r6, [r4, r5]
  return HAL_OK;
 80052b4:	e690      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
 80052b6:	46c0      	nop			@ (mov r8, r8)
 80052b8:	fffffeff 	.word	0xfffffeff
 80052bc:	ffffbfff 	.word	0xffffbfff
 80052c0:	ffff8f0f 	.word	0xffff8f0f
 80052c4:	ffff8000 	.word	0xffff8000
 80052c8:	00000402 	.word	0x00000402
 80052cc:	ffffefff 	.word	0xffffefff
 80052d0:	00000f8f 	.word	0x00000f8f
 80052d4:	00000406 	.word	0x00000406
 80052d8:	ffff8f8f 	.word	0xffff8f8f
 80052dc:	000080c0 	.word	0x000080c0
 80052e0:	fffffbff 	.word	0xfffffbff
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80052e4:	8803      	ldrh	r3, [r0, #0]
 80052e6:	4aca      	ldr	r2, [pc, #808]	@ (8005610 <HAL_PCD_IRQHandler+0x6ac>)
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80052e8:	0025      	movs	r5, r4
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80052ea:	4013      	ands	r3, r2
 80052ec:	2280      	movs	r2, #128	@ 0x80
 80052ee:	4313      	orrs	r3, r2
 80052f0:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80052f2:	2350      	movs	r3, #80	@ 0x50
 80052f4:	5ac2      	ldrh	r2, [r0, r3]
 80052f6:	3301      	adds	r3, #1
 80052f8:	33ff      	adds	r3, #255	@ 0xff
 80052fa:	5ce3      	ldrb	r3, [r4, r3]
 80052fc:	3551      	adds	r5, #81	@ 0x51
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	18c3      	adds	r3, r0, r3
 8005302:	189b      	adds	r3, r3, r2
 8005304:	4ac3      	ldr	r2, [pc, #780]	@ (8005614 <HAL_PCD_IRQHandler+0x6b0>)
 8005306:	35ff      	adds	r5, #255	@ 0xff
 8005308:	4694      	mov	ip, r2
 800530a:	4463      	add	r3, ip
 800530c:	881b      	ldrh	r3, [r3, #0]
 800530e:	059b      	lsls	r3, r3, #22
 8005310:	0d9b      	lsrs	r3, r3, #22
 8005312:	61eb      	str	r3, [r5, #28]
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005314:	d00e      	beq.n	8005334 <HAL_PCD_IRQHandler+0x3d0>
 8005316:	6969      	ldr	r1, [r5, #20]
 8005318:	2900      	cmp	r1, #0
 800531a:	d00b      	beq.n	8005334 <HAL_PCD_IRQHandler+0x3d0>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800531c:	88ea      	ldrh	r2, [r5, #6]
 800531e:	f002 fe2d 	bl	8007f7c <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8005322:	696b      	ldr	r3, [r5, #20]
 8005324:	69ea      	ldr	r2, [r5, #28]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005326:	0020      	movs	r0, r4
            ep->xfer_buff += ep->xfer_count;
 8005328:	189b      	adds	r3, r3, r2
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800532a:	2100      	movs	r1, #0
            ep->xfer_buff += ep->xfer_count;
 800532c:	616b      	str	r3, [r5, #20]
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800532e:	f003 fe01 	bl	8008f34 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005332:	6820      	ldr	r0, [r4, #0]
 8005334:	8803      	ldrh	r3, [r0, #0]
 8005336:	b29a      	uxth	r2, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005338:	051b      	lsls	r3, r3, #20
 800533a:	d500      	bpl.n	800533e <HAL_PCD_IRQHandler+0x3da>
 800533c:	e66a      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
 800533e:	23c0      	movs	r3, #192	@ 0xc0
 8005340:	019b      	lsls	r3, r3, #6
 8005342:	401a      	ands	r2, r3
 8005344:	429a      	cmp	r2, r3
 8005346:	d100      	bne.n	800534a <HAL_PCD_IRQHandler+0x3e6>
 8005348:	e664      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800534a:	2350      	movs	r3, #80	@ 0x50
 800534c:	5ac2      	ldrh	r2, [r0, r3]
 800534e:	4bb1      	ldr	r3, [pc, #708]	@ (8005614 <HAL_PCD_IRQHandler+0x6b0>)
 8005350:	18c3      	adds	r3, r0, r3
 8005352:	189b      	adds	r3, r3, r2
 8005354:	881a      	ldrh	r2, [r3, #0]
 8005356:	0592      	lsls	r2, r2, #22
 8005358:	0d92      	lsrs	r2, r2, #22
 800535a:	801a      	strh	r2, [r3, #0]
 800535c:	692a      	ldr	r2, [r5, #16]
 800535e:	2a00      	cmp	r2, #0
 8005360:	d000      	beq.n	8005364 <HAL_PCD_IRQHandler+0x400>
 8005362:	e1be      	b.n	80056e2 <HAL_PCD_IRQHandler+0x77e>
 8005364:	2180      	movs	r1, #128	@ 0x80
 8005366:	881a      	ldrh	r2, [r3, #0]
 8005368:	0209      	lsls	r1, r1, #8
 800536a:	430a      	orrs	r2, r1
 800536c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800536e:	8802      	ldrh	r2, [r0, #0]
 8005370:	4ba9      	ldr	r3, [pc, #676]	@ (8005618 <HAL_PCD_IRQHandler+0x6b4>)
 8005372:	401a      	ands	r2, r3
 8005374:	23c0      	movs	r3, #192	@ 0xc0
 8005376:	019b      	lsls	r3, r3, #6
 8005378:	4053      	eors	r3, r2
 800537a:	4aa8      	ldr	r2, [pc, #672]	@ (800561c <HAL_PCD_IRQHandler+0x6b8>)
 800537c:	4313      	orrs	r3, r2
 800537e:	8003      	strh	r3, [r0, #0]
 8005380:	e648      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005382:	2244      	movs	r2, #68	@ 0x44
 8005384:	6821      	ldr	r1, [r4, #0]
 8005386:	48a6      	ldr	r0, [pc, #664]	@ (8005620 <HAL_PCD_IRQHandler+0x6bc>)
 8005388:	5a8b      	ldrh	r3, [r1, r2]
 800538a:	4003      	ands	r3, r0
 800538c:	528b      	strh	r3, [r1, r2]
    return;
 800538e:	e623      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
          ep->xfer_len = 0U;
 8005390:	1c69      	adds	r1, r5, #1
 8005392:	008b      	lsls	r3, r1, #2
 8005394:	185b      	adds	r3, r3, r1
 8005396:	2100      	movs	r1, #0
 8005398:	00db      	lsls	r3, r3, #3
 800539a:	5119      	str	r1, [r3, r4]
          if (ep->doublebuffer != 0U)
 800539c:	7f13      	ldrb	r3, [r2, #28]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d01b      	beq.n	80053da <HAL_PCD_IRQHandler+0x476>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80053a2:	2340      	movs	r3, #64	@ 0x40
 80053a4:	001e      	movs	r6, r3
 80053a6:	403e      	ands	r6, r7
 80053a8:	423b      	tst	r3, r7
 80053aa:	d000      	beq.n	80053ae <HAL_PCD_IRQHandler+0x44a>
 80053ac:	e0f0      	b.n	8005590 <HAL_PCD_IRQHandler+0x62c>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80053ae:	7c53      	ldrb	r3, [r2, #17]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d000      	beq.n	80053b6 <HAL_PCD_IRQHandler+0x452>
 80053b4:	e22c      	b.n	8005810 <HAL_PCD_IRQHandler+0x8ac>
 80053b6:	3350      	adds	r3, #80	@ 0x50
 80053b8:	5ac1      	ldrh	r1, [r0, r3]
 80053ba:	7c13      	ldrb	r3, [r2, #16]
 80053bc:	4a95      	ldr	r2, [pc, #596]	@ (8005614 <HAL_PCD_IRQHandler+0x6b0>)
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	4690      	mov	r8, r2
 80053c2:	4443      	add	r3, r8
 80053c4:	181b      	adds	r3, r3, r0
 80053c6:	185b      	adds	r3, r3, r1
 80053c8:	4661      	mov	r1, ip
 80053ca:	881a      	ldrh	r2, [r3, #0]
 80053cc:	0592      	lsls	r2, r2, #22
 80053ce:	0d92      	lsrs	r2, r2, #22
 80053d0:	801a      	strh	r2, [r3, #0]
 80053d2:	881a      	ldrh	r2, [r3, #0]
 80053d4:	4311      	orrs	r1, r2
 80053d6:	b28a      	uxth	r2, r1
 80053d8:	801a      	strh	r2, [r3, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053da:	9b00      	ldr	r3, [sp, #0]
 80053dc:	0020      	movs	r0, r4
 80053de:	469c      	mov	ip, r3
 80053e0:	4465      	add	r5, ip
 80053e2:	00ed      	lsls	r5, r5, #3
 80053e4:	1965      	adds	r5, r4, r5
 80053e6:	7c29      	ldrb	r1, [r5, #16]
 80053e8:	f003 fdb2 	bl	8008f50 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80053ec:	6820      	ldr	r0, [r4, #0]
 80053ee:	e611      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
 80053f0:	9b03      	ldr	r3, [sp, #12]
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053f2:	0020      	movs	r0, r4
 80053f4:	4649      	mov	r1, r9
 80053f6:	6293      	str	r3, [r2, #40]	@ 0x28
 80053f8:	f003 fdaa 	bl	8008f50 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	e609      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005400:	2180      	movs	r1, #128	@ 0x80
 8005402:	01c9      	lsls	r1, r1, #7
 8005404:	4039      	ands	r1, r7
 8005406:	000e      	movs	r6, r1
 8005408:	9103      	str	r1, [sp, #12]
 800540a:	2140      	movs	r1, #64	@ 0x40
 800540c:	000b      	movs	r3, r1
 800540e:	403b      	ands	r3, r7
 8005410:	4698      	mov	r8, r3
 8005412:	4239      	tst	r1, r7
 8005414:	d100      	bne.n	8005418 <HAL_PCD_IRQHandler+0x4b4>
 8005416:	e082      	b.n	800551e <HAL_PCD_IRQHandler+0x5ba>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005418:	4b82      	ldr	r3, [pc, #520]	@ (8005624 <HAL_PCD_IRQHandler+0x6c0>)
 800541a:	2750      	movs	r7, #80	@ 0x50
 800541c:	4698      	mov	r8, r3
 800541e:	5bc1      	ldrh	r1, [r0, r7]
 8005420:	9b02      	ldr	r3, [sp, #8]
 8005422:	4480      	add	r8, r0
 8005424:	4441      	add	r1, r8
 8005426:	5ac9      	ldrh	r1, [r1, r3]

    if (ep->xfer_len > TxPctSize)
 8005428:	9b01      	ldr	r3, [sp, #4]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800542a:	0589      	lsls	r1, r1, #22
 800542c:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len > TxPctSize)
 800542e:	4299      	cmp	r1, r3
 8005430:	d300      	bcc.n	8005434 <HAL_PCD_IRQHandler+0x4d0>
 8005432:	e1a2      	b.n	800577a <HAL_PCD_IRQHandler+0x816>
    {
      ep->xfer_len -= TxPctSize;
 8005434:	1a5b      	subs	r3, r3, r1
 8005436:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005438:	2e00      	cmp	r6, #0
 800543a:	d008      	beq.n	800544e <HAL_PCD_IRQHandler+0x4ea>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800543c:	464b      	mov	r3, r9
 800543e:	009f      	lsls	r7, r3, #2
 8005440:	19c7      	adds	r7, r0, r7
 8005442:	883b      	ldrh	r3, [r7, #0]
 8005444:	4e78      	ldr	r6, [pc, #480]	@ (8005628 <HAL_PCD_IRQHandler+0x6c4>)
 8005446:	4033      	ands	r3, r6
 8005448:	4e78      	ldr	r6, [pc, #480]	@ (800562c <HAL_PCD_IRQHandler+0x6c8>)
 800544a:	4333      	orrs	r3, r6
 800544c:	803b      	strh	r3, [r7, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800544e:	9b00      	ldr	r3, [sp, #0]
 8005450:	195b      	adds	r3, r3, r5
 8005452:	00db      	lsls	r3, r3, #3
 8005454:	18e3      	adds	r3, r4, r3
 8005456:	001f      	movs	r7, r3
 8005458:	3734      	adds	r7, #52	@ 0x34
 800545a:	783e      	ldrb	r6, [r7, #0]
 800545c:	2e01      	cmp	r6, #1
 800545e:	d000      	beq.n	8005462 <HAL_PCD_IRQHandler+0x4fe>
 8005460:	e084      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
      {
        ep->xfer_buff += TxPctSize;
 8005462:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8005464:	46b1      	mov	r9, r6
 8005466:	4489      	add	r9, r1
 8005468:	464e      	mov	r6, r9
 800546a:	625e      	str	r6, [r3, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 800546c:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 800546e:	46b4      	mov	ip, r6
 8005470:	448c      	add	ip, r1
 8005472:	4666      	mov	r6, ip
 8005474:	62d6      	str	r6, [r2, #44]	@ 0x2c

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005476:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005478:	4694      	mov	ip, r2
 800547a:	6a1a      	ldr	r2, [r3, #32]
 800547c:	4594      	cmp	ip, r2
 800547e:	d200      	bcs.n	8005482 <HAL_PCD_IRQHandler+0x51e>
 8005480:	e288      	b.n	8005994 <HAL_PCD_IRQHandler+0xa30>
        {
          len = ep->maxpacket;
          ep->xfer_len_db -= len;
 8005482:	4661      	mov	r1, ip
 8005484:	1a89      	subs	r1, r1, r2
 8005486:	6319      	str	r1, [r3, #48]	@ 0x30
          ep->xfer_len_db = 0U;
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005488:	b291      	uxth	r1, r2
 800548a:	9b00      	ldr	r3, [sp, #0]
 800548c:	195b      	adds	r3, r3, r5
 800548e:	00db      	lsls	r3, r3, #3
 8005490:	18e3      	adds	r3, r4, r3
 8005492:	7c5b      	ldrb	r3, [r3, #17]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d000      	beq.n	800549a <HAL_PCD_IRQHandler+0x536>
 8005498:	e271      	b.n	800597e <HAL_PCD_IRQHandler+0xa1a>
 800549a:	9e02      	ldr	r6, [sp, #8]
 800549c:	3350      	adds	r3, #80	@ 0x50
 800549e:	46b4      	mov	ip, r6
 80054a0:	5ac3      	ldrh	r3, [r0, r3]
 80054a2:	4443      	add	r3, r8
 80054a4:	4463      	add	r3, ip
 80054a6:	881f      	ldrh	r7, [r3, #0]
 80054a8:	05bf      	lsls	r7, r7, #22
 80054aa:	0dbf      	lsrs	r7, r7, #22
 80054ac:	801f      	strh	r7, [r3, #0]
 80054ae:	2a00      	cmp	r2, #0
 80054b0:	d000      	beq.n	80054b4 <HAL_PCD_IRQHandler+0x550>
 80054b2:	e2aa      	b.n	8005a0a <HAL_PCD_IRQHandler+0xaa6>
 80054b4:	2780      	movs	r7, #128	@ 0x80
 80054b6:	881a      	ldrh	r2, [r3, #0]
 80054b8:	023f      	lsls	r7, r7, #8
 80054ba:	433a      	orrs	r2, r7
 80054bc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80054be:	9b00      	ldr	r3, [sp, #0]
 80054c0:	195b      	adds	r3, r3, r5
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	18e3      	adds	r3, r4, r3
 80054c6:	8b1a      	ldrh	r2, [r3, #24]
 80054c8:	000b      	movs	r3, r1
 80054ca:	4649      	mov	r1, r9
 80054cc:	f002 fd3e 	bl	8007f4c <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80054d0:	6820      	ldr	r0, [r4, #0]
 80054d2:	e04b      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
        ep = &hpcd->OUT_ep[epindex];
 80054d4:	3151      	adds	r1, #81	@ 0x51
 80054d6:	31ff      	adds	r1, #255	@ 0xff
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80054d8:	6820      	ldr	r0, [r4, #0]
        ep = &hpcd->OUT_ep[epindex];
 80054da:	1861      	adds	r1, r4, r1
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80054dc:	f002 f9be 	bl	800785c <USB_EPStartXfer>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80054e0:	6820      	ldr	r0, [r4, #0]
 80054e2:	e5ac      	b.n	800503e <HAL_PCD_IRQHandler+0xda>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80054e4:	2150      	movs	r1, #80	@ 0x50
 80054e6:	5a41      	ldrh	r1, [r0, r1]
 80054e8:	00d2      	lsls	r2, r2, #3
 80054ea:	1852      	adds	r2, r2, r1
 80054ec:	4949      	ldr	r1, [pc, #292]	@ (8005614 <HAL_PCD_IRQHandler+0x6b0>)
 80054ee:	1812      	adds	r2, r2, r0
 80054f0:	468c      	mov	ip, r1
 80054f2:	4462      	add	r2, ip
 80054f4:	8812      	ldrh	r2, [r2, #0]
 80054f6:	0592      	lsls	r2, r2, #22
 80054f8:	0d91      	lsrs	r1, r2, #22
 80054fa:	4688      	mov	r8, r1
              if (count != 0U)
 80054fc:	2a00      	cmp	r2, #0
 80054fe:	d100      	bne.n	8005502 <HAL_PCD_IRQHandler+0x59e>
 8005500:	e61a      	b.n	8005138 <HAL_PCD_IRQHandler+0x1d4>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005502:	001a      	movs	r2, r3
 8005504:	325b      	adds	r2, #91	@ 0x5b
 8005506:	e001      	b.n	800550c <HAL_PCD_IRQHandler+0x5a8>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005508:	001a      	movs	r2, r3
 800550a:	3257      	adds	r2, #87	@ 0x57
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800550c:	3365      	adds	r3, #101	@ 0x65
 800550e:	33ff      	adds	r3, #255	@ 0xff
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005510:	32ff      	adds	r2, #255	@ 0xff
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	8812      	ldrh	r2, [r2, #0]
 8005516:	4643      	mov	r3, r8
 8005518:	f002 fd30 	bl	8007f7c <USB_ReadPMA>
 800551c:	e60e      	b.n	800513c <HAL_PCD_IRQHandler+0x1d8>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800551e:	4b3d      	ldr	r3, [pc, #244]	@ (8005614 <HAL_PCD_IRQHandler+0x6b0>)
 8005520:	2150      	movs	r1, #80	@ 0x50
 8005522:	469c      	mov	ip, r3
 8005524:	5a41      	ldrh	r1, [r0, r1]
 8005526:	9b02      	ldr	r3, [sp, #8]
 8005528:	4484      	add	ip, r0
 800552a:	4461      	add	r1, ip
 800552c:	5ac9      	ldrh	r1, [r1, r3]
    if (ep->xfer_len >= TxPctSize)
 800552e:	9b01      	ldr	r3, [sp, #4]
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005530:	0589      	lsls	r1, r1, #22
 8005532:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= TxPctSize)
 8005534:	4299      	cmp	r1, r3
 8005536:	d900      	bls.n	800553a <HAL_PCD_IRQHandler+0x5d6>
 8005538:	e0e0      	b.n	80056fc <HAL_PCD_IRQHandler+0x798>
      ep->xfer_len -= TxPctSize;
 800553a:	1a5b      	subs	r3, r3, r1
 800553c:	6293      	str	r3, [r2, #40]	@ 0x28
    if (ep->xfer_len == 0U)
 800553e:	d100      	bne.n	8005542 <HAL_PCD_IRQHandler+0x5de>
 8005540:	e0de      	b.n	8005700 <HAL_PCD_IRQHandler+0x79c>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005542:	2e00      	cmp	r6, #0
 8005544:	d108      	bne.n	8005558 <HAL_PCD_IRQHandler+0x5f4>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005546:	464b      	mov	r3, r9
 8005548:	009f      	lsls	r7, r3, #2
 800554a:	19c7      	adds	r7, r0, r7
 800554c:	883b      	ldrh	r3, [r7, #0]
 800554e:	4e36      	ldr	r6, [pc, #216]	@ (8005628 <HAL_PCD_IRQHandler+0x6c4>)
 8005550:	4033      	ands	r3, r6
 8005552:	4e36      	ldr	r6, [pc, #216]	@ (800562c <HAL_PCD_IRQHandler+0x6c8>)
 8005554:	4333      	orrs	r3, r6
 8005556:	803b      	strh	r3, [r7, #0]
      if (ep->xfer_fill_db == 1U)
 8005558:	9b00      	ldr	r3, [sp, #0]
 800555a:	195b      	adds	r3, r3, r5
 800555c:	00db      	lsls	r3, r3, #3
 800555e:	18e3      	adds	r3, r4, r3
 8005560:	001f      	movs	r7, r3
 8005562:	3734      	adds	r7, #52	@ 0x34
 8005564:	783e      	ldrb	r6, [r7, #0]
 8005566:	2e01      	cmp	r6, #1
 8005568:	d100      	bne.n	800556c <HAL_PCD_IRQHandler+0x608>
 800556a:	e1cf      	b.n	800590c <HAL_PCD_IRQHandler+0x9a8>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800556c:	9b00      	ldr	r3, [sp, #0]
 800556e:	4a30      	ldr	r2, [pc, #192]	@ (8005630 <HAL_PCD_IRQHandler+0x6cc>)
 8005570:	469c      	mov	ip, r3
 8005572:	4465      	add	r5, ip
 8005574:	00ed      	lsls	r5, r5, #3
 8005576:	1965      	adds	r5, r4, r5
 8005578:	7c2b      	ldrb	r3, [r5, #16]
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	18c3      	adds	r3, r0, r3
 800557e:	8819      	ldrh	r1, [r3, #0]
 8005580:	4011      	ands	r1, r2
 8005582:	2230      	movs	r2, #48	@ 0x30
 8005584:	4051      	eors	r1, r2
 8005586:	4a2b      	ldr	r2, [pc, #172]	@ (8005634 <HAL_PCD_IRQHandler+0x6d0>)
 8005588:	430a      	orrs	r2, r1
 800558a:	b292      	uxth	r2, r2
 800558c:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 800558e:	e541      	b.n	8005014 <HAL_PCD_IRQHandler+0xb0>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005590:	7c53      	ldrb	r3, [r2, #17]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d000      	beq.n	8005598 <HAL_PCD_IRQHandler+0x634>
 8005596:	e12d      	b.n	80057f4 <HAL_PCD_IRQHandler+0x890>
 8005598:	3350      	adds	r3, #80	@ 0x50
 800559a:	5ac1      	ldrh	r1, [r0, r3]
 800559c:	7c13      	ldrb	r3, [r2, #16]
 800559e:	4a21      	ldr	r2, [pc, #132]	@ (8005624 <HAL_PCD_IRQHandler+0x6c0>)
 80055a0:	00db      	lsls	r3, r3, #3
 80055a2:	e70d      	b.n	80053c0 <HAL_PCD_IRQHandler+0x45c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80055a4:	2044      	movs	r0, #68	@ 0x44
 80055a6:	6822      	ldr	r2, [r4, #0]
 80055a8:	5a11      	ldrh	r1, [r2, r0]
 80055aa:	4399      	bics	r1, r3
    if (hpcd->LPM_State == LPM_L0)
 80055ac:	23b2      	movs	r3, #178	@ 0xb2
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80055ae:	5211      	strh	r1, [r2, r0]
    if (hpcd->LPM_State == LPM_L0)
 80055b0:	009b      	lsls	r3, r3, #2
 80055b2:	5ce1      	ldrb	r1, [r4, r3]
 80055b4:	2900      	cmp	r1, #0
 80055b6:	d000      	beq.n	80055ba <HAL_PCD_IRQHandler+0x656>
 80055b8:	e08f      	b.n	80056da <HAL_PCD_IRQHandler+0x776>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80055ba:	2504      	movs	r5, #4
 80055bc:	3140      	adds	r1, #64	@ 0x40
 80055be:	5a50      	ldrh	r0, [r2, r1]
 80055c0:	4328      	orrs	r0, r5
 80055c2:	5250      	strh	r0, [r2, r1]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80055c4:	5a50      	ldrh	r0, [r2, r1]
 80055c6:	3504      	adds	r5, #4
 80055c8:	4328      	orrs	r0, r5
 80055ca:	5250      	strh	r0, [r2, r1]
      hpcd->LPM_State = LPM_L1;
 80055cc:	393f      	subs	r1, #63	@ 0x3f
 80055ce:	54e1      	strb	r1, [r4, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80055d0:	2354      	movs	r3, #84	@ 0x54
 80055d2:	5ad2      	ldrh	r2, [r2, r3]
 80055d4:	3b18      	subs	r3, #24
 80055d6:	0892      	lsrs	r2, r2, #2
 80055d8:	4013      	ands	r3, r2
 80055da:	22b3      	movs	r2, #179	@ 0xb3
 80055dc:	0092      	lsls	r2, r2, #2
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80055de:	0020      	movs	r0, r4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80055e0:	50a3      	str	r3, [r4, r2]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80055e2:	f000 fbbf 	bl	8005d64 <HAL_PCDEx_LPM_Callback>
 80055e6:	e4f7      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80055e8:	2240      	movs	r2, #64	@ 0x40
 80055ea:	2008      	movs	r0, #8
 80055ec:	6823      	ldr	r3, [r4, #0]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80055ee:	4d12      	ldr	r5, [pc, #72]	@ (8005638 <HAL_PCD_IRQHandler+0x6d4>)
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80055f0:	5a99      	ldrh	r1, [r3, r2]
 80055f2:	4301      	orrs	r1, r0
 80055f4:	5299      	strh	r1, [r3, r2]
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80055f6:	303c      	adds	r0, #60	@ 0x3c
 80055f8:	5a19      	ldrh	r1, [r3, r0]
 80055fa:	4029      	ands	r1, r5
 80055fc:	5219      	strh	r1, [r3, r0]
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80055fe:	5a99      	ldrh	r1, [r3, r2]
 8005600:	3840      	subs	r0, #64	@ 0x40
 8005602:	4301      	orrs	r1, r0
 8005604:	5299      	strh	r1, [r3, r2]
    HAL_PCD_SuspendCallback(hpcd);
 8005606:	0020      	movs	r0, r4
 8005608:	f003 fcc8 	bl	8008f9c <HAL_PCD_SuspendCallback>
    return;
 800560c:	e4e4      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
 800560e:	46c0      	nop			@ (mov r8, r8)
 8005610:	00000f8f 	.word	0x00000f8f
 8005614:	00000406 	.word	0x00000406
 8005618:	ffffbf8f 	.word	0xffffbf8f
 800561c:	00008080 	.word	0x00008080
 8005620:	ffffdfff 	.word	0xffffdfff
 8005624:	00000402 	.word	0x00000402
 8005628:	ffff8f8f 	.word	0xffff8f8f
 800562c:	0000c080 	.word	0x0000c080
 8005630:	ffff8fbf 	.word	0xffff8fbf
 8005634:	ffff8080 	.word	0xffff8080
 8005638:	fffff7ff 	.word	0xfffff7ff
    if (ep->xfer_len >= count)
 800563c:	3667      	adds	r6, #103	@ 0x67
 800563e:	36ff      	adds	r6, #255	@ 0xff
 8005640:	46b4      	mov	ip, r6
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005642:	2680      	movs	r6, #128	@ 0x80
 8005644:	01f6      	lsls	r6, r6, #7
 8005646:	46b0      	mov	r8, r6
    if (ep->xfer_len >= count)
 8005648:	449c      	add	ip, r3
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800564a:	403e      	ands	r6, r7
    if (ep->xfer_len >= count)
 800564c:	4663      	mov	r3, ip
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800564e:	46b1      	mov	r9, r6
 8005650:	4646      	mov	r6, r8
    if (ep->xfer_len >= count)
 8005652:	681b      	ldr	r3, [r3, #0]
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005654:	00d1      	lsls	r1, r2, #3
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005656:	4237      	tst	r7, r6
 8005658:	d100      	bne.n	800565c <HAL_PCD_IRQHandler+0x6f8>
 800565a:	e0e7      	b.n	800582c <HAL_PCD_IRQHandler+0x8c8>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800565c:	2650      	movs	r6, #80	@ 0x50
 800565e:	5b86      	ldrh	r6, [r0, r6]
 8005660:	46b0      	mov	r8, r6
 8005662:	4ecf      	ldr	r6, [pc, #828]	@ (80059a0 <HAL_PCD_IRQHandler+0xa3c>)
 8005664:	4441      	add	r1, r8
 8005666:	46b0      	mov	r8, r6
 8005668:	1809      	adds	r1, r1, r0
 800566a:	4441      	add	r1, r8
 800566c:	8809      	ldrh	r1, [r1, #0]
 800566e:	0589      	lsls	r1, r1, #22
 8005670:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= count)
 8005672:	4688      	mov	r8, r1
 8005674:	4299      	cmp	r1, r3
 8005676:	d900      	bls.n	800567a <HAL_PCD_IRQHandler+0x716>
 8005678:	e140      	b.n	80058fc <HAL_PCD_IRQHandler+0x998>
      ep->xfer_len -= count;
 800567a:	4666      	mov	r6, ip
 800567c:	1a5b      	subs	r3, r3, r1
 800567e:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 8005680:	d10d      	bne.n	800569e <HAL_PCD_IRQHandler+0x73a>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005682:	0093      	lsls	r3, r2, #2
 8005684:	469c      	mov	ip, r3
 8005686:	4484      	add	ip, r0
 8005688:	4663      	mov	r3, ip
 800568a:	4ec6      	ldr	r6, [pc, #792]	@ (80059a4 <HAL_PCD_IRQHandler+0xa40>)
 800568c:	881b      	ldrh	r3, [r3, #0]
 800568e:	401e      	ands	r6, r3
 8005690:	2380      	movs	r3, #128	@ 0x80
 8005692:	019b      	lsls	r3, r3, #6
 8005694:	4073      	eors	r3, r6
 8005696:	4ec4      	ldr	r6, [pc, #784]	@ (80059a8 <HAL_PCD_IRQHandler+0xa44>)
 8005698:	4333      	orrs	r3, r6
 800569a:	4666      	mov	r6, ip
 800569c:	8033      	strh	r3, [r6, #0]
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800569e:	067b      	lsls	r3, r7, #25
 80056a0:	d507      	bpl.n	80056b2 <HAL_PCD_IRQHandler+0x74e>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80056a2:	0092      	lsls	r2, r2, #2
 80056a4:	1882      	adds	r2, r0, r2
 80056a6:	8813      	ldrh	r3, [r2, #0]
 80056a8:	4ec0      	ldr	r6, [pc, #768]	@ (80059ac <HAL_PCD_IRQHandler+0xa48>)
 80056aa:	4033      	ands	r3, r6
 80056ac:	4ec0      	ldr	r6, [pc, #768]	@ (80059b0 <HAL_PCD_IRQHandler+0xa4c>)
 80056ae:	4333      	orrs	r3, r6
 80056b0:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 80056b2:	2900      	cmp	r1, #0
 80056b4:	d100      	bne.n	80056b8 <HAL_PCD_IRQHandler+0x754>
 80056b6:	e541      	b.n	800513c <HAL_PCD_IRQHandler+0x1d8>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80056b8:	9b00      	ldr	r3, [sp, #0]
 80056ba:	195b      	adds	r3, r3, r5
 80056bc:	00db      	lsls	r3, r3, #3
 80056be:	18e3      	adds	r3, r4, r3
 80056c0:	001a      	movs	r2, r3
 80056c2:	3259      	adds	r2, #89	@ 0x59
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80056c4:	3365      	adds	r3, #101	@ 0x65
 80056c6:	33ff      	adds	r3, #255	@ 0xff
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	32ff      	adds	r2, #255	@ 0xff
 80056cc:	469c      	mov	ip, r3
 80056ce:	8812      	ldrh	r2, [r2, #0]
 80056d0:	000b      	movs	r3, r1
 80056d2:	4661      	mov	r1, ip
 80056d4:	f002 fc52 	bl	8007f7c <USB_ReadPMA>
 80056d8:	e530      	b.n	800513c <HAL_PCD_IRQHandler+0x1d8>
      HAL_PCD_SuspendCallback(hpcd);
 80056da:	0020      	movs	r0, r4
 80056dc:	f003 fc5e 	bl	8008f9c <HAL_PCD_SuspendCallback>
 80056e0:	e47a      	b.n	8004fd8 <HAL_PCD_IRQHandler+0x74>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80056e2:	2a3e      	cmp	r2, #62	@ 0x3e
 80056e4:	d900      	bls.n	80056e8 <HAL_PCD_IRQHandler+0x784>
 80056e6:	e0d5      	b.n	8005894 <HAL_PCD_IRQHandler+0x930>
 80056e8:	2501      	movs	r5, #1
 80056ea:	0851      	lsrs	r1, r2, #1
 80056ec:	402a      	ands	r2, r5
 80056ee:	1889      	adds	r1, r1, r2
 80056f0:	881a      	ldrh	r2, [r3, #0]
 80056f2:	0289      	lsls	r1, r1, #10
 80056f4:	430a      	orrs	r2, r1
 80056f6:	b292      	uxth	r2, r2
 80056f8:	801a      	strh	r2, [r3, #0]
 80056fa:	e638      	b.n	800536e <HAL_PCD_IRQHandler+0x40a>
 80056fc:	4643      	mov	r3, r8
 80056fe:	6293      	str	r3, [r2, #40]	@ 0x28
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005700:	9b00      	ldr	r3, [sp, #0]
 8005702:	195b      	adds	r3, r3, r5
 8005704:	00db      	lsls	r3, r3, #3
 8005706:	18e3      	adds	r3, r4, r3
 8005708:	7c5b      	ldrb	r3, [r3, #17]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d000      	beq.n	8005710 <HAL_PCD_IRQHandler+0x7ac>
 800570e:	e0e1      	b.n	80058d4 <HAL_PCD_IRQHandler+0x970>
 8005710:	9e02      	ldr	r6, [sp, #8]
 8005712:	49a3      	ldr	r1, [pc, #652]	@ (80059a0 <HAL_PCD_IRQHandler+0xa3c>)
 8005714:	2750      	movs	r7, #80	@ 0x50
 8005716:	4688      	mov	r8, r1
 8005718:	0033      	movs	r3, r6
 800571a:	5bc2      	ldrh	r2, [r0, r7]
 800571c:	4443      	add	r3, r8
 800571e:	18c3      	adds	r3, r0, r3
 8005720:	189b      	adds	r3, r3, r2
 8005722:	881a      	ldrh	r2, [r3, #0]
 8005724:	0592      	lsls	r2, r2, #22
 8005726:	0d92      	lsrs	r2, r2, #22
 8005728:	801a      	strh	r2, [r3, #0]
 800572a:	8819      	ldrh	r1, [r3, #0]
 800572c:	4aa1      	ldr	r2, [pc, #644]	@ (80059b4 <HAL_PCD_IRQHandler+0xa50>)
 800572e:	4311      	orrs	r1, r2
 8005730:	b289      	uxth	r1, r1
 8005732:	8019      	strh	r1, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005734:	5bc3      	ldrh	r3, [r0, r7]
 8005736:	4463      	add	r3, ip
 8005738:	46b4      	mov	ip, r6
 800573a:	4463      	add	r3, ip
 800573c:	8819      	ldrh	r1, [r3, #0]
 800573e:	0589      	lsls	r1, r1, #22
 8005740:	0d89      	lsrs	r1, r1, #22
 8005742:	8019      	strh	r1, [r3, #0]
 8005744:	8819      	ldrh	r1, [r3, #0]
 8005746:	430a      	orrs	r2, r1
 8005748:	b292      	uxth	r2, r2
 800574a:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800574c:	0020      	movs	r0, r4
 800574e:	4649      	mov	r1, r9
 8005750:	f003 fbfe 	bl	8008f50 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005754:	9b03      	ldr	r3, [sp, #12]
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005756:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005758:	2b00      	cmp	r3, #0
 800575a:	d000      	beq.n	800575e <HAL_PCD_IRQHandler+0x7fa>
 800575c:	e706      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800575e:	9b00      	ldr	r3, [sp, #0]
 8005760:	4992      	ldr	r1, [pc, #584]	@ (80059ac <HAL_PCD_IRQHandler+0xa48>)
 8005762:	195b      	adds	r3, r3, r5
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	18e3      	adds	r3, r4, r3
 8005768:	7c1b      	ldrb	r3, [r3, #16]
 800576a:	009b      	lsls	r3, r3, #2
 800576c:	18c3      	adds	r3, r0, r3
 800576e:	881a      	ldrh	r2, [r3, #0]
 8005770:	400a      	ands	r2, r1
 8005772:	4991      	ldr	r1, [pc, #580]	@ (80059b8 <HAL_PCD_IRQHandler+0xa54>)
 8005774:	430a      	orrs	r2, r1
 8005776:	801a      	strh	r2, [r3, #0]
 8005778:	e6f8      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
 800577a:	2300      	movs	r3, #0
 800577c:	6293      	str	r3, [r2, #40]	@ 0x28
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800577e:	7c52      	ldrb	r2, [r2, #17]
 8005780:	2a00      	cmp	r2, #0
 8005782:	d000      	beq.n	8005786 <HAL_PCD_IRQHandler+0x822>
 8005784:	e094      	b.n	80058b0 <HAL_PCD_IRQHandler+0x94c>
 8005786:	5bc3      	ldrh	r3, [r0, r7]
 8005788:	9902      	ldr	r1, [sp, #8]
 800578a:	4443      	add	r3, r8
 800578c:	4688      	mov	r8, r1
 800578e:	4666      	mov	r6, ip
 8005790:	4443      	add	r3, r8
 8005792:	881a      	ldrh	r2, [r3, #0]
 8005794:	0592      	lsls	r2, r2, #22
 8005796:	0d92      	lsrs	r2, r2, #22
 8005798:	801a      	strh	r2, [r3, #0]
 800579a:	881a      	ldrh	r2, [r3, #0]
 800579c:	4332      	orrs	r2, r6
 800579e:	b292      	uxth	r2, r2
 80057a0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80057a2:	000b      	movs	r3, r1
 80057a4:	4985      	ldr	r1, [pc, #532]	@ (80059bc <HAL_PCD_IRQHandler+0xa58>)
 80057a6:	5bc2      	ldrh	r2, [r0, r7]
 80057a8:	4688      	mov	r8, r1
 80057aa:	4443      	add	r3, r8
 80057ac:	181b      	adds	r3, r3, r0
 80057ae:	189b      	adds	r3, r3, r2
 80057b0:	881a      	ldrh	r2, [r3, #0]
 80057b2:	0592      	lsls	r2, r2, #22
 80057b4:	0d92      	lsrs	r2, r2, #22
 80057b6:	801a      	strh	r2, [r3, #0]
 80057b8:	881a      	ldrh	r2, [r3, #0]
 80057ba:	4332      	orrs	r2, r6
 80057bc:	b292      	uxth	r2, r2
 80057be:	801a      	strh	r2, [r3, #0]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80057c0:	0020      	movs	r0, r4
 80057c2:	4649      	mov	r1, r9
 80057c4:	f003 fbc4 	bl	8008f50 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80057c8:	9b03      	ldr	r3, [sp, #12]
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80057ca:	6820      	ldr	r0, [r4, #0]
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1c6      	bne.n	800575e <HAL_PCD_IRQHandler+0x7fa>
 80057d0:	e6cc      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80057d2:	2244      	movs	r2, #68	@ 0x44
 80057d4:	6821      	ldr	r1, [r4, #0]
 80057d6:	487a      	ldr	r0, [pc, #488]	@ (80059c0 <HAL_PCD_IRQHandler+0xa5c>)
 80057d8:	5a8b      	ldrh	r3, [r1, r2]
 80057da:	4003      	ands	r3, r0
 80057dc:	528b      	strh	r3, [r1, r2]
    HAL_PCD_SOFCallback(hpcd);
 80057de:	0020      	movs	r0, r4
 80057e0:	f003 fbc2 	bl	8008f68 <HAL_PCD_SOFCallback>
    return;
 80057e4:	f7ff fbf8 	bl	8004fd8 <HAL_PCD_IRQHandler+0x74>
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80057e8:	2100      	movs	r1, #0
 80057ea:	0020      	movs	r0, r4
      hpcd->LPM_State = LPM_L0;
 80057ec:	54e5      	strb	r5, [r4, r3]
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80057ee:	f000 fab9 	bl	8005d64 <HAL_PCDEx_LPM_Callback>
 80057f2:	e474      	b.n	80050de <HAL_PCD_IRQHandler+0x17a>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d000      	beq.n	80057fa <HAL_PCD_IRQHandler+0x896>
 80057f8:	e5ef      	b.n	80053da <HAL_PCD_IRQHandler+0x476>
 80057fa:	334f      	adds	r3, #79	@ 0x4f
 80057fc:	5ac7      	ldrh	r7, [r0, r3]
 80057fe:	7c13      	ldrb	r3, [r2, #16]
 8005800:	4a67      	ldr	r2, [pc, #412]	@ (80059a0 <HAL_PCD_IRQHandler+0xa3c>)
 8005802:	00db      	lsls	r3, r3, #3
 8005804:	4694      	mov	ip, r2
 8005806:	4463      	add	r3, ip
 8005808:	18c3      	adds	r3, r0, r3
 800580a:	19db      	adds	r3, r3, r7
 800580c:	8019      	strh	r1, [r3, #0]
 800580e:	e5e4      	b.n	80053da <HAL_PCD_IRQHandler+0x476>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005810:	2b01      	cmp	r3, #1
 8005812:	d000      	beq.n	8005816 <HAL_PCD_IRQHandler+0x8b2>
 8005814:	e5e1      	b.n	80053da <HAL_PCD_IRQHandler+0x476>
 8005816:	334f      	adds	r3, #79	@ 0x4f
 8005818:	5ac1      	ldrh	r1, [r0, r3]
 800581a:	7c13      	ldrb	r3, [r2, #16]
 800581c:	4a67      	ldr	r2, [pc, #412]	@ (80059bc <HAL_PCD_IRQHandler+0xa58>)
 800581e:	00db      	lsls	r3, r3, #3
 8005820:	4694      	mov	ip, r2
 8005822:	4463      	add	r3, ip
 8005824:	181b      	adds	r3, r3, r0
 8005826:	185b      	adds	r3, r3, r1
 8005828:	801e      	strh	r6, [r3, #0]
 800582a:	e5d6      	b.n	80053da <HAL_PCD_IRQHandler+0x476>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800582c:	2650      	movs	r6, #80	@ 0x50
 800582e:	5b86      	ldrh	r6, [r0, r6]
 8005830:	46b0      	mov	r8, r6
 8005832:	4e62      	ldr	r6, [pc, #392]	@ (80059bc <HAL_PCD_IRQHandler+0xa58>)
 8005834:	4441      	add	r1, r8
 8005836:	46b0      	mov	r8, r6
 8005838:	1809      	adds	r1, r1, r0
 800583a:	4441      	add	r1, r8
 800583c:	8809      	ldrh	r1, [r1, #0]
 800583e:	0589      	lsls	r1, r1, #22
 8005840:	0d89      	lsrs	r1, r1, #22
    if (ep->xfer_len >= count)
 8005842:	4688      	mov	r8, r1
 8005844:	4299      	cmp	r1, r3
 8005846:	d85d      	bhi.n	8005904 <HAL_PCD_IRQHandler+0x9a0>
      ep->xfer_len -= count;
 8005848:	4666      	mov	r6, ip
 800584a:	1a5b      	subs	r3, r3, r1
 800584c:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 800584e:	d10d      	bne.n	800586c <HAL_PCD_IRQHandler+0x908>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005850:	0093      	lsls	r3, r2, #2
 8005852:	469c      	mov	ip, r3
 8005854:	4484      	add	ip, r0
 8005856:	4663      	mov	r3, ip
 8005858:	4e52      	ldr	r6, [pc, #328]	@ (80059a4 <HAL_PCD_IRQHandler+0xa40>)
 800585a:	881b      	ldrh	r3, [r3, #0]
 800585c:	401e      	ands	r6, r3
 800585e:	2380      	movs	r3, #128	@ 0x80
 8005860:	019b      	lsls	r3, r3, #6
 8005862:	4073      	eors	r3, r6
 8005864:	4e50      	ldr	r6, [pc, #320]	@ (80059a8 <HAL_PCD_IRQHandler+0xa44>)
 8005866:	4333      	orrs	r3, r6
 8005868:	4666      	mov	r6, ip
 800586a:	8033      	strh	r3, [r6, #0]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800586c:	067b      	lsls	r3, r7, #25
 800586e:	d407      	bmi.n	8005880 <HAL_PCD_IRQHandler+0x91c>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005870:	0092      	lsls	r2, r2, #2
 8005872:	1882      	adds	r2, r0, r2
 8005874:	8813      	ldrh	r3, [r2, #0]
 8005876:	4e4d      	ldr	r6, [pc, #308]	@ (80059ac <HAL_PCD_IRQHandler+0xa48>)
 8005878:	4033      	ands	r3, r6
 800587a:	4e4d      	ldr	r6, [pc, #308]	@ (80059b0 <HAL_PCD_IRQHandler+0xa4c>)
 800587c:	4333      	orrs	r3, r6
 800587e:	8013      	strh	r3, [r2, #0]
    if (count != 0U)
 8005880:	2900      	cmp	r1, #0
 8005882:	d100      	bne.n	8005886 <HAL_PCD_IRQHandler+0x922>
 8005884:	e45a      	b.n	800513c <HAL_PCD_IRQHandler+0x1d8>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005886:	9b00      	ldr	r3, [sp, #0]
 8005888:	195b      	adds	r3, r3, r5
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	18e3      	adds	r3, r4, r3
 800588e:	001a      	movs	r2, r3
 8005890:	325b      	adds	r2, #91	@ 0x5b
 8005892:	e717      	b.n	80056c4 <HAL_PCD_IRQHandler+0x760>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005894:	251f      	movs	r5, #31
 8005896:	0951      	lsrs	r1, r2, #5
 8005898:	402a      	ands	r2, r5
 800589a:	4255      	negs	r5, r2
 800589c:	416a      	adcs	r2, r5
 800589e:	1a89      	subs	r1, r1, r2
 80058a0:	881a      	ldrh	r2, [r3, #0]
 80058a2:	0289      	lsls	r1, r1, #10
 80058a4:	4311      	orrs	r1, r2
 80058a6:	4a43      	ldr	r2, [pc, #268]	@ (80059b4 <HAL_PCD_IRQHandler+0xa50>)
 80058a8:	430a      	orrs	r2, r1
 80058aa:	b292      	uxth	r2, r2
 80058ac:	801a      	strh	r2, [r3, #0]
 80058ae:	e55e      	b.n	800536e <HAL_PCD_IRQHandler+0x40a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80058b0:	2a01      	cmp	r2, #1
 80058b2:	d000      	beq.n	80058b6 <HAL_PCD_IRQHandler+0x952>
 80058b4:	e784      	b.n	80057c0 <HAL_PCD_IRQHandler+0x85c>
 80058b6:	9e02      	ldr	r6, [sp, #8]
 80058b8:	5bc2      	ldrh	r2, [r0, r7]
 80058ba:	46b4      	mov	ip, r6
 80058bc:	4442      	add	r2, r8
 80058be:	4462      	add	r2, ip
 80058c0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80058c2:	0032      	movs	r2, r6
 80058c4:	4e3d      	ldr	r6, [pc, #244]	@ (80059bc <HAL_PCD_IRQHandler+0xa58>)
 80058c6:	5bc1      	ldrh	r1, [r0, r7]
 80058c8:	46b4      	mov	ip, r6
 80058ca:	4462      	add	r2, ip
 80058cc:	1812      	adds	r2, r2, r0
 80058ce:	1852      	adds	r2, r2, r1
 80058d0:	8013      	strh	r3, [r2, #0]
 80058d2:	e775      	b.n	80057c0 <HAL_PCD_IRQHandler+0x85c>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d000      	beq.n	80058da <HAL_PCD_IRQHandler+0x976>
 80058d8:	e738      	b.n	800574c <HAL_PCD_IRQHandler+0x7e8>
 80058da:	9e02      	ldr	r6, [sp, #8]
 80058dc:	4f30      	ldr	r7, [pc, #192]	@ (80059a0 <HAL_PCD_IRQHandler+0xa3c>)
 80058de:	2150      	movs	r1, #80	@ 0x50
 80058e0:	0033      	movs	r3, r6
 80058e2:	46b8      	mov	r8, r7
 80058e4:	5a42      	ldrh	r2, [r0, r1]
 80058e6:	4443      	add	r3, r8
 80058e8:	18c3      	adds	r3, r0, r3
 80058ea:	189b      	adds	r3, r3, r2
 80058ec:	2200      	movs	r2, #0
 80058ee:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80058f0:	5a43      	ldrh	r3, [r0, r1]
 80058f2:	4463      	add	r3, ip
 80058f4:	46b4      	mov	ip, r6
 80058f6:	4463      	add	r3, ip
 80058f8:	801a      	strh	r2, [r3, #0]
 80058fa:	e727      	b.n	800574c <HAL_PCD_IRQHandler+0x7e8>
      ep->xfer_len = 0U;
 80058fc:	2300      	movs	r3, #0
 80058fe:	4666      	mov	r6, ip
 8005900:	6033      	str	r3, [r6, #0]
    if (ep->xfer_len == 0U)
 8005902:	e6be      	b.n	8005682 <HAL_PCD_IRQHandler+0x71e>
      ep->xfer_len = 0U;
 8005904:	4663      	mov	r3, ip
 8005906:	464e      	mov	r6, r9
 8005908:	601e      	str	r6, [r3, #0]
    if (ep->xfer_len == 0U)
 800590a:	e7a1      	b.n	8005850 <HAL_PCD_IRQHandler+0x8ec>
        ep->xfer_buff += TxPctSize;
 800590c:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 800590e:	46b1      	mov	r9, r6
 8005910:	4489      	add	r9, r1
 8005912:	464e      	mov	r6, r9
 8005914:	625e      	str	r6, [r3, #36]	@ 0x24
        ep->xfer_count += TxPctSize;
 8005916:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
 8005918:	46b0      	mov	r8, r6
 800591a:	4488      	add	r8, r1
 800591c:	4646      	mov	r6, r8
 800591e:	62d6      	str	r6, [r2, #44]	@ 0x2c
        if (ep->xfer_len_db >= ep->maxpacket)
 8005920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005922:	4690      	mov	r8, r2
 8005924:	6a1a      	ldr	r2, [r3, #32]
 8005926:	4590      	cmp	r8, r2
 8005928:	d358      	bcc.n	80059dc <HAL_PCD_IRQHandler+0xa78>
          ep->xfer_len_db -= len;
 800592a:	4641      	mov	r1, r8
 800592c:	1a89      	subs	r1, r1, r2
 800592e:	6319      	str	r1, [r3, #48]	@ 0x30
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005930:	b291      	uxth	r1, r2
 8005932:	9b00      	ldr	r3, [sp, #0]
 8005934:	195b      	adds	r3, r3, r5
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	18e3      	adds	r3, r4, r3
 800593a:	7c5b      	ldrb	r3, [r3, #17]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d143      	bne.n	80059c8 <HAL_PCD_IRQHandler+0xa64>
 8005940:	3350      	adds	r3, #80	@ 0x50
 8005942:	5ac3      	ldrh	r3, [r0, r3]
 8005944:	9e02      	ldr	r6, [sp, #8]
 8005946:	4463      	add	r3, ip
 8005948:	46b4      	mov	ip, r6
 800594a:	4463      	add	r3, ip
 800594c:	881f      	ldrh	r7, [r3, #0]
 800594e:	05bf      	lsls	r7, r7, #22
 8005950:	0dbf      	lsrs	r7, r7, #22
 8005952:	801f      	strh	r7, [r3, #0]
 8005954:	2a00      	cmp	r2, #0
 8005956:	d000      	beq.n	800595a <HAL_PCD_IRQHandler+0x9f6>
 8005958:	e075      	b.n	8005a46 <HAL_PCD_IRQHandler+0xae2>
 800595a:	2780      	movs	r7, #128	@ 0x80
 800595c:	881a      	ldrh	r2, [r3, #0]
 800595e:	023f      	lsls	r7, r7, #8
 8005960:	433a      	orrs	r2, r7
 8005962:	801a      	strh	r2, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005964:	9b00      	ldr	r3, [sp, #0]
 8005966:	195b      	adds	r3, r3, r5
 8005968:	00db      	lsls	r3, r3, #3
 800596a:	18e3      	adds	r3, r4, r3
 800596c:	8b5a      	ldrh	r2, [r3, #26]
 800596e:	000b      	movs	r3, r1
 8005970:	4649      	mov	r1, r9
 8005972:	f002 faeb 	bl	8007f4c <USB_WritePMA>
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005976:	6820      	ldr	r0, [r4, #0]
 8005978:	e5f8      	b.n	800556c <HAL_PCD_IRQHandler+0x608>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800597a:	4662      	mov	r2, ip
 800597c:	b291      	uxth	r1, r2
 800597e:	2b01      	cmp	r3, #1
 8005980:	d000      	beq.n	8005984 <HAL_PCD_IRQHandler+0xa20>
 8005982:	e59c      	b.n	80054be <HAL_PCD_IRQHandler+0x55a>
 8005984:	9a02      	ldr	r2, [sp, #8]
 8005986:	334f      	adds	r3, #79	@ 0x4f
 8005988:	4694      	mov	ip, r2
 800598a:	5ac3      	ldrh	r3, [r0, r3]
 800598c:	4443      	add	r3, r8
 800598e:	4463      	add	r3, ip
 8005990:	8019      	strh	r1, [r3, #0]
 8005992:	e594      	b.n	80054be <HAL_PCD_IRQHandler+0x55a>
        else if (ep->xfer_len_db == 0U)
 8005994:	4662      	mov	r2, ip
 8005996:	2a00      	cmp	r2, #0
 8005998:	d126      	bne.n	80059e8 <HAL_PCD_IRQHandler+0xa84>
          ep->xfer_fill_db = 0U;
 800599a:	703a      	strb	r2, [r7, #0]
          len = TxPctSize;
 800599c:	000a      	movs	r2, r1
 800599e:	e574      	b.n	800548a <HAL_PCD_IRQHandler+0x526>
 80059a0:	00000402 	.word	0x00000402
 80059a4:	ffffbf8f 	.word	0xffffbf8f
 80059a8:	00008080 	.word	0x00008080
 80059ac:	ffff8f8f 	.word	0xffff8f8f
 80059b0:	000080c0 	.word	0x000080c0
 80059b4:	ffff8000 	.word	0xffff8000
 80059b8:	0000c080 	.word	0x0000c080
 80059bc:	00000406 	.word	0x00000406
 80059c0:	fffffdff 	.word	0xfffffdff
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80059c4:	4642      	mov	r2, r8
 80059c6:	b291      	uxth	r1, r2
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d1cb      	bne.n	8005964 <HAL_PCD_IRQHandler+0xa00>
 80059cc:	334f      	adds	r3, #79	@ 0x4f
 80059ce:	5ac3      	ldrh	r3, [r0, r3]
 80059d0:	9a02      	ldr	r2, [sp, #8]
 80059d2:	4463      	add	r3, ip
 80059d4:	4694      	mov	ip, r2
 80059d6:	4463      	add	r3, ip
 80059d8:	8019      	strh	r1, [r3, #0]
 80059da:	e7c3      	b.n	8005964 <HAL_PCD_IRQHandler+0xa00>
        else if (ep->xfer_len_db == 0U)
 80059dc:	4642      	mov	r2, r8
 80059de:	2a00      	cmp	r2, #0
 80059e0:	d120      	bne.n	8005a24 <HAL_PCD_IRQHandler+0xac0>
          ep->xfer_fill_db = 0U;
 80059e2:	703a      	strb	r2, [r7, #0]
          len = TxPctSize;
 80059e4:	000a      	movs	r2, r1
 80059e6:	e7a4      	b.n	8005932 <HAL_PCD_IRQHandler+0x9ce>
          ep->xfer_fill_db = 0U;
 80059e8:	2200      	movs	r2, #0
 80059ea:	703a      	strb	r2, [r7, #0]
          ep->xfer_len_db = 0U;
 80059ec:	631a      	str	r2, [r3, #48]	@ 0x30
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80059ee:	7c5b      	ldrb	r3, [r3, #17]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d1c2      	bne.n	800597a <HAL_PCD_IRQHandler+0xa16>
 80059f4:	2350      	movs	r3, #80	@ 0x50
 80059f6:	9a02      	ldr	r2, [sp, #8]
 80059f8:	5ac3      	ldrh	r3, [r0, r3]
 80059fa:	4443      	add	r3, r8
 80059fc:	4690      	mov	r8, r2
 80059fe:	4443      	add	r3, r8
 8005a00:	881a      	ldrh	r2, [r3, #0]
 8005a02:	0592      	lsls	r2, r2, #22
 8005a04:	0d92      	lsrs	r2, r2, #22
 8005a06:	801a      	strh	r2, [r3, #0]
          len = ep->xfer_len_db;
 8005a08:	4662      	mov	r2, ip
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005a0a:	2a3e      	cmp	r2, #62	@ 0x3e
 8005a0c:	d828      	bhi.n	8005a60 <HAL_PCD_IRQHandler+0xafc>
 8005a0e:	2101      	movs	r1, #1
 8005a10:	0857      	lsrs	r7, r2, #1
 8005a12:	4011      	ands	r1, r2
 8005a14:	187f      	adds	r7, r7, r1
 8005a16:	8819      	ldrh	r1, [r3, #0]
 8005a18:	02bf      	lsls	r7, r7, #10
 8005a1a:	4339      	orrs	r1, r7
 8005a1c:	b289      	uxth	r1, r1
 8005a1e:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005a20:	b291      	uxth	r1, r2
 8005a22:	e54c      	b.n	80054be <HAL_PCD_IRQHandler+0x55a>
          ep->xfer_len_db = 0U;
 8005a24:	2200      	movs	r2, #0
 8005a26:	631a      	str	r2, [r3, #48]	@ 0x30
          ep->xfer_fill_db = 0;
 8005a28:	703a      	strb	r2, [r7, #0]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005a2a:	7c5b      	ldrb	r3, [r3, #17]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d1c9      	bne.n	80059c4 <HAL_PCD_IRQHandler+0xa60>
 8005a30:	2350      	movs	r3, #80	@ 0x50
 8005a32:	9a02      	ldr	r2, [sp, #8]
 8005a34:	5ac3      	ldrh	r3, [r0, r3]
 8005a36:	4463      	add	r3, ip
 8005a38:	4694      	mov	ip, r2
 8005a3a:	4463      	add	r3, ip
 8005a3c:	881a      	ldrh	r2, [r3, #0]
 8005a3e:	0592      	lsls	r2, r2, #22
 8005a40:	0d92      	lsrs	r2, r2, #22
 8005a42:	801a      	strh	r2, [r3, #0]
          len = ep->xfer_len_db;
 8005a44:	4642      	mov	r2, r8
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005a46:	2a3e      	cmp	r2, #62	@ 0x3e
 8005a48:	d81a      	bhi.n	8005a80 <HAL_PCD_IRQHandler+0xb1c>
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	0857      	lsrs	r7, r2, #1
 8005a4e:	4011      	ands	r1, r2
 8005a50:	187f      	adds	r7, r7, r1
 8005a52:	8819      	ldrh	r1, [r3, #0]
 8005a54:	02bf      	lsls	r7, r7, #10
 8005a56:	4339      	orrs	r1, r7
 8005a58:	b289      	uxth	r1, r1
 8005a5a:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005a5c:	b291      	uxth	r1, r2
 8005a5e:	e781      	b.n	8005964 <HAL_PCD_IRQHandler+0xa00>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005a60:	271f      	movs	r7, #31
 8005a62:	4017      	ands	r7, r2
 8005a64:	003e      	movs	r6, r7
 8005a66:	4277      	negs	r7, r6
 8005a68:	4177      	adcs	r7, r6
 8005a6a:	0951      	lsrs	r1, r2, #5
 8005a6c:	1bc9      	subs	r1, r1, r7
 8005a6e:	881f      	ldrh	r7, [r3, #0]
 8005a70:	0289      	lsls	r1, r1, #10
 8005a72:	430f      	orrs	r7, r1
 8005a74:	490a      	ldr	r1, [pc, #40]	@ (8005aa0 <HAL_PCD_IRQHandler+0xb3c>)
 8005a76:	4339      	orrs	r1, r7
 8005a78:	b289      	uxth	r1, r1
 8005a7a:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005a7c:	b291      	uxth	r1, r2
 8005a7e:	e51e      	b.n	80054be <HAL_PCD_IRQHandler+0x55a>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005a80:	271f      	movs	r7, #31
 8005a82:	4017      	ands	r7, r2
 8005a84:	003e      	movs	r6, r7
 8005a86:	4277      	negs	r7, r6
 8005a88:	4177      	adcs	r7, r6
 8005a8a:	0951      	lsrs	r1, r2, #5
 8005a8c:	1bc9      	subs	r1, r1, r7
 8005a8e:	881f      	ldrh	r7, [r3, #0]
 8005a90:	0289      	lsls	r1, r1, #10
 8005a92:	430f      	orrs	r7, r1
 8005a94:	4902      	ldr	r1, [pc, #8]	@ (8005aa0 <HAL_PCD_IRQHandler+0xb3c>)
 8005a96:	4339      	orrs	r1, r7
 8005a98:	b289      	uxth	r1, r1
 8005a9a:	8019      	strh	r1, [r3, #0]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005a9c:	b291      	uxth	r1, r2
 8005a9e:	e761      	b.n	8005964 <HAL_PCD_IRQHandler+0xa00>
 8005aa0:	ffff8000 	.word	0xffff8000

08005aa4 <HAL_PCD_SetAddress>:
{
 8005aa4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hpcd);
 8005aa6:	25a4      	movs	r5, #164	@ 0xa4
 8005aa8:	00ad      	lsls	r5, r5, #2
 8005aaa:	5d43      	ldrb	r3, [r0, r5]
{
 8005aac:	0004      	movs	r4, r0
  __HAL_LOCK(hpcd);
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d009      	beq.n	8005ac6 <HAL_PCD_SetAddress+0x22>
 8005ab2:	2301      	movs	r3, #1
 8005ab4:	5543      	strb	r3, [r0, r5]
  hpcd->USB_Address = address;
 8005ab6:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ab8:	6800      	ldr	r0, [r0, #0]
 8005aba:	f002 fa33 	bl	8007f24 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005abe:	2300      	movs	r3, #0
  return HAL_OK;
 8005ac0:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8005ac2:	5563      	strb	r3, [r4, r5]
}
 8005ac4:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hpcd);
 8005ac6:	2002      	movs	r0, #2
 8005ac8:	e7fc      	b.n	8005ac4 <HAL_PCD_SetAddress+0x20>
 8005aca:	46c0      	nop			@ (mov r8, r8)

08005acc <HAL_PCD_EP_Open>:
{
 8005acc:	b570      	push	{r4, r5, r6, lr}
 8005ace:	0005      	movs	r5, r0
 8005ad0:	2007      	movs	r0, #7
 8005ad2:	4008      	ands	r0, r1
 8005ad4:	0084      	lsls	r4, r0, #2
 8005ad6:	1824      	adds	r4, r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8005ad8:	b249      	sxtb	r1, r1
 8005ada:	00e4      	lsls	r4, r4, #3
 8005adc:	2900      	cmp	r1, #0
 8005ade:	db1d      	blt.n	8005b1c <HAL_PCD_EP_Open+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ae0:	0021      	movs	r1, r4
    ep->is_in = 0U;
 8005ae2:	2600      	movs	r6, #0
 8005ae4:	192c      	adds	r4, r5, r4
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ae6:	3151      	adds	r1, #81	@ 0x51
    ep->is_in = 0U;
 8005ae8:	3452      	adds	r4, #82	@ 0x52
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005aea:	31ff      	adds	r1, #255	@ 0xff
    ep->is_in = 0U;
 8005aec:	34ff      	adds	r4, #255	@ 0xff
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005aee:	1869      	adds	r1, r5, r1
    ep->is_in = 0U;
 8005af0:	7026      	strb	r6, [r4, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005af2:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 8005af4:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8005af6:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d101      	bne.n	8005b00 <HAL_PCD_EP_Open+0x34>
    ep->data_pid_start = 0U;
 8005afc:	2300      	movs	r3, #0
 8005afe:	710b      	strb	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 8005b00:	24a4      	movs	r4, #164	@ 0xa4
 8005b02:	00a4      	lsls	r4, r4, #2
 8005b04:	5d2b      	ldrb	r3, [r5, r4]
 8005b06:	2b01      	cmp	r3, #1
 8005b08:	d00f      	beq.n	8005b2a <HAL_PCD_EP_Open+0x5e>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	552b      	strb	r3, [r5, r4]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005b0e:	6828      	ldr	r0, [r5, #0]
 8005b10:	f001 fcbe 	bl	8007490 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b14:	2300      	movs	r3, #0
  return ret;
 8005b16:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8005b18:	552b      	strb	r3, [r5, r4]
}
 8005b1a:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b1c:	0021      	movs	r1, r4
    ep->is_in = 1U;
 8005b1e:	2601      	movs	r6, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b20:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8005b22:	192c      	adds	r4, r5, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b24:	1869      	adds	r1, r5, r1
    ep->is_in = 1U;
 8005b26:	7466      	strb	r6, [r4, #17]
 8005b28:	e7e3      	b.n	8005af2 <HAL_PCD_EP_Open+0x26>
  __HAL_LOCK(hpcd);
 8005b2a:	2002      	movs	r0, #2
 8005b2c:	e7f5      	b.n	8005b1a <HAL_PCD_EP_Open+0x4e>
 8005b2e:	46c0      	nop			@ (mov r8, r8)

08005b30 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8005b30:	2207      	movs	r2, #7
 8005b32:	400a      	ands	r2, r1
 8005b34:	0093      	lsls	r3, r2, #2
 8005b36:	189b      	adds	r3, r3, r2
 8005b38:	b249      	sxtb	r1, r1
{
 8005b3a:	b570      	push	{r4, r5, r6, lr}
 8005b3c:	00db      	lsls	r3, r3, #3
 8005b3e:	0004      	movs	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8005b40:	2900      	cmp	r1, #0
 8005b42:	db17      	blt.n	8005b74 <HAL_PCD_EP_Close+0x44>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b44:	0019      	movs	r1, r3
 8005b46:	3151      	adds	r1, #81	@ 0x51
 8005b48:	31ff      	adds	r1, #255	@ 0xff
 8005b4a:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 8005b4c:	18c3      	adds	r3, r0, r3
  __HAL_LOCK(hpcd);
 8005b4e:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 0U;
 8005b50:	2000      	movs	r0, #0
 8005b52:	3352      	adds	r3, #82	@ 0x52
 8005b54:	33ff      	adds	r3, #255	@ 0xff
 8005b56:	7018      	strb	r0, [r3, #0]
  __HAL_LOCK(hpcd);
 8005b58:	00ad      	lsls	r5, r5, #2
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b5a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005b5c:	5d63      	ldrb	r3, [r4, r5]
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d014      	beq.n	8005b8c <HAL_PCD_EP_Close+0x5c>
 8005b62:	2301      	movs	r3, #1
 8005b64:	5563      	strb	r3, [r4, r5]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b66:	6820      	ldr	r0, [r4, #0]
 8005b68:	f001 fdf2 	bl	8007750 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b6c:	2300      	movs	r3, #0
  return HAL_OK;
 8005b6e:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8005b70:	5563      	strb	r3, [r4, r5]
}
 8005b72:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b74:	0019      	movs	r1, r3
 8005b76:	3110      	adds	r1, #16
    ep->is_in = 1U;
 8005b78:	18c3      	adds	r3, r0, r3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b7a:	1841      	adds	r1, r0, r1
  __HAL_LOCK(hpcd);
 8005b7c:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 8005b7e:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 8005b80:	00ad      	lsls	r5, r5, #2
    ep->is_in = 1U;
 8005b82:	7458      	strb	r0, [r3, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b84:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005b86:	5d63      	ldrb	r3, [r4, r5]
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d1ea      	bne.n	8005b62 <HAL_PCD_EP_Close+0x32>
 8005b8c:	2002      	movs	r0, #2
 8005b8e:	e7f0      	b.n	8005b72 <HAL_PCD_EP_Close+0x42>

08005b90 <HAL_PCD_EP_Receive>:
{
 8005b90:	b570      	push	{r4, r5, r6, lr}
 8005b92:	2407      	movs	r4, #7
}
 8005b94:	4021      	ands	r1, r4
  ep->xfer_buff = pBuf;
 8005b96:	008c      	lsls	r4, r1, #2
 8005b98:	1864      	adds	r4, r4, r1
 8005b9a:	00e4      	lsls	r4, r4, #3
 8005b9c:	1905      	adds	r5, r0, r4
 8005b9e:	002e      	movs	r6, r5
 8005ba0:	3665      	adds	r6, #101	@ 0x65
 8005ba2:	36ff      	adds	r6, #255	@ 0xff
 8005ba4:	6032      	str	r2, [r6, #0]
  ep->xfer_len = len;
 8005ba6:	002a      	movs	r2, r5
 8005ba8:	3269      	adds	r2, #105	@ 0x69
 8005baa:	32ff      	adds	r2, #255	@ 0xff
 8005bac:	6013      	str	r3, [r2, #0]
  ep->xfer_count = 0U;
 8005bae:	2300      	movs	r3, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bb0:	3551      	adds	r5, #81	@ 0x51
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bb2:	3451      	adds	r4, #81	@ 0x51
  ep->xfer_count = 0U;
 8005bb4:	6053      	str	r3, [r2, #4]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bb6:	35ff      	adds	r5, #255	@ 0xff
  ep->is_in = 0U;
 8005bb8:	3a17      	subs	r2, #23
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bba:	34ff      	adds	r4, #255	@ 0xff
  ep->is_in = 0U;
 8005bbc:	7013      	strb	r3, [r2, #0]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bbe:	7029      	strb	r1, [r5, #0]
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bc0:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005bc2:	6800      	ldr	r0, [r0, #0]
 8005bc4:	f001 fe4a 	bl	800785c <USB_EPStartXfer>
}
 8005bc8:	2000      	movs	r0, #0
 8005bca:	bd70      	pop	{r4, r5, r6, pc}

08005bcc <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005bcc:	2307      	movs	r3, #7
 8005bce:	400b      	ands	r3, r1
 8005bd0:	0099      	lsls	r1, r3, #2
 8005bd2:	18c9      	adds	r1, r1, r3
 8005bd4:	00c9      	lsls	r1, r1, #3
 8005bd6:	1840      	adds	r0, r0, r1
 8005bd8:	306d      	adds	r0, #109	@ 0x6d
 8005bda:	30ff      	adds	r0, #255	@ 0xff
 8005bdc:	6800      	ldr	r0, [r0, #0]
}
 8005bde:	4770      	bx	lr

08005be0 <HAL_PCD_EP_Transmit>:
{
 8005be0:	b570      	push	{r4, r5, r6, lr}
 8005be2:	2407      	movs	r4, #7
}
 8005be4:	4021      	ands	r1, r4
 8005be6:	008c      	lsls	r4, r1, #2
  ep->xfer_buff = pBuf;
 8005be8:	1864      	adds	r4, r4, r1
 8005bea:	00e4      	lsls	r4, r4, #3
 8005bec:	1905      	adds	r5, r0, r4
  ep->xfer_fill_db = 1U;
 8005bee:	002e      	movs	r6, r5
  ep->xfer_buff = pBuf;
 8005bf0:	626a      	str	r2, [r5, #36]	@ 0x24
  ep->xfer_fill_db = 1U;
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	3634      	adds	r6, #52	@ 0x34
  ep->xfer_len = len;
 8005bf6:	62ab      	str	r3, [r5, #40]	@ 0x28
  ep->xfer_fill_db = 1U;
 8005bf8:	7032      	strb	r2, [r6, #0]
  ep->xfer_len_db = len;
 8005bfa:	632b      	str	r3, [r5, #48]	@ 0x30
  ep->xfer_count = 0U;
 8005bfc:	2300      	movs	r3, #0
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bfe:	3410      	adds	r4, #16
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c00:	7429      	strb	r1, [r5, #16]
  ep->xfer_count = 0U;
 8005c02:	62eb      	str	r3, [r5, #44]	@ 0x2c
  ep->is_in = 1U;
 8005c04:	746a      	strb	r2, [r5, #17]
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c06:	1901      	adds	r1, r0, r4
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c08:	6800      	ldr	r0, [r0, #0]
 8005c0a:	f001 fe27 	bl	800785c <USB_EPStartXfer>
}
 8005c0e:	2000      	movs	r0, #0
 8005c10:	bd70      	pop	{r4, r5, r6, pc}
 8005c12:	46c0      	nop			@ (mov r8, r8)

08005c14 <HAL_PCD_EP_SetStall>:
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c14:	2307      	movs	r3, #7
{
 8005c16:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c18:	7902      	ldrb	r2, [r0, #4]
{
 8005c1a:	0004      	movs	r4, r0
 8005c1c:	400b      	ands	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d331      	bcc.n	8005c86 <HAL_PCD_EP_SetStall+0x72>
  if ((0x80U & ep_addr) == 0x80U)
 8005c22:	b24a      	sxtb	r2, r1
 8005c24:	2a00      	cmp	r2, #0
 8005c26:	db1b      	blt.n	8005c60 <HAL_PCD_EP_SetStall+0x4c>
    ep = &hpcd->OUT_ep[ep_addr];
 8005c28:	008a      	lsls	r2, r1, #2
 8005c2a:	1852      	adds	r2, r2, r1
 8005c2c:	00d2      	lsls	r2, r2, #3
 8005c2e:	0011      	movs	r1, r2
 8005c30:	3151      	adds	r1, #81	@ 0x51
 8005c32:	31ff      	adds	r1, #255	@ 0xff
 8005c34:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 8005c36:	1882      	adds	r2, r0, r2
 8005c38:	2000      	movs	r0, #0
 8005c3a:	3252      	adds	r2, #82	@ 0x52
 8005c3c:	32ff      	adds	r2, #255	@ 0xff
 8005c3e:	7010      	strb	r0, [r2, #0]
  __HAL_LOCK(hpcd);
 8005c40:	25a4      	movs	r5, #164	@ 0xa4
  ep->is_stall = 1U;
 8005c42:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c44:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 1U;
 8005c46:	708a      	strb	r2, [r1, #2]
  __HAL_LOCK(hpcd);
 8005c48:	00ad      	lsls	r5, r5, #2
 8005c4a:	5d63      	ldrb	r3, [r4, r5]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d018      	beq.n	8005c82 <HAL_PCD_EP_SetStall+0x6e>
 8005c50:	5562      	strb	r2, [r4, r5]
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005c52:	6820      	ldr	r0, [r4, #0]
 8005c54:	f002 f902 	bl	8007e5c <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8005c58:	2300      	movs	r3, #0
  return HAL_OK;
 8005c5a:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8005c5c:	5563      	strb	r3, [r4, r5]
}
 8005c5e:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c60:	009a      	lsls	r2, r3, #2
 8005c62:	18d2      	adds	r2, r2, r3
 8005c64:	00d2      	lsls	r2, r2, #3
 8005c66:	0011      	movs	r1, r2
 8005c68:	3110      	adds	r1, #16
 8005c6a:	1841      	adds	r1, r0, r1
    ep->is_in = 1U;
 8005c6c:	1882      	adds	r2, r0, r2
 8005c6e:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 8005c70:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 8005c72:	7450      	strb	r0, [r2, #17]
  ep->is_stall = 1U;
 8005c74:	2201      	movs	r2, #1
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c76:	700b      	strb	r3, [r1, #0]
  ep->is_stall = 1U;
 8005c78:	708a      	strb	r2, [r1, #2]
  __HAL_LOCK(hpcd);
 8005c7a:	00ad      	lsls	r5, r5, #2
 8005c7c:	5d63      	ldrb	r3, [r4, r5]
 8005c7e:	2b01      	cmp	r3, #1
 8005c80:	d1e6      	bne.n	8005c50 <HAL_PCD_EP_SetStall+0x3c>
 8005c82:	2002      	movs	r0, #2
 8005c84:	e7eb      	b.n	8005c5e <HAL_PCD_EP_SetStall+0x4a>
    return HAL_ERROR;
 8005c86:	2001      	movs	r0, #1
 8005c88:	e7e9      	b.n	8005c5e <HAL_PCD_EP_SetStall+0x4a>
 8005c8a:	46c0      	nop			@ (mov r8, r8)

08005c8c <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005c8c:	230f      	movs	r3, #15
{
 8005c8e:	b570      	push	{r4, r5, r6, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005c90:	7902      	ldrb	r2, [r0, #4]
{
 8005c92:	0004      	movs	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005c94:	400b      	ands	r3, r1
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d330      	bcc.n	8005cfc <HAL_PCD_EP_ClrStall+0x70>
  if ((0x80U & ep_addr) == 0x80U)
 8005c9a:	2207      	movs	r2, #7
 8005c9c:	400a      	ands	r2, r1
 8005c9e:	0093      	lsls	r3, r2, #2
 8005ca0:	189b      	adds	r3, r3, r2
 8005ca2:	b249      	sxtb	r1, r1
 8005ca4:	00db      	lsls	r3, r3, #3
 8005ca6:	2900      	cmp	r1, #0
 8005ca8:	db18      	blt.n	8005cdc <HAL_PCD_EP_ClrStall+0x50>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005caa:	0019      	movs	r1, r3
 8005cac:	3151      	adds	r1, #81	@ 0x51
 8005cae:	31ff      	adds	r1, #255	@ 0xff
 8005cb0:	1841      	adds	r1, r0, r1
    ep->is_in = 0U;
 8005cb2:	18c3      	adds	r3, r0, r3
  ep->is_stall = 0U;
 8005cb4:	2600      	movs	r6, #0
    ep->is_in = 0U;
 8005cb6:	2000      	movs	r0, #0
  __HAL_LOCK(hpcd);
 8005cb8:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 0U;
 8005cba:	3352      	adds	r3, #82	@ 0x52
 8005cbc:	33ff      	adds	r3, #255	@ 0xff
 8005cbe:	7018      	strb	r0, [r3, #0]
  __HAL_LOCK(hpcd);
 8005cc0:	00ad      	lsls	r5, r5, #2
  ep->is_stall = 0U;
 8005cc2:	708e      	strb	r6, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cc4:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005cc6:	5d63      	ldrb	r3, [r4, r5]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	d015      	beq.n	8005cf8 <HAL_PCD_EP_ClrStall+0x6c>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	5563      	strb	r3, [r4, r5]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005cd0:	6820      	ldr	r0, [r4, #0]
 8005cd2:	f002 f8e7 	bl	8007ea4 <USB_EPClearStall>
  return HAL_OK;
 8005cd6:	2000      	movs	r0, #0
  __HAL_UNLOCK(hpcd);
 8005cd8:	5566      	strb	r6, [r4, r5]
}
 8005cda:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cdc:	0019      	movs	r1, r3
 8005cde:	3110      	adds	r1, #16
 8005ce0:	1841      	adds	r1, r0, r1
    ep->is_in = 1U;
 8005ce2:	18c3      	adds	r3, r0, r3
  ep->is_stall = 0U;
 8005ce4:	2600      	movs	r6, #0
    ep->is_in = 1U;
 8005ce6:	2001      	movs	r0, #1
  __HAL_LOCK(hpcd);
 8005ce8:	25a4      	movs	r5, #164	@ 0xa4
    ep->is_in = 1U;
 8005cea:	7458      	strb	r0, [r3, #17]
  __HAL_LOCK(hpcd);
 8005cec:	00ad      	lsls	r5, r5, #2
  ep->is_stall = 0U;
 8005cee:	708e      	strb	r6, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cf0:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005cf2:	5d63      	ldrb	r3, [r4, r5]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d1e9      	bne.n	8005ccc <HAL_PCD_EP_ClrStall+0x40>
 8005cf8:	2002      	movs	r0, #2
 8005cfa:	e7ee      	b.n	8005cda <HAL_PCD_EP_ClrStall+0x4e>
    return HAL_ERROR;
 8005cfc:	2001      	movs	r0, #1
 8005cfe:	e7ec      	b.n	8005cda <HAL_PCD_EP_ClrStall+0x4e>

08005d00 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005d00:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005d02:	060c      	lsls	r4, r1, #24
 8005d04:	d50e      	bpl.n	8005d24 <HAL_PCDEx_PMAConfig+0x24>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d06:	2407      	movs	r4, #7
 8005d08:	400c      	ands	r4, r1
 8005d0a:	00a1      	lsls	r1, r4, #2
 8005d0c:	1909      	adds	r1, r1, r4
 8005d0e:	00c9      	lsls	r1, r1, #3
 8005d10:	3110      	adds	r1, #16
 8005d12:	1840      	adds	r0, r0, r1
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005d14:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 8005d16:	2a00      	cmp	r2, #0
 8005d18:	d10d      	bne.n	8005d36 <HAL_PCDEx_PMAConfig+0x36>
    ep->doublebuffer = 0U;
 8005d1a:	2300      	movs	r3, #0
    ep->pmaadress = (uint16_t)pmaadress;
 8005d1c:	80c1      	strh	r1, [r0, #6]
 8005d1e:	7303      	strb	r3, [r0, #12]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005d20:	2000      	movs	r0, #0
 8005d22:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8005d24:	008c      	lsls	r4, r1, #2
 8005d26:	1861      	adds	r1, r4, r1
 8005d28:	00c9      	lsls	r1, r1, #3
 8005d2a:	3151      	adds	r1, #81	@ 0x51
 8005d2c:	31ff      	adds	r1, #255	@ 0xff
 8005d2e:	1840      	adds	r0, r0, r1
    ep->pmaadress = (uint16_t)pmaadress;
 8005d30:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	d0f1      	beq.n	8005d1a <HAL_PCDEx_PMAConfig+0x1a>
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005d36:	6083      	str	r3, [r0, #8]
    ep->doublebuffer = 1U;
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e7f0      	b.n	8005d1e <HAL_PCDEx_PMAConfig+0x1e>

08005d3c <HAL_PCDEx_ActivateLPM>:
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
  hpcd->lpm_active = 1U;
 8005d3c:	23b4      	movs	r3, #180	@ 0xb4
 8005d3e:	2101      	movs	r1, #1
 8005d40:	009b      	lsls	r3, r3, #2
  USB_TypeDef *USBx = hpcd->Instance;
 8005d42:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8005d44:	50c1      	str	r1, [r0, r3]
  hpcd->LPM_State = LPM_L0;
 8005d46:	2100      	movs	r1, #0
 8005d48:	3b08      	subs	r3, #8
 8005d4a:	54c1      	strb	r1, [r0, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005d4c:	2354      	movs	r3, #84	@ 0x54
 8005d4e:	2001      	movs	r0, #1
 8005d50:	5ad1      	ldrh	r1, [r2, r3]
 8005d52:	4301      	orrs	r1, r0
 8005d54:	52d1      	strh	r1, [r2, r3]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005d56:	5ad1      	ldrh	r1, [r2, r3]
 8005d58:	3001      	adds	r0, #1
 8005d5a:	4301      	orrs	r1, r0
 8005d5c:	52d1      	strh	r1, [r2, r3]

  return HAL_OK;
}
 8005d5e:	2000      	movs	r0, #0
 8005d60:	4770      	bx	lr
 8005d62:	46c0      	nop			@ (mov r8, r8)

08005d64 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005d64:	4770      	bx	lr
 8005d66:	46c0      	nop			@ (mov r8, r8)

08005d68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d6a:	46ce      	mov	lr, r9
 8005d6c:	4647      	mov	r7, r8
 8005d6e:	b580      	push	{r7, lr}
 8005d70:	0004      	movs	r4, r0
 8005d72:	b083      	sub	sp, #12
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d74:	2800      	cmp	r0, #0
 8005d76:	d100      	bne.n	8005d7a <HAL_RCC_OscConfig+0x12>
 8005d78:	e115      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d7a:	6803      	ldr	r3, [r0, #0]
 8005d7c:	07da      	lsls	r2, r3, #31
 8005d7e:	d52f      	bpl.n	8005de0 <HAL_RCC_OscConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005d80:	210c      	movs	r1, #12
 8005d82:	48c6      	ldr	r0, [pc, #792]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005d84:	6842      	ldr	r2, [r0, #4]
 8005d86:	400a      	ands	r2, r1
 8005d88:	2a04      	cmp	r2, #4
 8005d8a:	d100      	bne.n	8005d8e <HAL_RCC_OscConfig+0x26>
 8005d8c:	e12d      	b.n	8005fea <HAL_RCC_OscConfig+0x282>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d8e:	6842      	ldr	r2, [r0, #4]
 8005d90:	4011      	ands	r1, r2
 8005d92:	2908      	cmp	r1, #8
 8005d94:	d100      	bne.n	8005d98 <HAL_RCC_OscConfig+0x30>
 8005d96:	e11f      	b.n	8005fd8 <HAL_RCC_OscConfig+0x270>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d98:	6863      	ldr	r3, [r4, #4]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d100      	bne.n	8005da0 <HAL_RCC_OscConfig+0x38>
 8005d9e:	e12e      	b.n	8005ffe <HAL_RCC_OscConfig+0x296>
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d100      	bne.n	8005da6 <HAL_RCC_OscConfig+0x3e>
 8005da4:	e150      	b.n	8006048 <HAL_RCC_OscConfig+0x2e0>
 8005da6:	2b05      	cmp	r3, #5
 8005da8:	d100      	bne.n	8005dac <HAL_RCC_OscConfig+0x44>
 8005daa:	e27b      	b.n	80062a4 <HAL_RCC_OscConfig+0x53c>
 8005dac:	4bbb      	ldr	r3, [pc, #748]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005dae:	49bc      	ldr	r1, [pc, #752]	@ (80060a0 <HAL_RCC_OscConfig+0x338>)
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	400a      	ands	r2, r1
 8005db4:	601a      	str	r2, [r3, #0]
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	49ba      	ldr	r1, [pc, #744]	@ (80060a4 <HAL_RCC_OscConfig+0x33c>)
 8005dba:	400a      	ands	r2, r1
 8005dbc:	601a      	str	r2, [r3, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dbe:	f7fd fbc5 	bl	800354c <HAL_GetTick>
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dc2:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005dc4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dc6:	4fb5      	ldr	r7, [pc, #724]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005dc8:	02b6      	lsls	r6, r6, #10
 8005dca:	e005      	b.n	8005dd8 <HAL_RCC_OscConfig+0x70>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dcc:	f7fd fbbe 	bl	800354c <HAL_GetTick>
 8005dd0:	1b40      	subs	r0, r0, r5
 8005dd2:	2864      	cmp	r0, #100	@ 0x64
 8005dd4:	d900      	bls.n	8005dd8 <HAL_RCC_OscConfig+0x70>
 8005dd6:	e135      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	4233      	tst	r3, r6
 8005ddc:	d0f6      	beq.n	8005dcc <HAL_RCC_OscConfig+0x64>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dde:	6823      	ldr	r3, [r4, #0]
 8005de0:	079a      	lsls	r2, r3, #30
 8005de2:	d529      	bpl.n	8005e38 <HAL_RCC_OscConfig+0xd0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005de4:	220c      	movs	r2, #12
 8005de6:	49ad      	ldr	r1, [pc, #692]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005de8:	6848      	ldr	r0, [r1, #4]
 8005dea:	4202      	tst	r2, r0
 8005dec:	d100      	bne.n	8005df0 <HAL_RCC_OscConfig+0x88>
 8005dee:	e0d3      	b.n	8005f98 <HAL_RCC_OscConfig+0x230>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005df0:	6848      	ldr	r0, [r1, #4]
 8005df2:	4002      	ands	r2, r0
 8005df4:	2a08      	cmp	r2, #8
 8005df6:	d100      	bne.n	8005dfa <HAL_RCC_OscConfig+0x92>
 8005df8:	e0c5      	b.n	8005f86 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005dfa:	68e3      	ldr	r3, [r4, #12]
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dfc:	4da7      	ldr	r5, [pc, #668]	@ (800609c <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d100      	bne.n	8005e04 <HAL_RCC_OscConfig+0x9c>
 8005e02:	e165      	b.n	80060d0 <HAL_RCC_OscConfig+0x368>
        __HAL_RCC_HSI_ENABLE();
 8005e04:	2201      	movs	r2, #1
 8005e06:	682b      	ldr	r3, [r5, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e08:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005e0e:	f7fd fb9d 	bl	800354c <HAL_GetTick>
 8005e12:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e14:	e005      	b.n	8005e22 <HAL_RCC_OscConfig+0xba>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e16:	f7fd fb99 	bl	800354c <HAL_GetTick>
 8005e1a:	1b80      	subs	r0, r0, r6
 8005e1c:	2802      	cmp	r0, #2
 8005e1e:	d900      	bls.n	8005e22 <HAL_RCC_OscConfig+0xba>
 8005e20:	e110      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e22:	682b      	ldr	r3, [r5, #0]
 8005e24:	421f      	tst	r7, r3
 8005e26:	d0f6      	beq.n	8005e16 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e28:	21f8      	movs	r1, #248	@ 0xf8
 8005e2a:	682a      	ldr	r2, [r5, #0]
 8005e2c:	6923      	ldr	r3, [r4, #16]
 8005e2e:	438a      	bics	r2, r1
 8005e30:	00db      	lsls	r3, r3, #3
 8005e32:	4313      	orrs	r3, r2
 8005e34:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	071a      	lsls	r2, r3, #28
 8005e3a:	d42d      	bmi.n	8005e98 <HAL_RCC_OscConfig+0x130>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e3c:	075a      	lsls	r2, r3, #29
 8005e3e:	d545      	bpl.n	8005ecc <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e40:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8005e42:	2000      	movs	r0, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e44:	4b95      	ldr	r3, [pc, #596]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005e46:	0552      	lsls	r2, r2, #21
 8005e48:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 8005e4a:	4681      	mov	r9, r0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e4c:	4211      	tst	r1, r2
 8005e4e:	d108      	bne.n	8005e62 <HAL_RCC_OscConfig+0xfa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e50:	69d9      	ldr	r1, [r3, #28]
 8005e52:	4311      	orrs	r1, r2
 8005e54:	61d9      	str	r1, [r3, #28]
 8005e56:	69db      	ldr	r3, [r3, #28]
 8005e58:	4013      	ands	r3, r2
 8005e5a:	9301      	str	r3, [sp, #4]
 8005e5c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	4699      	mov	r9, r3
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e62:	2780      	movs	r7, #128	@ 0x80
 8005e64:	4e90      	ldr	r6, [pc, #576]	@ (80060a8 <HAL_RCC_OscConfig+0x340>)
 8005e66:	007f      	lsls	r7, r7, #1
 8005e68:	6833      	ldr	r3, [r6, #0]
 8005e6a:	423b      	tst	r3, r7
 8005e6c:	d100      	bne.n	8005e70 <HAL_RCC_OscConfig+0x108>
 8005e6e:	e0cd      	b.n	800600c <HAL_RCC_OscConfig+0x2a4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e70:	68a3      	ldr	r3, [r4, #8]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	d100      	bne.n	8005e78 <HAL_RCC_OscConfig+0x110>
 8005e76:	e13e      	b.n	80060f6 <HAL_RCC_OscConfig+0x38e>
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d100      	bne.n	8005e7e <HAL_RCC_OscConfig+0x116>
 8005e7c:	e0fd      	b.n	800607a <HAL_RCC_OscConfig+0x312>
 8005e7e:	2b05      	cmp	r3, #5
 8005e80:	d100      	bne.n	8005e84 <HAL_RCC_OscConfig+0x11c>
 8005e82:	e1cb      	b.n	800621c <HAL_RCC_OscConfig+0x4b4>
 8005e84:	2101      	movs	r1, #1
 8005e86:	4b85      	ldr	r3, [pc, #532]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005e88:	6a1a      	ldr	r2, [r3, #32]
 8005e8a:	438a      	bics	r2, r1
 8005e8c:	621a      	str	r2, [r3, #32]
 8005e8e:	6a1a      	ldr	r2, [r3, #32]
 8005e90:	3103      	adds	r1, #3
 8005e92:	438a      	bics	r2, r1
 8005e94:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005e96:	e132      	b.n	80060fe <HAL_RCC_OscConfig+0x396>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e98:	69e3      	ldr	r3, [r4, #28]
      __HAL_RCC_LSI_ENABLE();
 8005e9a:	4d80      	ldr	r5, [pc, #512]	@ (800609c <HAL_RCC_OscConfig+0x334>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d100      	bne.n	8005ea2 <HAL_RCC_OscConfig+0x13a>
 8005ea0:	e087      	b.n	8005fb2 <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ea6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8005eac:	f7fd fb4e 	bl	800354c <HAL_GetTick>
 8005eb0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eb2:	e005      	b.n	8005ec0 <HAL_RCC_OscConfig+0x158>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005eb4:	f7fd fb4a 	bl	800354c <HAL_GetTick>
 8005eb8:	1b80      	subs	r0, r0, r6
 8005eba:	2802      	cmp	r0, #2
 8005ebc:	d900      	bls.n	8005ec0 <HAL_RCC_OscConfig+0x158>
 8005ebe:	e0c1      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ec0:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8005ec2:	421f      	tst	r7, r3
 8005ec4:	d0f6      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x14c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ec6:	6823      	ldr	r3, [r4, #0]
 8005ec8:	075a      	lsls	r2, r3, #29
 8005eca:	d4b9      	bmi.n	8005e40 <HAL_RCC_OscConfig+0xd8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8005ecc:	06da      	lsls	r2, r3, #27
 8005ece:	d512      	bpl.n	8005ef6 <HAL_RCC_OscConfig+0x18e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8005ed0:	6962      	ldr	r2, [r4, #20]
 8005ed2:	2a01      	cmp	r2, #1
 8005ed4:	d100      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x170>
 8005ed6:	e1c6      	b.n	8006266 <HAL_RCC_OscConfig+0x4fe>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005ed8:	3205      	adds	r2, #5
 8005eda:	d000      	beq.n	8005ede <HAL_RCC_OscConfig+0x176>
 8005edc:	e121      	b.n	8006122 <HAL_RCC_OscConfig+0x3ba>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005ede:	2004      	movs	r0, #4

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005ee0:	25f8      	movs	r5, #248	@ 0xf8
      __HAL_RCC_HSI14ADC_ENABLE();
 8005ee2:	496e      	ldr	r1, [pc, #440]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005ee4:	6b4a      	ldr	r2, [r1, #52]	@ 0x34
 8005ee6:	4382      	bics	r2, r0
 8005ee8:	634a      	str	r2, [r1, #52]	@ 0x34
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005eea:	6b48      	ldr	r0, [r1, #52]	@ 0x34
 8005eec:	69a2      	ldr	r2, [r4, #24]
 8005eee:	43a8      	bics	r0, r5
 8005ef0:	00d2      	lsls	r2, r2, #3
 8005ef2:	4302      	orrs	r2, r0
 8005ef4:	634a      	str	r2, [r1, #52]	@ 0x34
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005ef6:	069b      	lsls	r3, r3, #26
 8005ef8:	d524      	bpl.n	8005f44 <HAL_RCC_OscConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005efa:	220c      	movs	r2, #12
 8005efc:	4967      	ldr	r1, [pc, #412]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005efe:	684b      	ldr	r3, [r1, #4]
 8005f00:	4013      	ands	r3, r2
 8005f02:	2b0c      	cmp	r3, #12
 8005f04:	d100      	bne.n	8005f08 <HAL_RCC_OscConfig+0x1a0>
 8005f06:	e12c      	b.n	8006162 <HAL_RCC_OscConfig+0x3fa>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8005f08:	684b      	ldr	r3, [r1, #4]
 8005f0a:	401a      	ands	r2, r3
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005f0c:	2a08      	cmp	r2, #8
 8005f0e:	d100      	bne.n	8005f12 <HAL_RCC_OscConfig+0x1aa>
 8005f10:	e120      	b.n	8006154 <HAL_RCC_OscConfig+0x3ec>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f12:	6a23      	ldr	r3, [r4, #32]
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005f14:	4d61      	ldr	r5, [pc, #388]	@ (800609c <HAL_RCC_OscConfig+0x334>)
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d100      	bne.n	8005f1c <HAL_RCC_OscConfig+0x1b4>
 8005f1a:	e12c      	b.n	8006176 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_HSI48_ENABLE();
 8005f1c:	2380      	movs	r3, #128	@ 0x80
 8005f1e:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8005f20:	025b      	lsls	r3, r3, #9
 8005f22:	4313      	orrs	r3, r2
 8005f24:	636b      	str	r3, [r5, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f26:	f7fd fb11 	bl	800354c <HAL_GetTick>
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005f2a:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8005f2c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005f2e:	02bf      	lsls	r7, r7, #10
 8005f30:	e005      	b.n	8005f3e <HAL_RCC_OscConfig+0x1d6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005f32:	f7fd fb0b 	bl	800354c <HAL_GetTick>
 8005f36:	1b80      	subs	r0, r0, r6
 8005f38:	2802      	cmp	r0, #2
 8005f3a:	d900      	bls.n	8005f3e <HAL_RCC_OscConfig+0x1d6>
 8005f3c:	e082      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005f3e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8005f40:	423b      	tst	r3, r7
 8005f42:	d0f6      	beq.n	8005f32 <HAL_RCC_OscConfig+0x1ca>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f44:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d01b      	beq.n	8005f82 <HAL_RCC_OscConfig+0x21a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f4a:	220c      	movs	r2, #12
 8005f4c:	4d53      	ldr	r5, [pc, #332]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005f4e:	6869      	ldr	r1, [r5, #4]
 8005f50:	400a      	ands	r2, r1
 8005f52:	2a08      	cmp	r2, #8
 8005f54:	d100      	bne.n	8005f58 <HAL_RCC_OscConfig+0x1f0>
 8005f56:	e16b      	b.n	8006230 <HAL_RCC_OscConfig+0x4c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d100      	bne.n	8005f5e <HAL_RCC_OscConfig+0x1f6>
 8005f5c:	e126      	b.n	80061ac <HAL_RCC_OscConfig+0x444>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f5e:	682b      	ldr	r3, [r5, #0]
 8005f60:	4a52      	ldr	r2, [pc, #328]	@ (80060ac <HAL_RCC_OscConfig+0x344>)
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f62:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 8005f64:	4013      	ands	r3, r2
 8005f66:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8005f68:	f7fd faf0 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f6c:	04b6      	lsls	r6, r6, #18
        tickstart = HAL_GetTick();
 8005f6e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f70:	e004      	b.n	8005f7c <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f72:	f7fd faeb 	bl	800354c <HAL_GetTick>
 8005f76:	1b00      	subs	r0, r0, r4
 8005f78:	2802      	cmp	r0, #2
 8005f7a:	d863      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f7c:	682b      	ldr	r3, [r5, #0]
 8005f7e:	4233      	tst	r3, r6
 8005f80:	d1f7      	bne.n	8005f72 <HAL_RCC_OscConfig+0x20a>
        }
      }
    }
  }

  return HAL_OK;
 8005f82:	2000      	movs	r0, #0
 8005f84:	e010      	b.n	8005fa8 <HAL_RCC_OscConfig+0x240>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005f86:	684a      	ldr	r2, [r1, #4]
 8005f88:	21c0      	movs	r1, #192	@ 0xc0
 8005f8a:	0249      	lsls	r1, r1, #9
 8005f8c:	400a      	ands	r2, r1
 8005f8e:	2180      	movs	r1, #128	@ 0x80
 8005f90:	0209      	lsls	r1, r1, #8
 8005f92:	428a      	cmp	r2, r1
 8005f94:	d000      	beq.n	8005f98 <HAL_RCC_OscConfig+0x230>
 8005f96:	e730      	b.n	8005dfa <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f98:	4a40      	ldr	r2, [pc, #256]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005f9a:	6812      	ldr	r2, [r2, #0]
 8005f9c:	0792      	lsls	r2, r2, #30
 8005f9e:	d545      	bpl.n	800602c <HAL_RCC_OscConfig+0x2c4>
 8005fa0:	68e2      	ldr	r2, [r4, #12]
 8005fa2:	2a01      	cmp	r2, #1
 8005fa4:	d042      	beq.n	800602c <HAL_RCC_OscConfig+0x2c4>
    return HAL_ERROR;
 8005fa6:	2001      	movs	r0, #1
}
 8005fa8:	b003      	add	sp, #12
 8005faa:	bcc0      	pop	{r6, r7}
 8005fac:	46b9      	mov	r9, r7
 8005fae:	46b0      	mov	r8, r6
 8005fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_LSI_DISABLE();
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fb6:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 8005fb8:	4393      	bics	r3, r2
 8005fba:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8005fbc:	f7fd fac6 	bl	800354c <HAL_GetTick>
 8005fc0:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fc2:	e004      	b.n	8005fce <HAL_RCC_OscConfig+0x266>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fc4:	f7fd fac2 	bl	800354c <HAL_GetTick>
 8005fc8:	1b80      	subs	r0, r0, r6
 8005fca:	2802      	cmp	r0, #2
 8005fcc:	d83a      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fce:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8005fd0:	421f      	tst	r7, r3
 8005fd2:	d1f7      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x25c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	e777      	b.n	8005ec8 <HAL_RCC_OscConfig+0x160>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005fd8:	21c0      	movs	r1, #192	@ 0xc0
 8005fda:	6842      	ldr	r2, [r0, #4]
 8005fdc:	0249      	lsls	r1, r1, #9
 8005fde:	400a      	ands	r2, r1
 8005fe0:	2180      	movs	r1, #128	@ 0x80
 8005fe2:	0249      	lsls	r1, r1, #9
 8005fe4:	428a      	cmp	r2, r1
 8005fe6:	d000      	beq.n	8005fea <HAL_RCC_OscConfig+0x282>
 8005fe8:	e6d6      	b.n	8005d98 <HAL_RCC_OscConfig+0x30>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005fea:	4a2c      	ldr	r2, [pc, #176]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8005fec:	6812      	ldr	r2, [r2, #0]
 8005fee:	0392      	lsls	r2, r2, #14
 8005ff0:	d400      	bmi.n	8005ff4 <HAL_RCC_OscConfig+0x28c>
 8005ff2:	e6f5      	b.n	8005de0 <HAL_RCC_OscConfig+0x78>
 8005ff4:	6862      	ldr	r2, [r4, #4]
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	d000      	beq.n	8005ffc <HAL_RCC_OscConfig+0x294>
 8005ffa:	e6f1      	b.n	8005de0 <HAL_RCC_OscConfig+0x78>
 8005ffc:	e7d3      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ffe:	2380      	movs	r3, #128	@ 0x80
 8006000:	4a26      	ldr	r2, [pc, #152]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8006002:	025b      	lsls	r3, r3, #9
 8006004:	6811      	ldr	r1, [r2, #0]
 8006006:	430b      	orrs	r3, r1
 8006008:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800600a:	e6d8      	b.n	8005dbe <HAL_RCC_OscConfig+0x56>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800600c:	6833      	ldr	r3, [r6, #0]
 800600e:	433b      	orrs	r3, r7
 8006010:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8006012:	f7fd fa9b 	bl	800354c <HAL_GetTick>
 8006016:	0005      	movs	r5, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006018:	e004      	b.n	8006024 <HAL_RCC_OscConfig+0x2bc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800601a:	f7fd fa97 	bl	800354c <HAL_GetTick>
 800601e:	1b40      	subs	r0, r0, r5
 8006020:	2864      	cmp	r0, #100	@ 0x64
 8006022:	d80f      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006024:	6833      	ldr	r3, [r6, #0]
 8006026:	423b      	tst	r3, r7
 8006028:	d0f7      	beq.n	800601a <HAL_RCC_OscConfig+0x2b2>
 800602a:	e721      	b.n	8005e70 <HAL_RCC_OscConfig+0x108>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800602c:	25f8      	movs	r5, #248	@ 0xf8
 800602e:	481b      	ldr	r0, [pc, #108]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 8006030:	6922      	ldr	r2, [r4, #16]
 8006032:	6801      	ldr	r1, [r0, #0]
 8006034:	00d2      	lsls	r2, r2, #3
 8006036:	43a9      	bics	r1, r5
 8006038:	430a      	orrs	r2, r1
 800603a:	6002      	str	r2, [r0, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800603c:	071a      	lsls	r2, r3, #28
 800603e:	d400      	bmi.n	8006042 <HAL_RCC_OscConfig+0x2da>
 8006040:	e6fc      	b.n	8005e3c <HAL_RCC_OscConfig+0xd4>
 8006042:	e729      	b.n	8005e98 <HAL_RCC_OscConfig+0x130>
            return HAL_TIMEOUT;
 8006044:	2003      	movs	r0, #3
 8006046:	e7af      	b.n	8005fa8 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006048:	4d14      	ldr	r5, [pc, #80]	@ (800609c <HAL_RCC_OscConfig+0x334>)
 800604a:	4a15      	ldr	r2, [pc, #84]	@ (80060a0 <HAL_RCC_OscConfig+0x338>)
 800604c:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800604e:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006050:	4013      	ands	r3, r2
 8006052:	602b      	str	r3, [r5, #0]
 8006054:	682b      	ldr	r3, [r5, #0]
 8006056:	4a13      	ldr	r2, [pc, #76]	@ (80060a4 <HAL_RCC_OscConfig+0x33c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006058:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800605a:	4013      	ands	r3, r2
 800605c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800605e:	f7fd fa75 	bl	800354c <HAL_GetTick>
 8006062:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006064:	e004      	b.n	8006070 <HAL_RCC_OscConfig+0x308>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006066:	f7fd fa71 	bl	800354c <HAL_GetTick>
 800606a:	1b80      	subs	r0, r0, r6
 800606c:	2864      	cmp	r0, #100	@ 0x64
 800606e:	d8e9      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006070:	682b      	ldr	r3, [r5, #0]
 8006072:	423b      	tst	r3, r7
 8006074:	d1f7      	bne.n	8006066 <HAL_RCC_OscConfig+0x2fe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006076:	6823      	ldr	r3, [r4, #0]
 8006078:	e6b2      	b.n	8005de0 <HAL_RCC_OscConfig+0x78>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800607a:	2201      	movs	r2, #1
 800607c:	4e07      	ldr	r6, [pc, #28]	@ (800609c <HAL_RCC_OscConfig+0x334>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800607e:	4d0c      	ldr	r5, [pc, #48]	@ (80060b0 <HAL_RCC_OscConfig+0x348>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006080:	6a33      	ldr	r3, [r6, #32]
 8006082:	4393      	bics	r3, r2
 8006084:	6233      	str	r3, [r6, #32]
 8006086:	6a33      	ldr	r3, [r6, #32]
 8006088:	3203      	adds	r2, #3
 800608a:	4393      	bics	r3, r2
 800608c:	6233      	str	r3, [r6, #32]
      tickstart = HAL_GetTick();
 800608e:	f7fd fa5d 	bl	800354c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006092:	2302      	movs	r3, #2
      tickstart = HAL_GetTick();
 8006094:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006096:	4698      	mov	r8, r3
 8006098:	e011      	b.n	80060be <HAL_RCC_OscConfig+0x356>
 800609a:	46c0      	nop			@ (mov r8, r8)
 800609c:	40021000 	.word	0x40021000
 80060a0:	fffeffff 	.word	0xfffeffff
 80060a4:	fffbffff 	.word	0xfffbffff
 80060a8:	40007000 	.word	0x40007000
 80060ac:	feffffff 	.word	0xfeffffff
 80060b0:	00001388 	.word	0x00001388
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060b4:	f7fd fa4a 	bl	800354c <HAL_GetTick>
 80060b8:	1bc0      	subs	r0, r0, r7
 80060ba:	42a8      	cmp	r0, r5
 80060bc:	d8c2      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060be:	4642      	mov	r2, r8
 80060c0:	6a33      	ldr	r3, [r6, #32]
 80060c2:	421a      	tst	r2, r3
 80060c4:	d1f6      	bne.n	80060b4 <HAL_RCC_OscConfig+0x34c>
    if(pwrclkchanged == SET)
 80060c6:	464b      	mov	r3, r9
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d068      	beq.n	800619e <HAL_RCC_OscConfig+0x436>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80060cc:	6823      	ldr	r3, [r4, #0]
 80060ce:	e6fd      	b.n	8005ecc <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 80060d0:	2201      	movs	r2, #1
 80060d2:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060d4:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80060d6:	4393      	bics	r3, r2
 80060d8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80060da:	f7fd fa37 	bl	800354c <HAL_GetTick>
 80060de:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060e0:	e004      	b.n	80060ec <HAL_RCC_OscConfig+0x384>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80060e2:	f7fd fa33 	bl	800354c <HAL_GetTick>
 80060e6:	1b80      	subs	r0, r0, r6
 80060e8:	2802      	cmp	r0, #2
 80060ea:	d8ab      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80060ec:	682b      	ldr	r3, [r5, #0]
 80060ee:	421f      	tst	r7, r3
 80060f0:	d1f7      	bne.n	80060e2 <HAL_RCC_OscConfig+0x37a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060f2:	6823      	ldr	r3, [r4, #0]
 80060f4:	e6a0      	b.n	8005e38 <HAL_RCC_OscConfig+0xd0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060f6:	4971      	ldr	r1, [pc, #452]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
 80060f8:	6a0a      	ldr	r2, [r1, #32]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	620b      	str	r3, [r1, #32]
      tickstart = HAL_GetTick();
 80060fe:	f7fd fa25 	bl	800354c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006102:	4b6e      	ldr	r3, [pc, #440]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
      tickstart = HAL_GetTick();
 8006104:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006106:	4698      	mov	r8, r3
 8006108:	2702      	movs	r7, #2
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800610a:	4d6d      	ldr	r5, [pc, #436]	@ (80062c0 <HAL_RCC_OscConfig+0x558>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800610c:	e004      	b.n	8006118 <HAL_RCC_OscConfig+0x3b0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800610e:	f7fd fa1d 	bl	800354c <HAL_GetTick>
 8006112:	1b80      	subs	r0, r0, r6
 8006114:	42a8      	cmp	r0, r5
 8006116:	d895      	bhi.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006118:	4643      	mov	r3, r8
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	421f      	tst	r7, r3
 800611e:	d0f6      	beq.n	800610e <HAL_RCC_OscConfig+0x3a6>
 8006120:	e7d1      	b.n	80060c6 <HAL_RCC_OscConfig+0x35e>
      __HAL_RCC_HSI14ADC_DISABLE();
 8006122:	2204      	movs	r2, #4
 8006124:	4d65      	ldr	r5, [pc, #404]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006126:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8006128:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800612a:	4313      	orrs	r3, r2
 800612c:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 800612e:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006130:	3a03      	subs	r2, #3
 8006132:	4393      	bics	r3, r2
 8006134:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8006136:	f7fd fa09 	bl	800354c <HAL_GetTick>
 800613a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800613c:	e005      	b.n	800614a <HAL_RCC_OscConfig+0x3e2>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800613e:	f7fd fa05 	bl	800354c <HAL_GetTick>
 8006142:	1b80      	subs	r0, r0, r6
 8006144:	2802      	cmp	r0, #2
 8006146:	d900      	bls.n	800614a <HAL_RCC_OscConfig+0x3e2>
 8006148:	e77c      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800614a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800614c:	421f      	tst	r7, r3
 800614e:	d1f6      	bne.n	800613e <HAL_RCC_OscConfig+0x3d6>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	e6d0      	b.n	8005ef6 <HAL_RCC_OscConfig+0x18e>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006154:	22c0      	movs	r2, #192	@ 0xc0
 8006156:	684b      	ldr	r3, [r1, #4]
 8006158:	0252      	lsls	r2, r2, #9
 800615a:	4013      	ands	r3, r2
 800615c:	4293      	cmp	r3, r2
 800615e:	d000      	beq.n	8006162 <HAL_RCC_OscConfig+0x3fa>
 8006160:	e6d7      	b.n	8005f12 <HAL_RCC_OscConfig+0x1aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006162:	4b56      	ldr	r3, [pc, #344]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
 8006164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006166:	039b      	lsls	r3, r3, #14
 8006168:	d400      	bmi.n	800616c <HAL_RCC_OscConfig+0x404>
 800616a:	e6eb      	b.n	8005f44 <HAL_RCC_OscConfig+0x1dc>
 800616c:	6a23      	ldr	r3, [r4, #32]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d000      	beq.n	8006174 <HAL_RCC_OscConfig+0x40c>
 8006172:	e718      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>
 8006174:	e6e6      	b.n	8005f44 <HAL_RCC_OscConfig+0x1dc>
        __HAL_RCC_HSI48_DISABLE();
 8006176:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006178:	4a52      	ldr	r2, [pc, #328]	@ (80062c4 <HAL_RCC_OscConfig+0x55c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800617a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI48_DISABLE();
 800617c:	4013      	ands	r3, r2
 800617e:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8006180:	f7fd f9e4 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006184:	02bf      	lsls	r7, r7, #10
        tickstart = HAL_GetTick();
 8006186:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006188:	e005      	b.n	8006196 <HAL_RCC_OscConfig+0x42e>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800618a:	f7fd f9df 	bl	800354c <HAL_GetTick>
 800618e:	1b80      	subs	r0, r0, r6
 8006190:	2802      	cmp	r0, #2
 8006192:	d900      	bls.n	8006196 <HAL_RCC_OscConfig+0x42e>
 8006194:	e756      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006196:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006198:	423b      	tst	r3, r7
 800619a:	d1f6      	bne.n	800618a <HAL_RCC_OscConfig+0x422>
 800619c:	e6d2      	b.n	8005f44 <HAL_RCC_OscConfig+0x1dc>
      __HAL_RCC_PWR_CLK_DISABLE();
 800619e:	4a47      	ldr	r2, [pc, #284]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
 80061a0:	4949      	ldr	r1, [pc, #292]	@ (80062c8 <HAL_RCC_OscConfig+0x560>)
 80061a2:	69d3      	ldr	r3, [r2, #28]
 80061a4:	400b      	ands	r3, r1
 80061a6:	61d3      	str	r3, [r2, #28]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80061a8:	6823      	ldr	r3, [r4, #0]
 80061aa:	e68f      	b.n	8005ecc <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_PLL_DISABLE();
 80061ac:	682b      	ldr	r3, [r5, #0]
 80061ae:	4a47      	ldr	r2, [pc, #284]	@ (80062cc <HAL_RCC_OscConfig+0x564>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061b0:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80061b2:	4013      	ands	r3, r2
 80061b4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80061b6:	f7fd f9c9 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061ba:	04bf      	lsls	r7, r7, #18
        tickstart = HAL_GetTick();
 80061bc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061be:	e005      	b.n	80061cc <HAL_RCC_OscConfig+0x464>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061c0:	f7fd f9c4 	bl	800354c <HAL_GetTick>
 80061c4:	1b80      	subs	r0, r0, r6
 80061c6:	2802      	cmp	r0, #2
 80061c8:	d900      	bls.n	80061cc <HAL_RCC_OscConfig+0x464>
 80061ca:	e73b      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	423b      	tst	r3, r7
 80061d0:	d1f6      	bne.n	80061c0 <HAL_RCC_OscConfig+0x458>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061d2:	220f      	movs	r2, #15
 80061d4:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061d6:	4e39      	ldr	r6, [pc, #228]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061d8:	4393      	bics	r3, r2
 80061da:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80061dc:	4313      	orrs	r3, r2
 80061de:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80061e0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061e2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80061e4:	686a      	ldr	r2, [r5, #4]
 80061e6:	430b      	orrs	r3, r1
 80061e8:	4939      	ldr	r1, [pc, #228]	@ (80062d0 <HAL_RCC_OscConfig+0x568>)
 80061ea:	400a      	ands	r2, r1
 80061ec:	4313      	orrs	r3, r2
 80061ee:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80061f0:	2380      	movs	r3, #128	@ 0x80
 80061f2:	682a      	ldr	r2, [r5, #0]
 80061f4:	045b      	lsls	r3, r3, #17
 80061f6:	4313      	orrs	r3, r2
 80061f8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80061fa:	f7fd f9a7 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80061fe:	2580      	movs	r5, #128	@ 0x80
        tickstart = HAL_GetTick();
 8006200:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006202:	04ad      	lsls	r5, r5, #18
 8006204:	e005      	b.n	8006212 <HAL_RCC_OscConfig+0x4aa>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006206:	f7fd f9a1 	bl	800354c <HAL_GetTick>
 800620a:	1b00      	subs	r0, r0, r4
 800620c:	2802      	cmp	r0, #2
 800620e:	d900      	bls.n	8006212 <HAL_RCC_OscConfig+0x4aa>
 8006210:	e718      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006212:	6833      	ldr	r3, [r6, #0]
 8006214:	422b      	tst	r3, r5
 8006216:	d0f6      	beq.n	8006206 <HAL_RCC_OscConfig+0x49e>
  return HAL_OK;
 8006218:	2000      	movs	r0, #0
 800621a:	e6c5      	b.n	8005fa8 <HAL_RCC_OscConfig+0x240>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800621c:	2104      	movs	r1, #4
 800621e:	4b27      	ldr	r3, [pc, #156]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
 8006220:	6a1a      	ldr	r2, [r3, #32]
 8006222:	430a      	orrs	r2, r1
 8006224:	621a      	str	r2, [r3, #32]
 8006226:	6a1a      	ldr	r2, [r3, #32]
 8006228:	3903      	subs	r1, #3
 800622a:	430a      	orrs	r2, r1
 800622c:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800622e:	e766      	b.n	80060fe <HAL_RCC_OscConfig+0x396>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006230:	2b01      	cmp	r3, #1
 8006232:	d100      	bne.n	8006236 <HAL_RCC_OscConfig+0x4ce>
 8006234:	e6b7      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006236:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 8006238:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800623a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800623c:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 800623e:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006240:	401a      	ands	r2, r3
 8006242:	428a      	cmp	r2, r1
 8006244:	d000      	beq.n	8006248 <HAL_RCC_OscConfig+0x4e0>
 8006246:	e6ae      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006248:	220f      	movs	r2, #15
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800624a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800624c:	4002      	ands	r2, r0
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800624e:	428a      	cmp	r2, r1
 8006250:	d000      	beq.n	8006254 <HAL_RCC_OscConfig+0x4ec>
 8006252:	e6a8      	b.n	8005fa6 <HAL_RCC_OscConfig+0x23e>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006254:	22f0      	movs	r2, #240	@ 0xf0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006256:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006258:	0392      	lsls	r2, r2, #14
 800625a:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800625c:	1a18      	subs	r0, r3, r0
 800625e:	1e43      	subs	r3, r0, #1
 8006260:	4198      	sbcs	r0, r3
 8006262:	b2c0      	uxtb	r0, r0
 8006264:	e6a0      	b.n	8005fa8 <HAL_RCC_OscConfig+0x240>
      __HAL_RCC_HSI14ADC_DISABLE();
 8006266:	2104      	movs	r1, #4
 8006268:	4d14      	ldr	r5, [pc, #80]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800626a:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 800626c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800626e:	430b      	orrs	r3, r1
 8006270:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8006272:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8006274:	4313      	orrs	r3, r2
 8006276:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8006278:	f7fd f968 	bl	800354c <HAL_GetTick>
 800627c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800627e:	e005      	b.n	800628c <HAL_RCC_OscConfig+0x524>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006280:	f7fd f964 	bl	800354c <HAL_GetTick>
 8006284:	1b80      	subs	r0, r0, r6
 8006286:	2802      	cmp	r0, #2
 8006288:	d900      	bls.n	800628c <HAL_RCC_OscConfig+0x524>
 800628a:	e6db      	b.n	8006044 <HAL_RCC_OscConfig+0x2dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800628c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800628e:	421f      	tst	r7, r3
 8006290:	d0f6      	beq.n	8006280 <HAL_RCC_OscConfig+0x518>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006292:	21f8      	movs	r1, #248	@ 0xf8
 8006294:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8006296:	69a3      	ldr	r3, [r4, #24]
 8006298:	438a      	bics	r2, r1
 800629a:	00db      	lsls	r3, r3, #3
 800629c:	4313      	orrs	r3, r2
 800629e:	636b      	str	r3, [r5, #52]	@ 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80062a0:	6823      	ldr	r3, [r4, #0]
 80062a2:	e628      	b.n	8005ef6 <HAL_RCC_OscConfig+0x18e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062a4:	2280      	movs	r2, #128	@ 0x80
 80062a6:	4b05      	ldr	r3, [pc, #20]	@ (80062bc <HAL_RCC_OscConfig+0x554>)
 80062a8:	02d2      	lsls	r2, r2, #11
 80062aa:	6819      	ldr	r1, [r3, #0]
 80062ac:	430a      	orrs	r2, r1
 80062ae:	601a      	str	r2, [r3, #0]
 80062b0:	2280      	movs	r2, #128	@ 0x80
 80062b2:	6819      	ldr	r1, [r3, #0]
 80062b4:	0252      	lsls	r2, r2, #9
 80062b6:	430a      	orrs	r2, r1
 80062b8:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80062ba:	e580      	b.n	8005dbe <HAL_RCC_OscConfig+0x56>
 80062bc:	40021000 	.word	0x40021000
 80062c0:	00001388 	.word	0x00001388
 80062c4:	fffeffff 	.word	0xfffeffff
 80062c8:	efffffff 	.word	0xefffffff
 80062cc:	feffffff 	.word	0xfeffffff
 80062d0:	ffc27fff 	.word	0xffc27fff

080062d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80062d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062d6:	46ce      	mov	lr, r9
 80062d8:	4647      	mov	r7, r8
 80062da:	0004      	movs	r4, r0
 80062dc:	000d      	movs	r5, r1
 80062de:	b580      	push	{r7, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80062e0:	2800      	cmp	r0, #0
 80062e2:	d00d      	beq.n	8006300 <HAL_RCC_ClockConfig+0x2c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80062e4:	2301      	movs	r3, #1
 80062e6:	4957      	ldr	r1, [pc, #348]	@ (8006444 <HAL_RCC_ClockConfig+0x170>)
 80062e8:	680a      	ldr	r2, [r1, #0]
 80062ea:	401a      	ands	r2, r3
 80062ec:	42aa      	cmp	r2, r5
 80062ee:	d20c      	bcs.n	800630a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062f0:	680a      	ldr	r2, [r1, #0]
 80062f2:	439a      	bics	r2, r3
 80062f4:	432a      	orrs	r2, r5
 80062f6:	600a      	str	r2, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062f8:	680a      	ldr	r2, [r1, #0]
 80062fa:	4013      	ands	r3, r2
 80062fc:	42ab      	cmp	r3, r5
 80062fe:	d004      	beq.n	800630a <HAL_RCC_ClockConfig+0x36>
    return HAL_ERROR;
 8006300:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8006302:	bcc0      	pop	{r6, r7}
 8006304:	46b9      	mov	r9, r7
 8006306:	46b0      	mov	r8, r6
 8006308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800630a:	6823      	ldr	r3, [r4, #0]
 800630c:	079a      	lsls	r2, r3, #30
 800630e:	d50e      	bpl.n	800632e <HAL_RCC_ClockConfig+0x5a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006310:	075a      	lsls	r2, r3, #29
 8006312:	d505      	bpl.n	8006320 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006314:	22e0      	movs	r2, #224	@ 0xe0
 8006316:	494c      	ldr	r1, [pc, #304]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 8006318:	00d2      	lsls	r2, r2, #3
 800631a:	6848      	ldr	r0, [r1, #4]
 800631c:	4302      	orrs	r2, r0
 800631e:	604a      	str	r2, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006320:	20f0      	movs	r0, #240	@ 0xf0
 8006322:	4949      	ldr	r1, [pc, #292]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 8006324:	684a      	ldr	r2, [r1, #4]
 8006326:	4382      	bics	r2, r0
 8006328:	68a0      	ldr	r0, [r4, #8]
 800632a:	4302      	orrs	r2, r0
 800632c:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800632e:	07db      	lsls	r3, r3, #31
 8006330:	d524      	bpl.n	800637c <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006332:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006334:	4b44      	ldr	r3, [pc, #272]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006336:	2a01      	cmp	r2, #1
 8006338:	d074      	beq.n	8006424 <HAL_RCC_ClockConfig+0x150>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800633a:	2a02      	cmp	r2, #2
 800633c:	d06e      	beq.n	800641c <HAL_RCC_ClockConfig+0x148>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800633e:	2a03      	cmp	r2, #3
 8006340:	d07b      	beq.n	800643a <HAL_RCC_ClockConfig+0x166>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	079b      	lsls	r3, r3, #30
 8006346:	d5db      	bpl.n	8006300 <HAL_RCC_ClockConfig+0x2c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006348:	2103      	movs	r1, #3
 800634a:	4e3f      	ldr	r6, [pc, #252]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 800634c:	6873      	ldr	r3, [r6, #4]
 800634e:	438b      	bics	r3, r1
 8006350:	4313      	orrs	r3, r2
 8006352:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8006354:	f7fd f8fa 	bl	800354c <HAL_GetTick>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006358:	230c      	movs	r3, #12
 800635a:	4698      	mov	r8, r3
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800635c:	4b3b      	ldr	r3, [pc, #236]	@ (800644c <HAL_RCC_ClockConfig+0x178>)
    tickstart = HAL_GetTick();
 800635e:	0007      	movs	r7, r0
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006360:	4699      	mov	r9, r3
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006362:	e004      	b.n	800636e <HAL_RCC_ClockConfig+0x9a>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006364:	f7fd f8f2 	bl	800354c <HAL_GetTick>
 8006368:	1bc0      	subs	r0, r0, r7
 800636a:	4548      	cmp	r0, r9
 800636c:	d85e      	bhi.n	800642c <HAL_RCC_ClockConfig+0x158>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800636e:	4643      	mov	r3, r8
 8006370:	6872      	ldr	r2, [r6, #4]
 8006372:	401a      	ands	r2, r3
 8006374:	6863      	ldr	r3, [r4, #4]
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	429a      	cmp	r2, r3
 800637a:	d1f3      	bne.n	8006364 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800637c:	2101      	movs	r1, #1
 800637e:	4a31      	ldr	r2, [pc, #196]	@ (8006444 <HAL_RCC_ClockConfig+0x170>)
 8006380:	6813      	ldr	r3, [r2, #0]
 8006382:	400b      	ands	r3, r1
 8006384:	42ab      	cmp	r3, r5
 8006386:	d905      	bls.n	8006394 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006388:	6813      	ldr	r3, [r2, #0]
 800638a:	438b      	bics	r3, r1
 800638c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800638e:	6813      	ldr	r3, [r2, #0]
 8006390:	4219      	tst	r1, r3
 8006392:	d1b5      	bne.n	8006300 <HAL_RCC_ClockConfig+0x2c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006394:	6823      	ldr	r3, [r4, #0]
 8006396:	075b      	lsls	r3, r3, #29
 8006398:	d41c      	bmi.n	80063d4 <HAL_RCC_ClockConfig+0x100>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800639a:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 800639c:	4a2a      	ldr	r2, [pc, #168]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 800639e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80063a0:	4018      	ands	r0, r3
 80063a2:	2808      	cmp	r0, #8
 80063a4:	d023      	beq.n	80063ee <HAL_RCC_ClockConfig+0x11a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80063a6:	380c      	subs	r0, #12
 80063a8:	4243      	negs	r3, r0
 80063aa:	4158      	adcs	r0, r3
 80063ac:	4b28      	ldr	r3, [pc, #160]	@ (8006450 <HAL_RCC_ClockConfig+0x17c>)
 80063ae:	4240      	negs	r0, r0
 80063b0:	4018      	ands	r0, r3
 80063b2:	4b28      	ldr	r3, [pc, #160]	@ (8006454 <HAL_RCC_ClockConfig+0x180>)
 80063b4:	469c      	mov	ip, r3
 80063b6:	4460      	add	r0, ip
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80063b8:	4b23      	ldr	r3, [pc, #140]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 80063ba:	4a27      	ldr	r2, [pc, #156]	@ (8006458 <HAL_RCC_ClockConfig+0x184>)
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	4927      	ldr	r1, [pc, #156]	@ (800645c <HAL_RCC_ClockConfig+0x188>)
 80063c0:	061b      	lsls	r3, r3, #24
 80063c2:	0f1b      	lsrs	r3, r3, #28
 80063c4:	5cd3      	ldrb	r3, [r2, r3]
 80063c6:	40d8      	lsrs	r0, r3
 80063c8:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80063ca:	2003      	movs	r0, #3
 80063cc:	f7fd f87c 	bl	80034c8 <HAL_InitTick>
  return HAL_OK;
 80063d0:	2000      	movs	r0, #0
 80063d2:	e796      	b.n	8006302 <HAL_RCC_ClockConfig+0x2e>
  switch (tmpreg & RCC_CFGR_SWS)
 80063d4:	200c      	movs	r0, #12
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80063d6:	4a1c      	ldr	r2, [pc, #112]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 80063d8:	4921      	ldr	r1, [pc, #132]	@ (8006460 <HAL_RCC_ClockConfig+0x18c>)
 80063da:	6853      	ldr	r3, [r2, #4]
 80063dc:	400b      	ands	r3, r1
 80063de:	68e1      	ldr	r1, [r4, #12]
 80063e0:	430b      	orrs	r3, r1
 80063e2:	6053      	str	r3, [r2, #4]
  tmpreg = RCC->CFGR;
 80063e4:	4a18      	ldr	r2, [pc, #96]	@ (8006448 <HAL_RCC_ClockConfig+0x174>)
 80063e6:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80063e8:	4018      	ands	r0, r3
 80063ea:	2808      	cmp	r0, #8
 80063ec:	d1db      	bne.n	80063a6 <HAL_RCC_ClockConfig+0xd2>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80063ee:	210f      	movs	r1, #15
 80063f0:	0c98      	lsrs	r0, r3, #18
 80063f2:	4c1c      	ldr	r4, [pc, #112]	@ (8006464 <HAL_RCC_ClockConfig+0x190>)
 80063f4:	4008      	ands	r0, r1
 80063f6:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80063f8:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 80063fa:	4a1b      	ldr	r2, [pc, #108]	@ (8006468 <HAL_RCC_ClockConfig+0x194>)
 80063fc:	4001      	ands	r1, r0
 80063fe:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006400:	22c0      	movs	r2, #192	@ 0xc0
 8006402:	2080      	movs	r0, #128	@ 0x80
 8006404:	0252      	lsls	r2, r2, #9
 8006406:	4013      	ands	r3, r2
 8006408:	0240      	lsls	r0, r0, #9
 800640a:	4283      	cmp	r3, r0
 800640c:	d001      	beq.n	8006412 <HAL_RCC_ClockConfig+0x13e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800640e:	4293      	cmp	r3, r2
 8006410:	d00e      	beq.n	8006430 <HAL_RCC_ClockConfig+0x15c>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006412:	4810      	ldr	r0, [pc, #64]	@ (8006454 <HAL_RCC_ClockConfig+0x180>)
 8006414:	f7f9 fe80 	bl	8000118 <__udivsi3>
 8006418:	4360      	muls	r0, r4
 800641a:	e7cd      	b.n	80063b8 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	019b      	lsls	r3, r3, #6
 8006420:	d492      	bmi.n	8006348 <HAL_RCC_ClockConfig+0x74>
 8006422:	e76d      	b.n	8006300 <HAL_RCC_ClockConfig+0x2c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	039b      	lsls	r3, r3, #14
 8006428:	d48e      	bmi.n	8006348 <HAL_RCC_ClockConfig+0x74>
 800642a:	e769      	b.n	8006300 <HAL_RCC_ClockConfig+0x2c>
        return HAL_TIMEOUT;
 800642c:	2003      	movs	r0, #3
 800642e:	e768      	b.n	8006302 <HAL_RCC_ClockConfig+0x2e>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006430:	480e      	ldr	r0, [pc, #56]	@ (800646c <HAL_RCC_ClockConfig+0x198>)
 8006432:	f7f9 fe71 	bl	8000118 <__udivsi3>
 8006436:	4360      	muls	r0, r4
 8006438:	e7be      	b.n	80063b8 <HAL_RCC_ClockConfig+0xe4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800643a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800643c:	039b      	lsls	r3, r3, #14
 800643e:	d483      	bmi.n	8006348 <HAL_RCC_ClockConfig+0x74>
 8006440:	e75e      	b.n	8006300 <HAL_RCC_ClockConfig+0x2c>
 8006442:	46c0      	nop			@ (mov r8, r8)
 8006444:	40022000 	.word	0x40022000
 8006448:	40021000 	.word	0x40021000
 800644c:	00001388 	.word	0x00001388
 8006450:	02625a00 	.word	0x02625a00
 8006454:	007a1200 	.word	0x007a1200
 8006458:	080092c4 	.word	0x080092c4
 800645c:	200001f8 	.word	0x200001f8
 8006460:	fffff8ff 	.word	0xfffff8ff
 8006464:	080092e4 	.word	0x080092e4
 8006468:	080092d4 	.word	0x080092d4
 800646c:	02dc6c00 	.word	0x02dc6c00

08006470 <HAL_RCC_GetSysClockFreq>:
  switch (tmpreg & RCC_CFGR_SWS)
 8006470:	200c      	movs	r0, #12
  tmpreg = RCC->CFGR;
 8006472:	4a16      	ldr	r2, [pc, #88]	@ (80064cc <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8006474:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8006476:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8006478:	4018      	ands	r0, r3
 800647a:	2808      	cmp	r0, #8
 800647c:	d009      	beq.n	8006492 <HAL_RCC_GetSysClockFreq+0x22>
      sysclockfreq = HSE_VALUE;
 800647e:	380c      	subs	r0, #12
 8006480:	4243      	negs	r3, r0
 8006482:	4158      	adcs	r0, r3
 8006484:	4b12      	ldr	r3, [pc, #72]	@ (80064d0 <HAL_RCC_GetSysClockFreq+0x60>)
 8006486:	4240      	negs	r0, r0
 8006488:	4018      	ands	r0, r3
 800648a:	4b12      	ldr	r3, [pc, #72]	@ (80064d4 <HAL_RCC_GetSysClockFreq+0x64>)
 800648c:	469c      	mov	ip, r3
 800648e:	4460      	add	r0, ip
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8006490:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8006492:	210f      	movs	r1, #15
 8006494:	0c98      	lsrs	r0, r3, #18
 8006496:	4c10      	ldr	r4, [pc, #64]	@ (80064d8 <HAL_RCC_GetSysClockFreq+0x68>)
 8006498:	4008      	ands	r0, r1
 800649a:	5c24      	ldrb	r4, [r4, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800649c:	6ad0      	ldr	r0, [r2, #44]	@ 0x2c
 800649e:	4a0f      	ldr	r2, [pc, #60]	@ (80064dc <HAL_RCC_GetSysClockFreq+0x6c>)
 80064a0:	4001      	ands	r1, r0
 80064a2:	5c51      	ldrb	r1, [r2, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80064a4:	22c0      	movs	r2, #192	@ 0xc0
 80064a6:	2080      	movs	r0, #128	@ 0x80
 80064a8:	0252      	lsls	r2, r2, #9
 80064aa:	4013      	ands	r3, r2
 80064ac:	0240      	lsls	r0, r0, #9
 80064ae:	4283      	cmp	r3, r0
 80064b0:	d001      	beq.n	80064b6 <HAL_RCC_GetSysClockFreq+0x46>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d004      	beq.n	80064c0 <HAL_RCC_GetSysClockFreq+0x50>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80064b6:	4807      	ldr	r0, [pc, #28]	@ (80064d4 <HAL_RCC_GetSysClockFreq+0x64>)
 80064b8:	f7f9 fe2e 	bl	8000118 <__udivsi3>
 80064bc:	4360      	muls	r0, r4
 80064be:	e7e7      	b.n	8006490 <HAL_RCC_GetSysClockFreq+0x20>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80064c0:	4807      	ldr	r0, [pc, #28]	@ (80064e0 <HAL_RCC_GetSysClockFreq+0x70>)
 80064c2:	f7f9 fe29 	bl	8000118 <__udivsi3>
 80064c6:	4360      	muls	r0, r4
 80064c8:	e7e2      	b.n	8006490 <HAL_RCC_GetSysClockFreq+0x20>
 80064ca:	46c0      	nop			@ (mov r8, r8)
 80064cc:	40021000 	.word	0x40021000
 80064d0:	02625a00 	.word	0x02625a00
 80064d4:	007a1200 	.word	0x007a1200
 80064d8:	080092e4 	.word	0x080092e4
 80064dc:	080092d4 	.word	0x080092d4
 80064e0:	02dc6c00 	.word	0x02dc6c00

080064e4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80064e4:	4b04      	ldr	r3, [pc, #16]	@ (80064f8 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80064e6:	4a05      	ldr	r2, [pc, #20]	@ (80064fc <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	4905      	ldr	r1, [pc, #20]	@ (8006500 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80064ec:	055b      	lsls	r3, r3, #21
 80064ee:	0f5b      	lsrs	r3, r3, #29
 80064f0:	5ccb      	ldrb	r3, [r1, r3]
 80064f2:	6810      	ldr	r0, [r2, #0]
 80064f4:	40d8      	lsrs	r0, r3
}    
 80064f6:	4770      	bx	lr
 80064f8:	40021000 	.word	0x40021000
 80064fc:	200001f8 	.word	0x200001f8
 8006500:	080092bc 	.word	0x080092bc

08006504 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006506:	46ce      	mov	lr, r9
 8006508:	4647      	mov	r7, r8
 800650a:	b580      	push	{r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800650c:	6803      	ldr	r3, [r0, #0]
{
 800650e:	0004      	movs	r4, r0
 8006510:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006512:	03da      	lsls	r2, r3, #15
 8006514:	d530      	bpl.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x74>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006516:	2280      	movs	r2, #128	@ 0x80
 8006518:	4b4e      	ldr	r3, [pc, #312]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800651a:	0552      	lsls	r2, r2, #21
 800651c:	69d9      	ldr	r1, [r3, #28]
    FlagStatus       pwrclkchanged = RESET;
 800651e:	2700      	movs	r7, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006520:	4211      	tst	r1, r2
 8006522:	d05d      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006524:	2680      	movs	r6, #128	@ 0x80
 8006526:	4d4c      	ldr	r5, [pc, #304]	@ (8006658 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8006528:	0076      	lsls	r6, r6, #1
 800652a:	682b      	ldr	r3, [r5, #0]
 800652c:	4233      	tst	r3, r6
 800652e:	d065      	beq.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0xf8>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006530:	4d48      	ldr	r5, [pc, #288]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006532:	23c0      	movs	r3, #192	@ 0xc0
 8006534:	6a2a      	ldr	r2, [r5, #32]
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	0010      	movs	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800653a:	6861      	ldr	r1, [r4, #4]
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800653c:	4018      	ands	r0, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800653e:	421a      	tst	r2, r3
 8006540:	d011      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006542:	400b      	ands	r3, r1
 8006544:	4283      	cmp	r3, r0
 8006546:	d00e      	beq.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006548:	2080      	movs	r0, #128	@ 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800654a:	6a2b      	ldr	r3, [r5, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800654c:	6a2e      	ldr	r6, [r5, #32]
 800654e:	0240      	lsls	r0, r0, #9
 8006550:	4330      	orrs	r0, r6
 8006552:	6228      	str	r0, [r5, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006554:	6a28      	ldr	r0, [r5, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006556:	4a41      	ldr	r2, [pc, #260]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x158>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006558:	4e41      	ldr	r6, [pc, #260]	@ (8006660 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800655a:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800655c:	4030      	ands	r0, r6
 800655e:	6228      	str	r0, [r5, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006560:	622a      	str	r2, [r5, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006562:	07db      	lsls	r3, r3, #31
 8006564:	d462      	bmi.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x128>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006566:	4a3b      	ldr	r2, [pc, #236]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006568:	483c      	ldr	r0, [pc, #240]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800656a:	6a13      	ldr	r3, [r2, #32]
 800656c:	4003      	ands	r3, r0
 800656e:	430b      	orrs	r3, r1
 8006570:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006572:	2f01      	cmp	r7, #1
 8006574:	d054      	beq.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x11c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006576:	6823      	ldr	r3, [r4, #0]
 8006578:	07da      	lsls	r2, r3, #31
 800657a:	d506      	bpl.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800657c:	2003      	movs	r0, #3
 800657e:	4935      	ldr	r1, [pc, #212]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006580:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006582:	4382      	bics	r2, r0
 8006584:	68a0      	ldr	r0, [r4, #8]
 8006586:	4302      	orrs	r2, r0
 8006588:	630a      	str	r2, [r1, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800658a:	079a      	lsls	r2, r3, #30
 800658c:	d506      	bpl.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800658e:	4931      	ldr	r1, [pc, #196]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8006590:	4834      	ldr	r0, [pc, #208]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006592:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006594:	4002      	ands	r2, r0
 8006596:	68e0      	ldr	r0, [r4, #12]
 8006598:	4302      	orrs	r2, r0
 800659a:	630a      	str	r2, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800659c:	069a      	lsls	r2, r3, #26
 800659e:	d506      	bpl.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80065a0:	2010      	movs	r0, #16
 80065a2:	492c      	ldr	r1, [pc, #176]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80065a4:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80065a6:	4382      	bics	r2, r0
 80065a8:	6920      	ldr	r0, [r4, #16]
 80065aa:	4302      	orrs	r2, r0
 80065ac:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80065ae:	039a      	lsls	r2, r3, #14
 80065b0:	d506      	bpl.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0xbc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065b2:	2080      	movs	r0, #128	@ 0x80
 80065b4:	4927      	ldr	r1, [pc, #156]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80065b6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80065b8:	4382      	bics	r2, r0
 80065ba:	69a0      	ldr	r0, [r4, #24]
 80065bc:	4302      	orrs	r2, r0
 80065be:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80065c0:	055b      	lsls	r3, r3, #21
 80065c2:	d405      	bmi.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 80065c4:	2000      	movs	r0, #0
}
 80065c6:	b003      	add	sp, #12
 80065c8:	bcc0      	pop	{r6, r7}
 80065ca:	46b9      	mov	r9, r7
 80065cc:	46b0      	mov	r8, r6
 80065ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80065d0:	2140      	movs	r1, #64	@ 0x40
 80065d2:	4a20      	ldr	r2, [pc, #128]	@ (8006654 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80065d4:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80065d6:	438b      	bics	r3, r1
 80065d8:	6961      	ldr	r1, [r4, #20]
 80065da:	430b      	orrs	r3, r1
 80065dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80065de:	e7f1      	b.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e0:	2680      	movs	r6, #128	@ 0x80
    __HAL_RCC_PWR_CLK_ENABLE();
 80065e2:	69d9      	ldr	r1, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e4:	4d1c      	ldr	r5, [pc, #112]	@ (8006658 <HAL_RCCEx_PeriphCLKConfig+0x154>)
    __HAL_RCC_PWR_CLK_ENABLE();
 80065e6:	4311      	orrs	r1, r2
 80065e8:	61d9      	str	r1, [r3, #28]
 80065ea:	69db      	ldr	r3, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ec:	0076      	lsls	r6, r6, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 80065ee:	4013      	ands	r3, r2
 80065f0:	9301      	str	r3, [sp, #4]
 80065f2:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065f4:	682b      	ldr	r3, [r5, #0]
      pwrclkchanged = SET;
 80065f6:	3701      	adds	r7, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065f8:	4233      	tst	r3, r6
 80065fa:	d199      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065fc:	682b      	ldr	r3, [r5, #0]
 80065fe:	4333      	orrs	r3, r6
 8006600:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8006602:	f7fc ffa3 	bl	800354c <HAL_GetTick>
 8006606:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	4233      	tst	r3, r6
 800660c:	d000      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800660e:	e78f      	b.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x2c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006610:	f7fc ff9c 	bl	800354c <HAL_GetTick>
 8006614:	4643      	mov	r3, r8
 8006616:	1ac0      	subs	r0, r0, r3
 8006618:	2864      	cmp	r0, #100	@ 0x64
 800661a:	d9f5      	bls.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x104>
          return HAL_TIMEOUT;
 800661c:	2003      	movs	r0, #3
 800661e:	e7d2      	b.n	80065c6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006620:	69d3      	ldr	r3, [r2, #28]
 8006622:	4911      	ldr	r1, [pc, #68]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006624:	400b      	ands	r3, r1
 8006626:	61d3      	str	r3, [r2, #28]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006628:	6823      	ldr	r3, [r4, #0]
 800662a:	e7a5      	b.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x74>
        tickstart = HAL_GetTick();
 800662c:	f7fc ff8e 	bl	800354c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006630:	2302      	movs	r3, #2
 8006632:	4698      	mov	r8, r3
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006634:	4b0d      	ldr	r3, [pc, #52]	@ (800666c <HAL_RCCEx_PeriphCLKConfig+0x168>)
        tickstart = HAL_GetTick();
 8006636:	0006      	movs	r6, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006638:	4699      	mov	r9, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800663a:	e004      	b.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x142>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800663c:	f7fc ff86 	bl	800354c <HAL_GetTick>
 8006640:	1b80      	subs	r0, r0, r6
 8006642:	4548      	cmp	r0, r9
 8006644:	d8ea      	bhi.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x118>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006646:	4642      	mov	r2, r8
 8006648:	6a2b      	ldr	r3, [r5, #32]
 800664a:	421a      	tst	r2, r3
 800664c:	d0f6      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x138>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800664e:	6861      	ldr	r1, [r4, #4]
 8006650:	e789      	b.n	8006566 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006652:	46c0      	nop			@ (mov r8, r8)
 8006654:	40021000 	.word	0x40021000
 8006658:	40007000 	.word	0x40007000
 800665c:	fffffcff 	.word	0xfffffcff
 8006660:	fffeffff 	.word	0xfffeffff
 8006664:	fffcffff 	.word	0xfffcffff
 8006668:	efffffff 	.word	0xefffffff
 800666c:	00001388 	.word	0x00001388

08006670 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006672:	46de      	mov	lr, fp
 8006674:	4657      	mov	r7, sl
 8006676:	464e      	mov	r6, r9
 8006678:	4645      	mov	r5, r8
 800667a:	0004      	movs	r4, r0
 800667c:	b5e0      	push	{r5, r6, r7, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800667e:	2800      	cmp	r0, #0
 8006680:	d100      	bne.n	8006684 <HAL_SPI_Init+0x14>
 8006682:	e093      	b.n	80067ac <HAL_SPI_Init+0x13c>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006684:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 8006686:	2d00      	cmp	r5, #0
 8006688:	d069      	beq.n	800675e <HAL_SPI_Init+0xee>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800668a:	2300      	movs	r3, #0
 800668c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800668e:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006690:	2300      	movs	r3, #0
 8006692:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006694:	335d      	adds	r3, #93	@ 0x5d
 8006696:	5ce3      	ldrb	r3, [r4, r3]
 8006698:	b2da      	uxtb	r2, r3
 800669a:	2b00      	cmp	r3, #0
 800669c:	d06c      	beq.n	8006778 <HAL_SPI_Init+0x108>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800669e:	235d      	movs	r3, #93	@ 0x5d
 80066a0:	2202      	movs	r2, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80066a2:	2140      	movs	r1, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 80066a4:	54e2      	strb	r2, [r4, r3]
  __HAL_SPI_DISABLE(hspi);
 80066a6:	6822      	ldr	r2, [r4, #0]
 80066a8:	6813      	ldr	r3, [r2, #0]
 80066aa:	438b      	bics	r3, r1
 80066ac:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066ae:	23e0      	movs	r3, #224	@ 0xe0
 80066b0:	68e1      	ldr	r1, [r4, #12]
 80066b2:	00db      	lsls	r3, r3, #3
 80066b4:	4299      	cmp	r1, r3
 80066b6:	d866      	bhi.n	8006786 <HAL_SPI_Init+0x116>
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80066b8:	d000      	beq.n	80066bc <HAL_SPI_Init+0x4c>
 80066ba:	e070      	b.n	800679e <HAL_SPI_Init+0x12e>
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066bc:	2380      	movs	r3, #128	@ 0x80
 80066be:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80066c0:	019b      	lsls	r3, r3, #6
 80066c2:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80066c4:	2380      	movs	r3, #128	@ 0x80
 80066c6:	015b      	lsls	r3, r3, #5
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066c8:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80066ca:	469b      	mov	fp, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066cc:	2682      	movs	r6, #130	@ 0x82
 80066ce:	2784      	movs	r7, #132	@ 0x84
 80066d0:	6863      	ldr	r3, [r4, #4]
 80066d2:	0076      	lsls	r6, r6, #1
 80066d4:	4033      	ands	r3, r6
 80066d6:	68a6      	ldr	r6, [r4, #8]
 80066d8:	023f      	lsls	r7, r7, #8
 80066da:	403e      	ands	r6, r7
 80066dc:	2702      	movs	r7, #2
 80066de:	4333      	orrs	r3, r6
 80066e0:	6926      	ldr	r6, [r4, #16]
 80066e2:	69a0      	ldr	r0, [r4, #24]
 80066e4:	403e      	ands	r6, r7
 80066e6:	4333      	orrs	r3, r6
 80066e8:	2601      	movs	r6, #1
 80066ea:	6967      	ldr	r7, [r4, #20]
 80066ec:	46b2      	mov	sl, r6
 80066ee:	4037      	ands	r7, r6
 80066f0:	433b      	orrs	r3, r7
 80066f2:	2780      	movs	r7, #128	@ 0x80
 80066f4:	00bf      	lsls	r7, r7, #2
 80066f6:	4007      	ands	r7, r0
 80066f8:	433b      	orrs	r3, r7
 80066fa:	69e7      	ldr	r7, [r4, #28]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80066fc:	0c00      	lsrs	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066fe:	46b8      	mov	r8, r7
 8006700:	2738      	movs	r7, #56	@ 0x38
 8006702:	46b9      	mov	r9, r7
 8006704:	4647      	mov	r7, r8
 8006706:	464e      	mov	r6, r9
 8006708:	4037      	ands	r7, r6
 800670a:	6a26      	ldr	r6, [r4, #32]
 800670c:	433b      	orrs	r3, r7
 800670e:	46b0      	mov	r8, r6
 8006710:	2680      	movs	r6, #128	@ 0x80
 8006712:	4647      	mov	r7, r8
 8006714:	4037      	ands	r7, r6
 8006716:	4666      	mov	r6, ip
 8006718:	433b      	orrs	r3, r7
 800671a:	4333      	orrs	r3, r6
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800671c:	2608      	movs	r6, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800671e:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006720:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006722:	4033      	ands	r3, r6
 8006724:	26f0      	movs	r6, #240	@ 0xf0
 8006726:	0136      	lsls	r6, r6, #4
 8006728:	4031      	ands	r1, r6
 800672a:	4319      	orrs	r1, r3
 800672c:	2304      	movs	r3, #4
 800672e:	4003      	ands	r3, r0
 8006730:	4319      	orrs	r1, r3
 8006732:	2310      	movs	r3, #16
 8006734:	402b      	ands	r3, r5
 8006736:	4319      	orrs	r1, r3
 8006738:	465b      	mov	r3, fp
 800673a:	4319      	orrs	r1, r3
 800673c:	6051      	str	r1, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800673e:	69d3      	ldr	r3, [r2, #28]
 8006740:	491d      	ldr	r1, [pc, #116]	@ (80067b8 <HAL_SPI_Init+0x148>)
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;

  return HAL_OK;
 8006742:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006744:	400b      	ands	r3, r1
 8006746:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006748:	2300      	movs	r3, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800674a:	4652      	mov	r2, sl
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800674c:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800674e:	335d      	adds	r3, #93	@ 0x5d
 8006750:	54e2      	strb	r2, [r4, r3]
}
 8006752:	bcf0      	pop	{r4, r5, r6, r7}
 8006754:	46bb      	mov	fp, r7
 8006756:	46b2      	mov	sl, r6
 8006758:	46a9      	mov	r9, r5
 800675a:	46a0      	mov	r8, r4
 800675c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800675e:	2382      	movs	r3, #130	@ 0x82
 8006760:	6842      	ldr	r2, [r0, #4]
 8006762:	005b      	lsls	r3, r3, #1
 8006764:	429a      	cmp	r2, r3
 8006766:	d093      	beq.n	8006690 <HAL_SPI_Init+0x20>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006768:	2300      	movs	r3, #0
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800676a:	61c5      	str	r5, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800676c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800676e:	335d      	adds	r3, #93	@ 0x5d
 8006770:	5ce3      	ldrb	r3, [r4, r3]
 8006772:	b2da      	uxtb	r2, r3
 8006774:	2b00      	cmp	r3, #0
 8006776:	d192      	bne.n	800669e <HAL_SPI_Init+0x2e>
    hspi->Lock = HAL_UNLOCKED;
 8006778:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800677a:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800677c:	54e2      	strb	r2, [r4, r3]
    HAL_SPI_MspInit(hspi);
 800677e:	f7fc fb33 	bl	8002de8 <HAL_SPI_MspInit>
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006782:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8006784:	e78b      	b.n	800669e <HAL_SPI_Init+0x2e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006786:	23f0      	movs	r3, #240	@ 0xf0
 8006788:	011b      	lsls	r3, r3, #4
 800678a:	4299      	cmp	r1, r3
 800678c:	d110      	bne.n	80067b0 <HAL_SPI_Init+0x140>
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800678e:	2380      	movs	r3, #128	@ 0x80
 8006790:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8006792:	019b      	lsls	r3, r3, #6
 8006794:	4018      	ands	r0, r3
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006796:	2300      	movs	r3, #0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006798:	4684      	mov	ip, r0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800679a:	469b      	mov	fp, r3
 800679c:	e796      	b.n	80066cc <HAL_SPI_Init+0x5c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800679e:	2380      	movs	r3, #128	@ 0x80
 80067a0:	015b      	lsls	r3, r3, #5
 80067a2:	469b      	mov	fp, r3
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80067a4:	2300      	movs	r3, #0
 80067a6:	469c      	mov	ip, r3
 80067a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80067aa:	e78f      	b.n	80066cc <HAL_SPI_Init+0x5c>
    return HAL_ERROR;
 80067ac:	2001      	movs	r0, #1
 80067ae:	e7d0      	b.n	8006752 <HAL_SPI_Init+0xe2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80067b0:	2300      	movs	r3, #0
 80067b2:	469b      	mov	fp, r3
 80067b4:	e7f6      	b.n	80067a4 <HAL_SPI_Init+0x134>
 80067b6:	46c0      	nop			@ (mov r8, r8)
 80067b8:	fffff7ff 	.word	0xfffff7ff

080067bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067be:	2401      	movs	r4, #1
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067c0:	2573      	movs	r5, #115	@ 0x73
  tmpccer = TIMx->CCER;
 80067c2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80067c4:	6a02      	ldr	r2, [r0, #32]
 80067c6:	43a2      	bics	r2, r4
 80067c8:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80067ca:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80067cc:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067ce:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067d0:	680d      	ldr	r5, [r1, #0]
 80067d2:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067d4:	2502      	movs	r5, #2
 80067d6:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067d8:	688d      	ldr	r5, [r1, #8]
 80067da:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067dc:	4d0e      	ldr	r5, [pc, #56]	@ (8006818 <TIM_OC1_SetConfig+0x5c>)
 80067de:	42a8      	cmp	r0, r5
 80067e0:	d008      	beq.n	80067f4 <TIM_OC1_SetConfig+0x38>
 80067e2:	4d0e      	ldr	r5, [pc, #56]	@ (800681c <TIM_OC1_SetConfig+0x60>)
 80067e4:	42a8      	cmp	r0, r5
 80067e6:	d005      	beq.n	80067f4 <TIM_OC1_SetConfig+0x38>
 80067e8:	4d0d      	ldr	r5, [pc, #52]	@ (8006820 <TIM_OC1_SetConfig+0x64>)
 80067ea:	42a8      	cmp	r0, r5
 80067ec:	d002      	beq.n	80067f4 <TIM_OC1_SetConfig+0x38>
 80067ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006824 <TIM_OC1_SetConfig+0x68>)
 80067f0:	42a8      	cmp	r0, r5
 80067f2:	d10b      	bne.n	800680c <TIM_OC1_SetConfig+0x50>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067f4:	2508      	movs	r5, #8
 80067f6:	43ab      	bics	r3, r5
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067f8:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067fa:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 80067fc:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80067fe:	2504      	movs	r5, #4
 8006800:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006802:	4d09      	ldr	r5, [pc, #36]	@ (8006828 <TIM_OC1_SetConfig+0x6c>)
 8006804:	4015      	ands	r5, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8006806:	694a      	ldr	r2, [r1, #20]
 8006808:	4332      	orrs	r2, r6
 800680a:	432a      	orrs	r2, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800680c:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800680e:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006810:	6184      	str	r4, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006812:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006814:	6203      	str	r3, [r0, #32]
}
 8006816:	bd70      	pop	{r4, r5, r6, pc}
 8006818:	40012c00 	.word	0x40012c00
 800681c:	40014000 	.word	0x40014000
 8006820:	40014400 	.word	0x40014400
 8006824:	40014800 	.word	0x40014800
 8006828:	fffffcff 	.word	0xfffffcff

0800682c <HAL_TIM_Base_Init>:
{
 800682c:	b570      	push	{r4, r5, r6, lr}
 800682e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8006830:	d069      	beq.n	8006906 <HAL_TIM_Base_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006832:	233d      	movs	r3, #61	@ 0x3d
 8006834:	5cc3      	ldrb	r3, [r0, r3]
 8006836:	b2da      	uxtb	r2, r3
 8006838:	2b00      	cmp	r3, #0
 800683a:	d056      	beq.n	80068ea <HAL_TIM_Base_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 800683c:	233d      	movs	r3, #61	@ 0x3d
 800683e:	2202      	movs	r2, #2
 8006840:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006842:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006844:	4e36      	ldr	r6, [pc, #216]	@ (8006920 <HAL_TIM_Base_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 8006846:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006848:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800684a:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800684c:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800684e:	42b3      	cmp	r3, r6
 8006850:	d019      	beq.n	8006886 <HAL_TIM_Base_Init+0x5a>
 8006852:	2680      	movs	r6, #128	@ 0x80
 8006854:	05f6      	lsls	r6, r6, #23
 8006856:	42b3      	cmp	r3, r6
 8006858:	d015      	beq.n	8006886 <HAL_TIM_Base_Init+0x5a>
 800685a:	4e32      	ldr	r6, [pc, #200]	@ (8006924 <HAL_TIM_Base_Init+0xf8>)
 800685c:	42b3      	cmp	r3, r6
 800685e:	d049      	beq.n	80068f4 <HAL_TIM_Base_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006860:	4e31      	ldr	r6, [pc, #196]	@ (8006928 <HAL_TIM_Base_Init+0xfc>)
 8006862:	42b3      	cmp	r3, r6
 8006864:	d04a      	beq.n	80068fc <HAL_TIM_Base_Init+0xd0>
 8006866:	4e31      	ldr	r6, [pc, #196]	@ (800692c <HAL_TIM_Base_Init+0x100>)
 8006868:	42b3      	cmp	r3, r6
 800686a:	d04e      	beq.n	800690a <HAL_TIM_Base_Init+0xde>
 800686c:	4e30      	ldr	r6, [pc, #192]	@ (8006930 <HAL_TIM_Base_Init+0x104>)
 800686e:	42b3      	cmp	r3, r6
 8006870:	d04b      	beq.n	800690a <HAL_TIM_Base_Init+0xde>
 8006872:	4e30      	ldr	r6, [pc, #192]	@ (8006934 <HAL_TIM_Base_Init+0x108>)
 8006874:	42b3      	cmp	r3, r6
 8006876:	d048      	beq.n	800690a <HAL_TIM_Base_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006878:	2680      	movs	r6, #128	@ 0x80
 800687a:	43b2      	bics	r2, r6
 800687c:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800687e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006880:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006882:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006884:	e012      	b.n	80068ac <HAL_TIM_Base_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006886:	2670      	movs	r6, #112	@ 0x70
 8006888:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 800688a:	68a6      	ldr	r6, [r4, #8]
 800688c:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800688e:	4e2a      	ldr	r6, [pc, #168]	@ (8006938 <HAL_TIM_Base_Init+0x10c>)
 8006890:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006892:	6926      	ldr	r6, [r4, #16]
 8006894:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006896:	2680      	movs	r6, #128	@ 0x80
 8006898:	43b2      	bics	r2, r6
 800689a:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800689c:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800689e:	4a20      	ldr	r2, [pc, #128]	@ (8006920 <HAL_TIM_Base_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068a0:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80068a2:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d101      	bne.n	80068ac <HAL_TIM_Base_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 80068a8:	6962      	ldr	r2, [r4, #20]
 80068aa:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 80068ac:	2201      	movs	r2, #1
 80068ae:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80068b0:	6919      	ldr	r1, [r3, #16]
 80068b2:	420a      	tst	r2, r1
 80068b4:	d002      	beq.n	80068bc <HAL_TIM_Base_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80068b6:	6919      	ldr	r1, [r3, #16]
 80068b8:	4391      	bics	r1, r2
 80068ba:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068bc:	2301      	movs	r3, #1
 80068be:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 80068c0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c4:	3a08      	subs	r2, #8
 80068c6:	54a3      	strb	r3, [r4, r2]
 80068c8:	3201      	adds	r2, #1
 80068ca:	54a3      	strb	r3, [r4, r2]
 80068cc:	3201      	adds	r2, #1
 80068ce:	54a3      	strb	r3, [r4, r2]
 80068d0:	3201      	adds	r2, #1
 80068d2:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068d4:	3201      	adds	r2, #1
 80068d6:	54a3      	strb	r3, [r4, r2]
 80068d8:	3201      	adds	r2, #1
 80068da:	54a3      	strb	r3, [r4, r2]
 80068dc:	3201      	adds	r2, #1
 80068de:	54a3      	strb	r3, [r4, r2]
 80068e0:	3201      	adds	r2, #1
 80068e2:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80068e4:	3a08      	subs	r2, #8
 80068e6:	54a3      	strb	r3, [r4, r2]
}
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80068ea:	333c      	adds	r3, #60	@ 0x3c
 80068ec:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80068ee:	f7fc fc07 	bl	8003100 <HAL_TIM_Base_MspInit>
 80068f2:	e7a3      	b.n	800683c <HAL_TIM_Base_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068f4:	2670      	movs	r6, #112	@ 0x70
 80068f6:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80068f8:	68a6      	ldr	r6, [r4, #8]
 80068fa:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80068fc:	4e0e      	ldr	r6, [pc, #56]	@ (8006938 <HAL_TIM_Base_Init+0x10c>)
 80068fe:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006900:	6926      	ldr	r6, [r4, #16]
 8006902:	4332      	orrs	r2, r6
 8006904:	e7b8      	b.n	8006878 <HAL_TIM_Base_Init+0x4c>
    return HAL_ERROR;
 8006906:	2001      	movs	r0, #1
 8006908:	e7ee      	b.n	80068e8 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 800690a:	4e0b      	ldr	r6, [pc, #44]	@ (8006938 <HAL_TIM_Base_Init+0x10c>)
 800690c:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800690e:	6926      	ldr	r6, [r4, #16]
 8006910:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006912:	2680      	movs	r6, #128	@ 0x80
 8006914:	43b2      	bics	r2, r6
 8006916:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006918:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800691a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800691c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800691e:	e7c3      	b.n	80068a8 <HAL_TIM_Base_Init+0x7c>
 8006920:	40012c00 	.word	0x40012c00
 8006924:	40000400 	.word	0x40000400
 8006928:	40002000 	.word	0x40002000
 800692c:	40014000 	.word	0x40014000
 8006930:	40014400 	.word	0x40014400
 8006934:	40014800 	.word	0x40014800
 8006938:	fffffcff 	.word	0xfffffcff

0800693c <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800693c:	213d      	movs	r1, #61	@ 0x3d
{
 800693e:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8006940:	5c42      	ldrb	r2, [r0, r1]
{
 8006942:	0003      	movs	r3, r0
  if (htim->State != HAL_TIM_STATE_READY)
 8006944:	b2d4      	uxtb	r4, r2
    return HAL_ERROR;
 8006946:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 8006948:	2a01      	cmp	r2, #1
 800694a:	d113      	bne.n	8006974 <HAL_TIM_Base_Start+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 800694c:	3201      	adds	r2, #1
 800694e:	545a      	strb	r2, [r3, r1]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a0e      	ldr	r2, [pc, #56]	@ (800698c <HAL_TIM_Base_Start+0x50>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d00e      	beq.n	8006976 <HAL_TIM_Base_Start+0x3a>
 8006958:	2280      	movs	r2, #128	@ 0x80
 800695a:	05d2      	lsls	r2, r2, #23
 800695c:	4293      	cmp	r3, r2
 800695e:	d00a      	beq.n	8006976 <HAL_TIM_Base_Start+0x3a>
 8006960:	4a0b      	ldr	r2, [pc, #44]	@ (8006990 <HAL_TIM_Base_Start+0x54>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d007      	beq.n	8006976 <HAL_TIM_Base_Start+0x3a>
 8006966:	4a0b      	ldr	r2, [pc, #44]	@ (8006994 <HAL_TIM_Base_Start+0x58>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d004      	beq.n	8006976 <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	4322      	orrs	r2, r4
 8006970:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006972:	2000      	movs	r0, #0
}
 8006974:	bd10      	pop	{r4, pc}
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006976:	2207      	movs	r2, #7
 8006978:	6899      	ldr	r1, [r3, #8]
 800697a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800697c:	2a06      	cmp	r2, #6
 800697e:	d0f8      	beq.n	8006972 <HAL_TIM_Base_Start+0x36>
      __HAL_TIM_ENABLE(htim);
 8006980:	2101      	movs	r1, #1
 8006982:	681a      	ldr	r2, [r3, #0]
  return HAL_OK;
 8006984:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 8006986:	430a      	orrs	r2, r1
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	e7f3      	b.n	8006974 <HAL_TIM_Base_Start+0x38>
 800698c:	40012c00 	.word	0x40012c00
 8006990:	40000400 	.word	0x40000400
 8006994:	40014000 	.word	0x40014000

08006998 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8006998:	4770      	bx	lr
 800699a:	46c0      	nop			@ (mov r8, r8)

0800699c <HAL_TIM_PWM_Init>:
{
 800699c:	b570      	push	{r4, r5, r6, lr}
 800699e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80069a0:	d069      	beq.n	8006a76 <HAL_TIM_PWM_Init+0xda>
  if (htim->State == HAL_TIM_STATE_RESET)
 80069a2:	233d      	movs	r3, #61	@ 0x3d
 80069a4:	5cc3      	ldrb	r3, [r0, r3]
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d056      	beq.n	8006a5a <HAL_TIM_PWM_Init+0xbe>
  htim->State = HAL_TIM_STATE_BUSY;
 80069ac:	233d      	movs	r3, #61	@ 0x3d
 80069ae:	2202      	movs	r2, #2
 80069b0:	54e2      	strb	r2, [r4, r3]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069b2:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069b4:	4e36      	ldr	r6, [pc, #216]	@ (8006a90 <HAL_TIM_PWM_Init+0xf4>)
  tmpcr1 = TIMx->CR1;
 80069b6:	681a      	ldr	r2, [r3, #0]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069b8:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069ba:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80069bc:	6861      	ldr	r1, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80069be:	42b3      	cmp	r3, r6
 80069c0:	d019      	beq.n	80069f6 <HAL_TIM_PWM_Init+0x5a>
 80069c2:	2680      	movs	r6, #128	@ 0x80
 80069c4:	05f6      	lsls	r6, r6, #23
 80069c6:	42b3      	cmp	r3, r6
 80069c8:	d015      	beq.n	80069f6 <HAL_TIM_PWM_Init+0x5a>
 80069ca:	4e32      	ldr	r6, [pc, #200]	@ (8006a94 <HAL_TIM_PWM_Init+0xf8>)
 80069cc:	42b3      	cmp	r3, r6
 80069ce:	d049      	beq.n	8006a64 <HAL_TIM_PWM_Init+0xc8>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80069d0:	4e31      	ldr	r6, [pc, #196]	@ (8006a98 <HAL_TIM_PWM_Init+0xfc>)
 80069d2:	42b3      	cmp	r3, r6
 80069d4:	d04a      	beq.n	8006a6c <HAL_TIM_PWM_Init+0xd0>
 80069d6:	4e31      	ldr	r6, [pc, #196]	@ (8006a9c <HAL_TIM_PWM_Init+0x100>)
 80069d8:	42b3      	cmp	r3, r6
 80069da:	d04e      	beq.n	8006a7a <HAL_TIM_PWM_Init+0xde>
 80069dc:	4e30      	ldr	r6, [pc, #192]	@ (8006aa0 <HAL_TIM_PWM_Init+0x104>)
 80069de:	42b3      	cmp	r3, r6
 80069e0:	d04b      	beq.n	8006a7a <HAL_TIM_PWM_Init+0xde>
 80069e2:	4e30      	ldr	r6, [pc, #192]	@ (8006aa4 <HAL_TIM_PWM_Init+0x108>)
 80069e4:	42b3      	cmp	r3, r6
 80069e6:	d048      	beq.n	8006a7a <HAL_TIM_PWM_Init+0xde>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069e8:	2680      	movs	r6, #128	@ 0x80
 80069ea:	43b2      	bics	r2, r6
 80069ec:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80069ee:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069f0:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80069f2:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069f4:	e012      	b.n	8006a1c <HAL_TIM_PWM_Init+0x80>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069f6:	2670      	movs	r6, #112	@ 0x70
 80069f8:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 80069fa:	68a6      	ldr	r6, [r4, #8]
 80069fc:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80069fe:	4e2a      	ldr	r6, [pc, #168]	@ (8006aa8 <HAL_TIM_PWM_Init+0x10c>)
 8006a00:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a02:	6926      	ldr	r6, [r4, #16]
 8006a04:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a06:	2680      	movs	r6, #128	@ 0x80
 8006a08:	43b2      	bics	r2, r6
 8006a0a:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006a0c:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a0e:	4a20      	ldr	r2, [pc, #128]	@ (8006a90 <HAL_TIM_PWM_Init+0xf4>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a10:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006a12:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d101      	bne.n	8006a1c <HAL_TIM_PWM_Init+0x80>
    TIMx->RCR = Structure->RepetitionCounter;
 8006a18:	6962      	ldr	r2, [r4, #20]
 8006a1a:	631a      	str	r2, [r3, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	615a      	str	r2, [r3, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006a20:	6919      	ldr	r1, [r3, #16]
 8006a22:	420a      	tst	r2, r1
 8006a24:	d002      	beq.n	8006a2c <HAL_TIM_PWM_Init+0x90>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006a26:	6919      	ldr	r1, [r3, #16]
 8006a28:	4391      	bics	r1, r2
 8006a2a:	6119      	str	r1, [r3, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	2246      	movs	r2, #70	@ 0x46
  return HAL_OK;
 8006a30:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a32:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a34:	3a08      	subs	r2, #8
 8006a36:	54a3      	strb	r3, [r4, r2]
 8006a38:	3201      	adds	r2, #1
 8006a3a:	54a3      	strb	r3, [r4, r2]
 8006a3c:	3201      	adds	r2, #1
 8006a3e:	54a3      	strb	r3, [r4, r2]
 8006a40:	3201      	adds	r2, #1
 8006a42:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a44:	3201      	adds	r2, #1
 8006a46:	54a3      	strb	r3, [r4, r2]
 8006a48:	3201      	adds	r2, #1
 8006a4a:	54a3      	strb	r3, [r4, r2]
 8006a4c:	3201      	adds	r2, #1
 8006a4e:	54a3      	strb	r3, [r4, r2]
 8006a50:	3201      	adds	r2, #1
 8006a52:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 8006a54:	3a08      	subs	r2, #8
 8006a56:	54a3      	strb	r3, [r4, r2]
}
 8006a58:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8006a5a:	333c      	adds	r3, #60	@ 0x3c
 8006a5c:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_PWM_MspInit(htim);
 8006a5e:	f7ff ff9b 	bl	8006998 <HAL_TIM_PWM_MspInit>
 8006a62:	e7a3      	b.n	80069ac <HAL_TIM_PWM_Init+0x10>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006a64:	2670      	movs	r6, #112	@ 0x70
 8006a66:	43b2      	bics	r2, r6
    tmpcr1 |= Structure->CounterMode;
 8006a68:	68a6      	ldr	r6, [r4, #8]
 8006a6a:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a6c:	4e0e      	ldr	r6, [pc, #56]	@ (8006aa8 <HAL_TIM_PWM_Init+0x10c>)
 8006a6e:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a70:	6926      	ldr	r6, [r4, #16]
 8006a72:	4332      	orrs	r2, r6
 8006a74:	e7b8      	b.n	80069e8 <HAL_TIM_PWM_Init+0x4c>
    return HAL_ERROR;
 8006a76:	2001      	movs	r0, #1
 8006a78:	e7ee      	b.n	8006a58 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 &= ~TIM_CR1_CKD;
 8006a7a:	4e0b      	ldr	r6, [pc, #44]	@ (8006aa8 <HAL_TIM_PWM_Init+0x10c>)
 8006a7c:	4032      	ands	r2, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006a7e:	6926      	ldr	r6, [r4, #16]
 8006a80:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a82:	2680      	movs	r6, #128	@ 0x80
 8006a84:	43b2      	bics	r2, r6
 8006a86:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8006a88:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a8a:	62d8      	str	r0, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006a8c:	6299      	str	r1, [r3, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006a8e:	e7c3      	b.n	8006a18 <HAL_TIM_PWM_Init+0x7c>
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	40000400 	.word	0x40000400
 8006a98:	40002000 	.word	0x40002000
 8006a9c:	40014000 	.word	0x40014000
 8006aa0:	40014400 	.word	0x40014400
 8006aa4:	40014800 	.word	0x40014800
 8006aa8:	fffffcff 	.word	0xfffffcff

08006aac <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8006aac:	2900      	cmp	r1, #0
 8006aae:	d124      	bne.n	8006afa <HAL_TIM_PWM_Start+0x4e>
 8006ab0:	233e      	movs	r3, #62	@ 0x3e
 8006ab2:	5cc2      	ldrb	r2, [r0, r3]
 8006ab4:	2a01      	cmp	r2, #1
 8006ab6:	d128      	bne.n	8006b0a <HAL_TIM_PWM_Start+0x5e>
 8006ab8:	2202      	movs	r2, #2
 8006aba:	54c2      	strb	r2, [r0, r3]
 8006abc:	221f      	movs	r2, #31
 8006abe:	4011      	ands	r1, r2
 8006ac0:	3a1e      	subs	r2, #30
 8006ac2:	408a      	lsls	r2, r1
 8006ac4:	6803      	ldr	r3, [r0, #0]
 8006ac6:	6a19      	ldr	r1, [r3, #32]
 8006ac8:	4391      	bics	r1, r2
 8006aca:	6219      	str	r1, [r3, #32]
 8006acc:	6a19      	ldr	r1, [r3, #32]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	621a      	str	r2, [r3, #32]
 8006ad2:	4a1f      	ldr	r2, [pc, #124]	@ (8006b50 <HAL_TIM_PWM_Start+0xa4>)
 8006ad4:	4293      	cmp	r3, r2
 8006ad6:	d01a      	beq.n	8006b0e <HAL_TIM_PWM_Start+0x62>
 8006ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8006b54 <HAL_TIM_PWM_Start+0xa8>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d017      	beq.n	8006b0e <HAL_TIM_PWM_Start+0x62>
 8006ade:	4a1e      	ldr	r2, [pc, #120]	@ (8006b58 <HAL_TIM_PWM_Start+0xac>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d029      	beq.n	8006b38 <HAL_TIM_PWM_Start+0x8c>
 8006ae4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b5c <HAL_TIM_PWM_Start+0xb0>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d026      	beq.n	8006b38 <HAL_TIM_PWM_Start+0x8c>
 8006aea:	2280      	movs	r2, #128	@ 0x80
 8006aec:	05d2      	lsls	r2, r2, #23
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d012      	beq.n	8006b18 <HAL_TIM_PWM_Start+0x6c>
 8006af2:	4a1b      	ldr	r2, [pc, #108]	@ (8006b60 <HAL_TIM_PWM_Start+0xb4>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d114      	bne.n	8006b22 <HAL_TIM_PWM_Start+0x76>
 8006af8:	e00e      	b.n	8006b18 <HAL_TIM_PWM_Start+0x6c>
 8006afa:	2904      	cmp	r1, #4
 8006afc:	d017      	beq.n	8006b2e <HAL_TIM_PWM_Start+0x82>
 8006afe:	2908      	cmp	r1, #8
 8006b00:	d020      	beq.n	8006b44 <HAL_TIM_PWM_Start+0x98>
 8006b02:	2341      	movs	r3, #65	@ 0x41
 8006b04:	5cc2      	ldrb	r2, [r0, r3]
 8006b06:	2a01      	cmp	r2, #1
 8006b08:	d0d6      	beq.n	8006ab8 <HAL_TIM_PWM_Start+0xc>
 8006b0a:	2001      	movs	r0, #1
 8006b0c:	e00e      	b.n	8006b2c <HAL_TIM_PWM_Start+0x80>
 8006b0e:	2280      	movs	r2, #128	@ 0x80
 8006b10:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8006b12:	0212      	lsls	r2, r2, #8
 8006b14:	430a      	orrs	r2, r1
 8006b16:	645a      	str	r2, [r3, #68]	@ 0x44
 8006b18:	2207      	movs	r2, #7
 8006b1a:	6899      	ldr	r1, [r3, #8]
 8006b1c:	400a      	ands	r2, r1
 8006b1e:	2a06      	cmp	r2, #6
 8006b20:	d003      	beq.n	8006b2a <HAL_TIM_PWM_Start+0x7e>
 8006b22:	2101      	movs	r1, #1
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	430a      	orrs	r2, r1
 8006b28:	601a      	str	r2, [r3, #0]
 8006b2a:	2000      	movs	r0, #0
 8006b2c:	4770      	bx	lr
 8006b2e:	233f      	movs	r3, #63	@ 0x3f
 8006b30:	5cc2      	ldrb	r2, [r0, r3]
 8006b32:	2a01      	cmp	r2, #1
 8006b34:	d0c0      	beq.n	8006ab8 <HAL_TIM_PWM_Start+0xc>
 8006b36:	e7e8      	b.n	8006b0a <HAL_TIM_PWM_Start+0x5e>
 8006b38:	2280      	movs	r2, #128	@ 0x80
 8006b3a:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8006b3c:	0212      	lsls	r2, r2, #8
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	645a      	str	r2, [r3, #68]	@ 0x44
 8006b42:	e7ee      	b.n	8006b22 <HAL_TIM_PWM_Start+0x76>
 8006b44:	2340      	movs	r3, #64	@ 0x40
 8006b46:	5cc2      	ldrb	r2, [r0, r3]
 8006b48:	2a01      	cmp	r2, #1
 8006b4a:	d0b5      	beq.n	8006ab8 <HAL_TIM_PWM_Start+0xc>
 8006b4c:	e7dd      	b.n	8006b0a <HAL_TIM_PWM_Start+0x5e>
 8006b4e:	46c0      	nop			@ (mov r8, r8)
 8006b50:	40012c00 	.word	0x40012c00
 8006b54:	40014000 	.word	0x40014000
 8006b58:	40014400 	.word	0x40014400
 8006b5c:	40014800 	.word	0x40014800
 8006b60:	40000400 	.word	0x40000400

08006b64 <HAL_TIM_PWM_ConfigChannel>:
{
 8006b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8006b66:	233c      	movs	r3, #60	@ 0x3c
{
 8006b68:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8006b6a:	5cc1      	ldrb	r1, [r0, r3]
{
 8006b6c:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8006b6e:	2901      	cmp	r1, #1
 8006b70:	d100      	bne.n	8006b74 <HAL_TIM_PWM_ConfigChannel+0x10>
 8006b72:	e0df      	b.n	8006d34 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8006b74:	2101      	movs	r1, #1
 8006b76:	54c1      	strb	r1, [r0, r3]
  switch (Channel)
 8006b78:	2a08      	cmp	r2, #8
 8006b7a:	d100      	bne.n	8006b7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006b7c:	e09b      	b.n	8006cb6 <HAL_TIM_PWM_ConfigChannel+0x152>
 8006b7e:	d837      	bhi.n	8006bf0 <HAL_TIM_PWM_ConfigChannel+0x8c>
 8006b80:	2a00      	cmp	r2, #0
 8006b82:	d100      	bne.n	8006b86 <HAL_TIM_PWM_ConfigChannel+0x22>
 8006b84:	e084      	b.n	8006c90 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8006b86:	2a04      	cmp	r2, #4
 8006b88:	d167      	bne.n	8006c5a <HAL_TIM_PWM_ConfigChannel+0xf6>

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b8a:	2110      	movs	r1, #16
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b8c:	6803      	ldr	r3, [r0, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b8e:	4e6a      	ldr	r6, [pc, #424]	@ (8006d38 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpccer = TIMx->CCER;
 8006b90:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b92:	6a1a      	ldr	r2, [r3, #32]
 8006b94:	438a      	bics	r2, r1
 8006b96:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006b98:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8006b9a:	699a      	ldr	r2, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b9c:	4032      	ands	r2, r6

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b9e:	682e      	ldr	r6, [r5, #0]
 8006ba0:	0236      	lsls	r6, r6, #8
 8006ba2:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	4390      	bics	r0, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ba8:	68aa      	ldr	r2, [r5, #8]
 8006baa:	0112      	lsls	r2, r2, #4
 8006bac:	4302      	orrs	r2, r0

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006bae:	4863      	ldr	r0, [pc, #396]	@ (8006d3c <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8006bb0:	4283      	cmp	r3, r0
 8006bb2:	d05d      	beq.n	8006c70 <HAL_TIM_PWM_ConfigChannel+0x10c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bb4:	4862      	ldr	r0, [pc, #392]	@ (8006d40 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 8006bb6:	4283      	cmp	r3, r0
 8006bb8:	d062      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x11c>
 8006bba:	4862      	ldr	r0, [pc, #392]	@ (8006d44 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8006bbc:	4283      	cmp	r3, r0
 8006bbe:	d05f      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x11c>
 8006bc0:	4861      	ldr	r0, [pc, #388]	@ (8006d48 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8006bc2:	4283      	cmp	r3, r0
 8006bc4:	d05c      	beq.n	8006c80 <HAL_TIM_PWM_ConfigChannel+0x11c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bc6:	6059      	str	r1, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bc8:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006bca:	619e      	str	r6, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8006bcc:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bce:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006bd0:	2280      	movs	r2, #128	@ 0x80
 8006bd2:	6999      	ldr	r1, [r3, #24]
 8006bd4:	0112      	lsls	r2, r2, #4
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006bda:	699a      	ldr	r2, [r3, #24]
 8006bdc:	495b      	ldr	r1, [pc, #364]	@ (8006d4c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 8006bde:	2000      	movs	r0, #0
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006be0:	400a      	ands	r2, r1
 8006be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006be4:	692a      	ldr	r2, [r5, #16]
 8006be6:	6999      	ldr	r1, [r3, #24]
 8006be8:	0212      	lsls	r2, r2, #8
 8006bea:	430a      	orrs	r2, r1
 8006bec:	619a      	str	r2, [r3, #24]
      break;
 8006bee:	e035      	b.n	8006c5c <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 8006bf0:	2a0c      	cmp	r2, #12
 8006bf2:	d132      	bne.n	8006c5a <HAL_TIM_PWM_ConfigChannel+0xf6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006bf4:	6803      	ldr	r3, [r0, #0]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bf6:	4856      	ldr	r0, [pc, #344]	@ (8006d50 <HAL_TIM_PWM_ConfigChannel+0x1ec>)
  tmpccer = TIMx->CCER;
 8006bf8:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bfa:	6a1a      	ldr	r2, [r3, #32]
 8006bfc:	4002      	ands	r2, r0
 8006bfe:	621a      	str	r2, [r3, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c00:	484d      	ldr	r0, [pc, #308]	@ (8006d38 <HAL_TIM_PWM_ConfigChannel+0x1d4>)
  tmpcr2 =  TIMx->CR2;
 8006c02:	685e      	ldr	r6, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006c04:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c06:	4002      	ands	r2, r0

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c08:	6828      	ldr	r0, [r5, #0]
 8006c0a:	0200      	lsls	r0, r0, #8
 8006c0c:	4310      	orrs	r0, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c0e:	4a51      	ldr	r2, [pc, #324]	@ (8006d54 <HAL_TIM_PWM_ConfigChannel+0x1f0>)
 8006c10:	4011      	ands	r1, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c12:	68aa      	ldr	r2, [r5, #8]
 8006c14:	0312      	lsls	r2, r2, #12
 8006c16:	430a      	orrs	r2, r1

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c18:	4948      	ldr	r1, [pc, #288]	@ (8006d3c <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8006c1a:	428b      	cmp	r3, r1
 8006c1c:	d022      	beq.n	8006c64 <HAL_TIM_PWM_ConfigChannel+0x100>
 8006c1e:	4948      	ldr	r1, [pc, #288]	@ (8006d40 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 8006c20:	428b      	cmp	r3, r1
 8006c22:	d01f      	beq.n	8006c64 <HAL_TIM_PWM_ConfigChannel+0x100>
 8006c24:	4947      	ldr	r1, [pc, #284]	@ (8006d44 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8006c26:	428b      	cmp	r3, r1
 8006c28:	d01c      	beq.n	8006c64 <HAL_TIM_PWM_ConfigChannel+0x100>
 8006c2a:	4947      	ldr	r1, [pc, #284]	@ (8006d48 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8006c2c:	428b      	cmp	r3, r1
 8006c2e:	d019      	beq.n	8006c64 <HAL_TIM_PWM_ConfigChannel+0x100>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006c30:	6869      	ldr	r1, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8006c32:	605e      	str	r6, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006c34:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8006c36:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c38:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c3a:	2280      	movs	r2, #128	@ 0x80
 8006c3c:	69d9      	ldr	r1, [r3, #28]
 8006c3e:	0112      	lsls	r2, r2, #4
 8006c40:	430a      	orrs	r2, r1
 8006c42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c44:	69da      	ldr	r2, [r3, #28]
 8006c46:	4941      	ldr	r1, [pc, #260]	@ (8006d4c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  HAL_StatusTypeDef status = HAL_OK;
 8006c48:	2000      	movs	r0, #0
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c4a:	400a      	ands	r2, r1
 8006c4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c4e:	692a      	ldr	r2, [r5, #16]
 8006c50:	69d9      	ldr	r1, [r3, #28]
 8006c52:	0212      	lsls	r2, r2, #8
 8006c54:	430a      	orrs	r2, r1
 8006c56:	61da      	str	r2, [r3, #28]
      break;
 8006c58:	e000      	b.n	8006c5c <HAL_TIM_PWM_ConfigChannel+0xf8>
  switch (Channel)
 8006c5a:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8006c5c:	233c      	movs	r3, #60	@ 0x3c
 8006c5e:	2200      	movs	r2, #0
 8006c60:	54e2      	strb	r2, [r4, r3]
}
 8006c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006c64:	493c      	ldr	r1, [pc, #240]	@ (8006d58 <HAL_TIM_PWM_ConfigChannel+0x1f4>)
 8006c66:	4031      	ands	r1, r6
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006c68:	696e      	ldr	r6, [r5, #20]
 8006c6a:	01b6      	lsls	r6, r6, #6
 8006c6c:	430e      	orrs	r6, r1
 8006c6e:	e7df      	b.n	8006c30 <HAL_TIM_PWM_ConfigChannel+0xcc>
    tmpccer &= ~TIM_CCER_CC2NP;
 8006c70:	2080      	movs	r0, #128	@ 0x80
 8006c72:	4382      	bics	r2, r0
 8006c74:	0017      	movs	r7, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c76:	68ea      	ldr	r2, [r5, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c78:	3840      	subs	r0, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006c7a:	0112      	lsls	r2, r2, #4
 8006c7c:	433a      	orrs	r2, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8006c7e:	4382      	bics	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c80:	4836      	ldr	r0, [pc, #216]	@ (8006d5c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c82:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006c84:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006c86:	6969      	ldr	r1, [r5, #20]
 8006c88:	4339      	orrs	r1, r7
 8006c8a:	0089      	lsls	r1, r1, #2
 8006c8c:	4301      	orrs	r1, r0
 8006c8e:	e79a      	b.n	8006bc6 <HAL_TIM_PWM_ConfigChannel+0x62>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c90:	6806      	ldr	r6, [r0, #0]
 8006c92:	0029      	movs	r1, r5
 8006c94:	0030      	movs	r0, r6
 8006c96:	f7ff fd91 	bl	80067bc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c9a:	2208      	movs	r2, #8
 8006c9c:	69b3      	ldr	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8006c9e:	2000      	movs	r0, #0
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ca4:	69b3      	ldr	r3, [r6, #24]
 8006ca6:	3a04      	subs	r2, #4
 8006ca8:	4393      	bics	r3, r2
 8006caa:	61b3      	str	r3, [r6, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cac:	69b3      	ldr	r3, [r6, #24]
 8006cae:	692a      	ldr	r2, [r5, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	61b3      	str	r3, [r6, #24]
      break;
 8006cb4:	e7d2      	b.n	8006c5c <HAL_TIM_PWM_ConfigChannel+0xf8>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cb6:	2673      	movs	r6, #115	@ 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cb8:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cba:	4929      	ldr	r1, [pc, #164]	@ (8006d60 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
  tmpccer = TIMx->CCER;
 8006cbc:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006cbe:	6a1a      	ldr	r2, [r3, #32]
 8006cc0:	400a      	ands	r2, r1
 8006cc2:	621a      	str	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8006cc4:	6859      	ldr	r1, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8006cc6:	69da      	ldr	r2, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006cc8:	43b2      	bics	r2, r6
  tmpccmrx |= OC_Config->OCMode;
 8006cca:	682e      	ldr	r6, [r5, #0]
 8006ccc:	4316      	orrs	r6, r2
  tmpccer &= ~TIM_CCER_CC3P;
 8006cce:	4a25      	ldr	r2, [pc, #148]	@ (8006d64 <HAL_TIM_PWM_ConfigChannel+0x200>)
 8006cd0:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006cd2:	68aa      	ldr	r2, [r5, #8]
 8006cd4:	0212      	lsls	r2, r2, #8
 8006cd6:	4302      	orrs	r2, r0
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006cd8:	4818      	ldr	r0, [pc, #96]	@ (8006d3c <HAL_TIM_PWM_ConfigChannel+0x1d8>)
 8006cda:	4283      	cmp	r3, r0
 8006cdc:	d01b      	beq.n	8006d16 <HAL_TIM_PWM_ConfigChannel+0x1b2>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cde:	4818      	ldr	r0, [pc, #96]	@ (8006d40 <HAL_TIM_PWM_ConfigChannel+0x1dc>)
 8006ce0:	4283      	cmp	r3, r0
 8006ce2:	d01f      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006ce4:	4817      	ldr	r0, [pc, #92]	@ (8006d44 <HAL_TIM_PWM_ConfigChannel+0x1e0>)
 8006ce6:	4283      	cmp	r3, r0
 8006ce8:	d01c      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
 8006cea:	4817      	ldr	r0, [pc, #92]	@ (8006d48 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 8006cec:	4283      	cmp	r3, r0
 8006cee:	d019      	beq.n	8006d24 <HAL_TIM_PWM_ConfigChannel+0x1c0>
  TIMx->CR2 = tmpcr2;
 8006cf0:	6059      	str	r1, [r3, #4]
  TIMx->CCR3 = OC_Config->Pulse;
 8006cf2:	6869      	ldr	r1, [r5, #4]
  TIMx->CCMR2 = tmpccmrx;
 8006cf4:	61de      	str	r6, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8006cf6:	63d9      	str	r1, [r3, #60]	@ 0x3c
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cf8:	2108      	movs	r1, #8
  TIMx->CCER = tmpccer;
 8006cfa:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cfc:	69da      	ldr	r2, [r3, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfe:	2000      	movs	r0, #0
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d00:	430a      	orrs	r2, r1
 8006d02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d04:	69da      	ldr	r2, [r3, #28]
 8006d06:	3904      	subs	r1, #4
 8006d08:	438a      	bics	r2, r1
 8006d0a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d0c:	69da      	ldr	r2, [r3, #28]
 8006d0e:	6929      	ldr	r1, [r5, #16]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	61da      	str	r2, [r3, #28]
      break;
 8006d14:	e7a2      	b.n	8006c5c <HAL_TIM_PWM_ConfigChannel+0xf8>
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d16:	4814      	ldr	r0, [pc, #80]	@ (8006d68 <HAL_TIM_PWM_ConfigChannel+0x204>)
 8006d18:	4010      	ands	r0, r2
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d1a:	68ea      	ldr	r2, [r5, #12]
 8006d1c:	0212      	lsls	r2, r2, #8
 8006d1e:	4302      	orrs	r2, r0
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d20:	480a      	ldr	r0, [pc, #40]	@ (8006d4c <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8006d22:	4002      	ands	r2, r0
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d24:	4811      	ldr	r0, [pc, #68]	@ (8006d6c <HAL_TIM_PWM_ConfigChannel+0x208>)
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d26:	69af      	ldr	r7, [r5, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006d28:	4008      	ands	r0, r1
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006d2a:	6969      	ldr	r1, [r5, #20]
 8006d2c:	4339      	orrs	r1, r7
 8006d2e:	0109      	lsls	r1, r1, #4
 8006d30:	4301      	orrs	r1, r0
 8006d32:	e7dd      	b.n	8006cf0 <HAL_TIM_PWM_ConfigChannel+0x18c>
  __HAL_LOCK(htim);
 8006d34:	2002      	movs	r0, #2
 8006d36:	e794      	b.n	8006c62 <HAL_TIM_PWM_ConfigChannel+0xfe>
 8006d38:	ffff8cff 	.word	0xffff8cff
 8006d3c:	40012c00 	.word	0x40012c00
 8006d40:	40014000 	.word	0x40014000
 8006d44:	40014400 	.word	0x40014400
 8006d48:	40014800 	.word	0x40014800
 8006d4c:	fffffbff 	.word	0xfffffbff
 8006d50:	ffffefff 	.word	0xffffefff
 8006d54:	ffffdfff 	.word	0xffffdfff
 8006d58:	ffffbfff 	.word	0xffffbfff
 8006d5c:	fffff3ff 	.word	0xfffff3ff
 8006d60:	fffffeff 	.word	0xfffffeff
 8006d64:	fffffdff 	.word	0xfffffdff
 8006d68:	fffff7ff 	.word	0xfffff7ff
 8006d6c:	ffffcfff 	.word	0xffffcfff

08006d70 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006d70:	223c      	movs	r2, #60	@ 0x3c
{
 8006d72:	b570      	push	{r4, r5, r6, lr}
 8006d74:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8006d76:	5c80      	ldrb	r0, [r0, r2]
 8006d78:	2801      	cmp	r0, #1
 8006d7a:	d100      	bne.n	8006d7e <HAL_TIM_ConfigClockSource+0xe>
 8006d7c:	e06f      	b.n	8006e5e <HAL_TIM_ConfigClockSource+0xee>
 8006d7e:	2401      	movs	r4, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8006d80:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 8006d82:	549c      	strb	r4, [r3, r2]
  htim->State = HAL_TIM_STATE_BUSY;
 8006d84:	3201      	adds	r2, #1
 8006d86:	5498      	strb	r0, [r3, r2]
  tmpsmcr = htim->Instance->SMCR;
 8006d88:	681a      	ldr	r2, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d8a:	4d4e      	ldr	r5, [pc, #312]	@ (8006ec4 <HAL_TIM_ConfigClockSource+0x154>)
  tmpsmcr = htim->Instance->SMCR;
 8006d8c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d8e:	4028      	ands	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8006d90:	6090      	str	r0, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006d92:	6808      	ldr	r0, [r1, #0]
 8006d94:	2860      	cmp	r0, #96	@ 0x60
 8006d96:	d100      	bne.n	8006d9a <HAL_TIM_ConfigClockSource+0x2a>
 8006d98:	e07a      	b.n	8006e90 <HAL_TIM_ConfigClockSource+0x120>
 8006d9a:	d80b      	bhi.n	8006db4 <HAL_TIM_ConfigClockSource+0x44>
 8006d9c:	2840      	cmp	r0, #64	@ 0x40
 8006d9e:	d060      	beq.n	8006e62 <HAL_TIM_ConfigClockSource+0xf2>
 8006da0:	d829      	bhi.n	8006df6 <HAL_TIM_ConfigClockSource+0x86>
 8006da2:	2820      	cmp	r0, #32
 8006da4:	d053      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0xde>
 8006da6:	d850      	bhi.n	8006e4a <HAL_TIM_ConfigClockSource+0xda>
 8006da8:	2110      	movs	r1, #16
 8006daa:	0004      	movs	r4, r0
 8006dac:	438c      	bics	r4, r1
 8006dae:	d04e      	beq.n	8006e4e <HAL_TIM_ConfigClockSource+0xde>
      status = HAL_ERROR;
 8006db0:	2001      	movs	r0, #1
 8006db2:	e019      	b.n	8006de8 <HAL_TIM_ConfigClockSource+0x78>
  switch (sClockSourceConfig->ClockSource)
 8006db4:	2480      	movs	r4, #128	@ 0x80
 8006db6:	0164      	lsls	r4, r4, #5
 8006db8:	42a0      	cmp	r0, r4
 8006dba:	d014      	beq.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
 8006dbc:	2480      	movs	r4, #128	@ 0x80
 8006dbe:	01a4      	lsls	r4, r4, #6
 8006dc0:	42a0      	cmp	r0, r4
 8006dc2:	d031      	beq.n	8006e28 <HAL_TIM_ConfigClockSource+0xb8>
 8006dc4:	2870      	cmp	r0, #112	@ 0x70
 8006dc6:	d1f3      	bne.n	8006db0 <HAL_TIM_ConfigClockSource+0x40>
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dc8:	6894      	ldr	r4, [r2, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dca:	483f      	ldr	r0, [pc, #252]	@ (8006ec8 <HAL_TIM_ConfigClockSource+0x158>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dcc:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dce:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dd0:	6888      	ldr	r0, [r1, #8]
 8006dd2:	68c9      	ldr	r1, [r1, #12]
 8006dd4:	4328      	orrs	r0, r5
 8006dd6:	0209      	lsls	r1, r1, #8
 8006dd8:	4301      	orrs	r1, r0
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006dda:	2077      	movs	r0, #119	@ 0x77
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ddc:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dde:	6091      	str	r1, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006de0:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006de2:	4301      	orrs	r1, r0
      htim->Instance->SMCR = tmpsmcr;
 8006de4:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006de6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006de8:	223d      	movs	r2, #61	@ 0x3d
 8006dea:	2101      	movs	r1, #1
 8006dec:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(htim);
 8006dee:	2100      	movs	r1, #0
 8006df0:	3a01      	subs	r2, #1
 8006df2:	5499      	strb	r1, [r3, r2]
}
 8006df4:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8006df6:	2850      	cmp	r0, #80	@ 0x50
 8006df8:	d1da      	bne.n	8006db0 <HAL_TIM_ConfigClockSource+0x40>
  tmpccer = TIMx->CCER;
 8006dfa:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dfc:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006dfe:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e00:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 8006e02:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e04:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e06:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006e08:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e0a:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e0c:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e0e:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e10:	240a      	movs	r4, #10
 8006e12:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 8006e14:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 8006e16:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8006e18:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e1a:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006e1c:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e1e:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e20:	3819      	subs	r0, #25
 8006e22:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8006e24:	6091      	str	r1, [r2, #8]
}
 8006e26:	e7de      	b.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
  tmpsmcr = TIMx->SMCR;
 8006e28:	6894      	ldr	r4, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e2a:	4827      	ldr	r0, [pc, #156]	@ (8006ec8 <HAL_TIM_ConfigClockSource+0x158>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e2c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e2e:	4004      	ands	r4, r0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e30:	6888      	ldr	r0, [r1, #8]
 8006e32:	68c9      	ldr	r1, [r1, #12]
 8006e34:	4328      	orrs	r0, r5
 8006e36:	0209      	lsls	r1, r1, #8
 8006e38:	4301      	orrs	r1, r0
 8006e3a:	4321      	orrs	r1, r4
  TIMx->SMCR = tmpsmcr;
 8006e3c:	6091      	str	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e3e:	2180      	movs	r1, #128	@ 0x80
 8006e40:	6890      	ldr	r0, [r2, #8]
 8006e42:	01c9      	lsls	r1, r1, #7
 8006e44:	4301      	orrs	r1, r0
 8006e46:	6091      	str	r1, [r2, #8]
      break;
 8006e48:	e7cd      	b.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
  switch (sClockSourceConfig->ClockSource)
 8006e4a:	2830      	cmp	r0, #48	@ 0x30
 8006e4c:	d1b0      	bne.n	8006db0 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e4e:	2470      	movs	r4, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006e50:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e52:	43a1      	bics	r1, r4
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e54:	4301      	orrs	r1, r0
 8006e56:	2007      	movs	r0, #7
 8006e58:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8006e5a:	6091      	str	r1, [r2, #8]
}
 8006e5c:	e7c3      	b.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
  __HAL_LOCK(htim);
 8006e5e:	2002      	movs	r0, #2
 8006e60:	e7c8      	b.n	8006df4 <HAL_TIM_ConfigClockSource+0x84>
  tmpccer = TIMx->CCER;
 8006e62:	6a15      	ldr	r5, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e64:	6a16      	ldr	r6, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006e66:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e68:	43a6      	bics	r6, r4
                               sClockSourceConfig->ClockFilter);
 8006e6a:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e6c:	6216      	str	r6, [r2, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e6e:	26f0      	movs	r6, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8006e70:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e72:	0109      	lsls	r1, r1, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e74:	43b4      	bics	r4, r6
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e76:	4321      	orrs	r1, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e78:	240a      	movs	r4, #10
 8006e7a:	43a5      	bics	r5, r4
  tmpccer |= TIM_ICPolarity;
 8006e7c:	4328      	orrs	r0, r5
  TIMx->CCMR1 = tmpccmr1;
 8006e7e:	6191      	str	r1, [r2, #24]
  TIMx->CCER = tmpccer;
 8006e80:	6210      	str	r0, [r2, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e82:	2070      	movs	r0, #112	@ 0x70
  tmpsmcr = TIMx->SMCR;
 8006e84:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e86:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e88:	3829      	subs	r0, #41	@ 0x29
 8006e8a:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8006e8c:	6091      	str	r1, [r2, #8]
}
 8006e8e:	e7aa      	b.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e90:	2610      	movs	r6, #16
  tmpccer = TIMx->CCER;
 8006e92:	6a15      	ldr	r5, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006e94:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006e96:	68cc      	ldr	r4, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e98:	6a11      	ldr	r1, [r2, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e9a:	0324      	lsls	r4, r4, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e9c:	43b1      	bics	r1, r6
 8006e9e:	6211      	str	r1, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ea0:	6991      	ldr	r1, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ea2:	4e0a      	ldr	r6, [pc, #40]	@ (8006ecc <HAL_TIM_ConfigClockSource+0x15c>)
 8006ea4:	4031      	ands	r1, r6
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ea6:	430c      	orrs	r4, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ea8:	21a0      	movs	r1, #160	@ 0xa0
 8006eaa:	438d      	bics	r5, r1
  tmpccer |= (TIM_ICPolarity << 4U);
 8006eac:	0101      	lsls	r1, r0, #4
  tmpsmcr &= ~TIM_SMCR_TS;
 8006eae:	2070      	movs	r0, #112	@ 0x70
  tmpccer |= (TIM_ICPolarity << 4U);
 8006eb0:	4329      	orrs	r1, r5
  TIMx->CCMR1 = tmpccmr1 ;
 8006eb2:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 8006eb4:	6211      	str	r1, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006eb6:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006eb8:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006eba:	3809      	subs	r0, #9
 8006ebc:	4301      	orrs	r1, r0
  TIMx->SMCR = tmpsmcr;
 8006ebe:	6091      	str	r1, [r2, #8]
}
 8006ec0:	e791      	b.n	8006de6 <HAL_TIM_ConfigClockSource+0x76>
 8006ec2:	46c0      	nop			@ (mov r8, r8)
 8006ec4:	ffff0088 	.word	0xffff0088
 8006ec8:	ffff00ff 	.word	0xffff00ff
 8006ecc:	ffff0fff 	.word	0xffff0fff

08006ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ed0:	233c      	movs	r3, #60	@ 0x3c
{
 8006ed2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8006ed4:	5cc3      	ldrb	r3, [r0, r3]
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d024      	beq.n	8006f24 <HAL_TIMEx_MasterConfigSynchronization+0x54>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eda:	233d      	movs	r3, #61	@ 0x3d
 8006edc:	2202      	movs	r2, #2

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ede:	2570      	movs	r5, #112	@ 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee0:	54c2      	strb	r2, [r0, r3]
  tmpcr2 = htim->Instance->CR2;
 8006ee2:	6803      	ldr	r3, [r0, #0]
 8006ee4:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006ee6:	689c      	ldr	r4, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ee8:	43aa      	bics	r2, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006eea:	680d      	ldr	r5, [r1, #0]
 8006eec:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006eee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8006f28 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d009      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006ef6:	2280      	movs	r2, #128	@ 0x80
 8006ef8:	05d2      	lsls	r2, r2, #23
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d005      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006efe:	4a0b      	ldr	r2, [pc, #44]	@ (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d002      	beq.n	8006f0a <HAL_TIMEx_MasterConfigSynchronization+0x3a>
 8006f04:	4a0a      	ldr	r2, [pc, #40]	@ (8006f30 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d104      	bne.n	8006f14 <HAL_TIMEx_MasterConfigSynchronization+0x44>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006f0a:	2280      	movs	r2, #128	@ 0x80
 8006f0c:	4394      	bics	r4, r2
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006f0e:	684a      	ldr	r2, [r1, #4]
 8006f10:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006f12:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006f14:	233d      	movs	r3, #61	@ 0x3d
 8006f16:	2201      	movs	r2, #1
 8006f18:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	3b01      	subs	r3, #1
 8006f1e:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8006f20:	2000      	movs	r0, #0
}
 8006f22:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 8006f24:	2002      	movs	r0, #2
 8006f26:	e7fc      	b.n	8006f22 <HAL_TIMEx_MasterConfigSynchronization+0x52>
 8006f28:	40012c00 	.word	0x40012c00
 8006f2c:	40000400 	.word	0x40000400
 8006f30:	40014000 	.word	0x40014000

08006f34 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f34:	6a43      	ldr	r3, [r0, #36]	@ 0x24
{
 8006f36:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f38:	071a      	lsls	r2, r3, #28
 8006f3a:	d506      	bpl.n	8006f4a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f3c:	6801      	ldr	r1, [r0, #0]
 8006f3e:	4c28      	ldr	r4, [pc, #160]	@ (8006fe0 <UART_AdvFeatureConfig+0xac>)
 8006f40:	684a      	ldr	r2, [r1, #4]
 8006f42:	4022      	ands	r2, r4
 8006f44:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8006f46:	4322      	orrs	r2, r4
 8006f48:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f4a:	07da      	lsls	r2, r3, #31
 8006f4c:	d506      	bpl.n	8006f5c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f4e:	6801      	ldr	r1, [r0, #0]
 8006f50:	4c24      	ldr	r4, [pc, #144]	@ (8006fe4 <UART_AdvFeatureConfig+0xb0>)
 8006f52:	684a      	ldr	r2, [r1, #4]
 8006f54:	4022      	ands	r2, r4
 8006f56:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8006f58:	4322      	orrs	r2, r4
 8006f5a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f5c:	079a      	lsls	r2, r3, #30
 8006f5e:	d506      	bpl.n	8006f6e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f60:	6801      	ldr	r1, [r0, #0]
 8006f62:	4c21      	ldr	r4, [pc, #132]	@ (8006fe8 <UART_AdvFeatureConfig+0xb4>)
 8006f64:	684a      	ldr	r2, [r1, #4]
 8006f66:	4022      	ands	r2, r4
 8006f68:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8006f6a:	4322      	orrs	r2, r4
 8006f6c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f6e:	075a      	lsls	r2, r3, #29
 8006f70:	d506      	bpl.n	8006f80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f72:	6801      	ldr	r1, [r0, #0]
 8006f74:	4c1d      	ldr	r4, [pc, #116]	@ (8006fec <UART_AdvFeatureConfig+0xb8>)
 8006f76:	684a      	ldr	r2, [r1, #4]
 8006f78:	4022      	ands	r2, r4
 8006f7a:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8006f7c:	4322      	orrs	r2, r4
 8006f7e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f80:	06da      	lsls	r2, r3, #27
 8006f82:	d506      	bpl.n	8006f92 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f84:	6801      	ldr	r1, [r0, #0]
 8006f86:	4c1a      	ldr	r4, [pc, #104]	@ (8006ff0 <UART_AdvFeatureConfig+0xbc>)
 8006f88:	688a      	ldr	r2, [r1, #8]
 8006f8a:	4022      	ands	r2, r4
 8006f8c:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8006f8e:	4322      	orrs	r2, r4
 8006f90:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f92:	069a      	lsls	r2, r3, #26
 8006f94:	d506      	bpl.n	8006fa4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f96:	6801      	ldr	r1, [r0, #0]
 8006f98:	4c16      	ldr	r4, [pc, #88]	@ (8006ff4 <UART_AdvFeatureConfig+0xc0>)
 8006f9a:	688a      	ldr	r2, [r1, #8]
 8006f9c:	4022      	ands	r2, r4
 8006f9e:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8006fa0:	4322      	orrs	r2, r4
 8006fa2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006fa4:	065a      	lsls	r2, r3, #25
 8006fa6:	d50a      	bpl.n	8006fbe <UART_AdvFeatureConfig+0x8a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006fa8:	6801      	ldr	r1, [r0, #0]
 8006faa:	4d13      	ldr	r5, [pc, #76]	@ (8006ff8 <UART_AdvFeatureConfig+0xc4>)
 8006fac:	684a      	ldr	r2, [r1, #4]
 8006fae:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006fb0:	402a      	ands	r2, r5
 8006fb2:	4322      	orrs	r2, r4
 8006fb4:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006fb6:	2280      	movs	r2, #128	@ 0x80
 8006fb8:	0352      	lsls	r2, r2, #13
 8006fba:	4294      	cmp	r4, r2
 8006fbc:	d009      	beq.n	8006fd2 <UART_AdvFeatureConfig+0x9e>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006fbe:	061b      	lsls	r3, r3, #24
 8006fc0:	d506      	bpl.n	8006fd0 <UART_AdvFeatureConfig+0x9c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006fc2:	6802      	ldr	r2, [r0, #0]
 8006fc4:	490d      	ldr	r1, [pc, #52]	@ (8006ffc <UART_AdvFeatureConfig+0xc8>)
 8006fc6:	6853      	ldr	r3, [r2, #4]
 8006fc8:	400b      	ands	r3, r1
 8006fca:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8006fcc:	430b      	orrs	r3, r1
 8006fce:	6053      	str	r3, [r2, #4]
  }
}
 8006fd0:	bd30      	pop	{r4, r5, pc}
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006fd2:	684a      	ldr	r2, [r1, #4]
 8006fd4:	4c0a      	ldr	r4, [pc, #40]	@ (8007000 <UART_AdvFeatureConfig+0xcc>)
 8006fd6:	4022      	ands	r2, r4
 8006fd8:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8006fda:	4322      	orrs	r2, r4
 8006fdc:	604a      	str	r2, [r1, #4]
 8006fde:	e7ee      	b.n	8006fbe <UART_AdvFeatureConfig+0x8a>
 8006fe0:	ffff7fff 	.word	0xffff7fff
 8006fe4:	fffdffff 	.word	0xfffdffff
 8006fe8:	fffeffff 	.word	0xfffeffff
 8006fec:	fffbffff 	.word	0xfffbffff
 8006ff0:	ffffefff 	.word	0xffffefff
 8006ff4:	ffffdfff 	.word	0xffffdfff
 8006ff8:	ffefffff 	.word	0xffefffff
 8006ffc:	fff7ffff 	.word	0xfff7ffff
 8007000:	ff9fffff 	.word	0xff9fffff

08007004 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007004:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007006:	2384      	movs	r3, #132	@ 0x84
 8007008:	2200      	movs	r2, #0
{
 800700a:	46c6      	mov	lr, r8
 800700c:	0004      	movs	r4, r0
 800700e:	b500      	push	{lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007010:	50c2      	str	r2, [r0, r3]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007012:	f7fc fa9b 	bl	800354c <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007016:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8007018:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800701a:	681a      	ldr	r2, [r3, #0]
 800701c:	0712      	lsls	r2, r2, #28
 800701e:	d410      	bmi.n	8007042 <UART_CheckIdleState+0x3e>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	0752      	lsls	r2, r2, #29
 8007024:	d43c      	bmi.n	80070a0 <UART_CheckIdleState+0x9c>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007026:	2320      	movs	r3, #32
  huart->RxState = HAL_UART_STATE_READY;
 8007028:	2280      	movs	r2, #128	@ 0x80
  huart->gState = HAL_UART_STATE_READY;
 800702a:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800702c:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800702e:	2300      	movs	r3, #0
  huart->RxEventType = HAL_UART_RXEVENT_TC;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 8007030:	2000      	movs	r0, #0
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007032:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007034:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8007036:	2378      	movs	r3, #120	@ 0x78
 8007038:	2200      	movs	r2, #0
 800703a:	54e2      	strb	r2, [r4, r3]
}
 800703c:	bc80      	pop	{r7}
 800703e:	46b8      	mov	r8, r7
 8007040:	bdf0      	pop	{r4, r5, r6, r7, pc}
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007042:	69da      	ldr	r2, [r3, #28]
 8007044:	0292      	lsls	r2, r2, #10
 8007046:	d4eb      	bmi.n	8007020 <UART_CheckIdleState+0x1c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007048:	2680      	movs	r6, #128	@ 0x80
        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800704a:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800704c:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800704e:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007050:	04b6      	lsls	r6, r6, #18
 8007052:	e010      	b.n	8007076 <UART_CheckIdleState+0x72>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007054:	6823      	ldr	r3, [r4, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	4217      	tst	r7, r2
 800705a:	d009      	beq.n	8007070 <UART_CheckIdleState+0x6c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800705c:	4641      	mov	r1, r8
 800705e:	69da      	ldr	r2, [r3, #28]
 8007060:	4211      	tst	r1, r2
 8007062:	d158      	bne.n	8007116 <UART_CheckIdleState+0x112>
          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_ERROR;
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007064:	2280      	movs	r2, #128	@ 0x80
 8007066:	69d9      	ldr	r1, [r3, #28]
 8007068:	0112      	lsls	r2, r2, #4
 800706a:	4211      	tst	r1, r2
 800706c:	d000      	beq.n	8007070 <UART_CheckIdleState+0x6c>
 800706e:	e083      	b.n	8007178 <UART_CheckIdleState+0x174>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007070:	69da      	ldr	r2, [r3, #28]
 8007072:	0292      	lsls	r2, r2, #10
 8007074:	d4d4      	bmi.n	8007020 <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007076:	f7fc fa69 	bl	800354c <HAL_GetTick>
 800707a:	1b40      	subs	r0, r0, r5
 800707c:	42b0      	cmp	r0, r6
 800707e:	d3e9      	bcc.n	8007054 <UART_CheckIdleState+0x50>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007080:	f3ef 8110 	mrs	r1, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007084:	2301      	movs	r3, #1
 8007086:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800708a:	2080      	movs	r0, #128	@ 0x80
 800708c:	6822      	ldr	r2, [r4, #0]
 800708e:	6813      	ldr	r3, [r2, #0]
 8007090:	4383      	bics	r3, r0
 8007092:	6013      	str	r3, [r2, #0]
 8007094:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8007098:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800709a:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800709c:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 800709e:	e7ca      	b.n	8007036 <UART_CheckIdleState+0x32>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070a0:	69db      	ldr	r3, [r3, #28]
 80070a2:	025b      	lsls	r3, r3, #9
 80070a4:	d4bf      	bmi.n	8007026 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070a6:	2680      	movs	r6, #128	@ 0x80
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070a8:	2308      	movs	r3, #8
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80070aa:	2704      	movs	r7, #4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070ac:	4698      	mov	r8, r3
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070ae:	04b6      	lsls	r6, r6, #18
 80070b0:	e011      	b.n	80070d6 <UART_CheckIdleState+0xd2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	4217      	tst	r7, r2
 80070b8:	d00a      	beq.n	80070d0 <UART_CheckIdleState+0xcc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80070ba:	4641      	mov	r1, r8
 80070bc:	69da      	ldr	r2, [r3, #28]
 80070be:	4211      	tst	r1, r2
 80070c0:	d000      	beq.n	80070c4 <UART_CheckIdleState+0xc0>
 80070c2:	e089      	b.n	80071d8 <UART_CheckIdleState+0x1d4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070c4:	2280      	movs	r2, #128	@ 0x80
 80070c6:	69d9      	ldr	r1, [r3, #28]
 80070c8:	0112      	lsls	r2, r2, #4
 80070ca:	4211      	tst	r1, r2
 80070cc:	d000      	beq.n	80070d0 <UART_CheckIdleState+0xcc>
 80070ce:	e0b4      	b.n	800723a <UART_CheckIdleState+0x236>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	025b      	lsls	r3, r3, #9
 80070d4:	d4a7      	bmi.n	8007026 <UART_CheckIdleState+0x22>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070d6:	f7fc fa39 	bl	800354c <HAL_GetTick>
 80070da:	1b40      	subs	r0, r0, r5
 80070dc:	42b0      	cmp	r0, r6
 80070de:	d3e8      	bcc.n	80070b2 <UART_CheckIdleState+0xae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070e0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070e4:	2201      	movs	r2, #1
 80070e6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070ea:	6821      	ldr	r1, [r4, #0]
 80070ec:	4d6b      	ldr	r5, [pc, #428]	@ (800729c <UART_CheckIdleState+0x298>)
 80070ee:	680b      	ldr	r3, [r1, #0]
 80070f0:	402b      	ands	r3, r5
 80070f2:	600b      	str	r3, [r1, #0]
 80070f4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070fc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007100:	6821      	ldr	r1, [r4, #0]
 8007102:	688b      	ldr	r3, [r1, #8]
 8007104:	4393      	bics	r3, r2
 8007106:	608b      	str	r3, [r1, #8]
 8007108:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 800710c:	2380      	movs	r3, #128	@ 0x80
 800710e:	321f      	adds	r2, #31
      return HAL_TIMEOUT;
 8007110:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 8007112:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8007114:	e78f      	b.n	8007036 <UART_CheckIdleState+0x32>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007116:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007118:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800711c:	2201      	movs	r2, #1
 800711e:	f382 8810 	msr	PRIMASK, r2
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007122:	6821      	ldr	r1, [r4, #0]
 8007124:	4d5d      	ldr	r5, [pc, #372]	@ (800729c <UART_CheckIdleState+0x298>)
 8007126:	680b      	ldr	r3, [r1, #0]
 8007128:	402b      	ands	r3, r5
 800712a:	600b      	str	r3, [r1, #0]
 800712c:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007130:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007134:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007138:	6821      	ldr	r1, [r4, #0]
 800713a:	688b      	ldr	r3, [r1, #8]
 800713c:	4393      	bics	r3, r2
 800713e:	608b      	str	r3, [r1, #8]
 8007140:	f380 8810 	msr	PRIMASK, r0

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007144:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007146:	2b01      	cmp	r3, #1
 8007148:	d10a      	bne.n	8007160 <UART_CheckIdleState+0x15c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800714a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800714e:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007152:	2010      	movs	r0, #16
 8007154:	6822      	ldr	r2, [r4, #0]
 8007156:	6813      	ldr	r3, [r2, #0]
 8007158:	4383      	bics	r3, r0
 800715a:	6013      	str	r3, [r2, #0]
 800715c:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007160:	2380      	movs	r3, #128	@ 0x80
 8007162:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007164:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007166:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007168:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800716a:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716c:	6623      	str	r3, [r4, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800716e:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007170:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8007172:	3a0c      	subs	r2, #12
 8007174:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8007176:	e783      	b.n	8007080 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007178:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800717a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800717e:	2201      	movs	r2, #1
 8007180:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007184:	6821      	ldr	r1, [r4, #0]
 8007186:	4d45      	ldr	r5, [pc, #276]	@ (800729c <UART_CheckIdleState+0x298>)
 8007188:	680b      	ldr	r3, [r1, #0]
 800718a:	402b      	ands	r3, r5
 800718c:	600b      	str	r3, [r1, #0]
 800718e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007192:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007196:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800719a:	6821      	ldr	r1, [r4, #0]
 800719c:	688b      	ldr	r3, [r1, #8]
 800719e:	4393      	bics	r3, r2
 80071a0:	608b      	str	r3, [r1, #8]
 80071a2:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80071a6:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d10a      	bne.n	80071c2 <UART_CheckIdleState+0x1be>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071ac:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071b0:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071b4:	2010      	movs	r0, #16
 80071b6:	6822      	ldr	r2, [r4, #0]
 80071b8:	6813      	ldr	r3, [r2, #0]
 80071ba:	4383      	bics	r3, r0
 80071bc:	6013      	str	r3, [r2, #0]
 80071be:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 80071c2:	2220      	movs	r2, #32
 80071c4:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071c6:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80071c8:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ca:	2300      	movs	r3, #0
 80071cc:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 80071ce:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071d0:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 80071d2:	3258      	adds	r2, #88	@ 0x58
 80071d4:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 80071d6:	e753      	b.n	8007080 <UART_CheckIdleState+0x7c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80071d8:	6219      	str	r1, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071da:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071de:	2201      	movs	r2, #1
 80071e0:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071e4:	6821      	ldr	r1, [r4, #0]
 80071e6:	4d2d      	ldr	r5, [pc, #180]	@ (800729c <UART_CheckIdleState+0x298>)
 80071e8:	680b      	ldr	r3, [r1, #0]
 80071ea:	402b      	ands	r3, r5
 80071ec:	600b      	str	r3, [r1, #0]
 80071ee:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80071f2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80071f6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071fa:	6821      	ldr	r1, [r4, #0]
 80071fc:	688b      	ldr	r3, [r1, #8]
 80071fe:	4393      	bics	r3, r2
 8007200:	608b      	str	r3, [r1, #8]
 8007202:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007206:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8007208:	2b01      	cmp	r3, #1
 800720a:	d10a      	bne.n	8007222 <UART_CheckIdleState+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800720c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007210:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007214:	2010      	movs	r0, #16
 8007216:	6822      	ldr	r2, [r4, #0]
 8007218:	6813      	ldr	r3, [r2, #0]
 800721a:	4383      	bics	r3, r0
 800721c:	6013      	str	r3, [r2, #0]
 800721e:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8007222:	2380      	movs	r3, #128	@ 0x80
 8007224:	2220      	movs	r2, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007226:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8007228:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722a:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800722c:	3264      	adds	r2, #100	@ 0x64
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800722e:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8007230:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007232:	50a1      	str	r1, [r4, r2]
          __HAL_UNLOCK(huart);
 8007234:	3a0c      	subs	r2, #12
 8007236:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8007238:	e752      	b.n	80070e0 <UART_CheckIdleState+0xdc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800723a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800723c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007240:	2201      	movs	r2, #1
 8007242:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007246:	6821      	ldr	r1, [r4, #0]
 8007248:	4d14      	ldr	r5, [pc, #80]	@ (800729c <UART_CheckIdleState+0x298>)
 800724a:	680b      	ldr	r3, [r1, #0]
 800724c:	402b      	ands	r3, r5
 800724e:	600b      	str	r3, [r1, #0]
 8007250:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007254:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007258:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800725c:	6821      	ldr	r1, [r4, #0]
 800725e:	688b      	ldr	r3, [r1, #8]
 8007260:	4393      	bics	r3, r2
 8007262:	608b      	str	r3, [r1, #8]
 8007264:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007268:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800726a:	2b01      	cmp	r3, #1
 800726c:	d10a      	bne.n	8007284 <UART_CheckIdleState+0x280>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800726e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007272:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007276:	2010      	movs	r0, #16
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	6813      	ldr	r3, [r2, #0]
 800727c:	4383      	bics	r3, r0
 800727e:	6013      	str	r3, [r2, #0]
 8007280:	f381 8810 	msr	PRIMASK, r1
  huart->RxState = HAL_UART_STATE_READY;
 8007284:	2220      	movs	r2, #32
 8007286:	2380      	movs	r3, #128	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007288:	2184      	movs	r1, #132	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800728a:	50e2      	str	r2, [r4, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800728c:	2300      	movs	r3, #0
 800728e:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxISR = NULL;
 8007290:	66a3      	str	r3, [r4, #104]	@ 0x68
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007292:	5062      	str	r2, [r4, r1]
          __HAL_UNLOCK(huart);
 8007294:	3258      	adds	r2, #88	@ 0x58
 8007296:	54a3      	strb	r3, [r4, r2]
          return HAL_TIMEOUT;
 8007298:	e722      	b.n	80070e0 <UART_CheckIdleState+0xdc>
 800729a:	46c0      	nop			@ (mov r8, r8)
 800729c:	fffffedf 	.word	0xfffffedf

080072a0 <HAL_UART_Init>:
{
 80072a0:	b570      	push	{r4, r5, r6, lr}
 80072a2:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80072a4:	d035      	beq.n	8007312 <HAL_UART_Init+0x72>
  if (huart->gState == HAL_UART_STATE_RESET)
 80072a6:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d05f      	beq.n	800736c <HAL_UART_Init+0xcc>
  huart->gState = HAL_UART_STATE_BUSY;
 80072ac:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 80072ae:	2201      	movs	r2, #1
 80072b0:	6825      	ldr	r5, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80072b2:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 80072b4:	682b      	ldr	r3, [r5, #0]
 80072b6:	4393      	bics	r3, r2
 80072b8:	602b      	str	r3, [r5, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072ba:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d151      	bne.n	8007364 <HAL_UART_Init+0xc4>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072c0:	6920      	ldr	r0, [r4, #16]
 80072c2:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072c4:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072c6:	4303      	orrs	r3, r0
 80072c8:	6960      	ldr	r0, [r4, #20]
 80072ca:	69e2      	ldr	r2, [r4, #28]
 80072cc:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072ce:	4852      	ldr	r0, [pc, #328]	@ (8007418 <HAL_UART_Init+0x178>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072d0:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072d2:	4001      	ands	r1, r0
 80072d4:	430b      	orrs	r3, r1
 80072d6:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072d8:	686b      	ldr	r3, [r5, #4]
 80072da:	4950      	ldr	r1, [pc, #320]	@ (800741c <HAL_UART_Init+0x17c>)
  tmpreg |= huart->Init.OneBitSampling;
 80072dc:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072de:	400b      	ands	r3, r1
 80072e0:	68e1      	ldr	r1, [r4, #12]
 80072e2:	430b      	orrs	r3, r1
 80072e4:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072e6:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072e8:	68a9      	ldr	r1, [r5, #8]
  tmpreg |= huart->Init.OneBitSampling;
 80072ea:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80072ec:	484c      	ldr	r0, [pc, #304]	@ (8007420 <HAL_UART_Init+0x180>)
 80072ee:	4001      	ands	r1, r0
 80072f0:	430b      	orrs	r3, r1
 80072f2:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80072f4:	4b4b      	ldr	r3, [pc, #300]	@ (8007424 <HAL_UART_Init+0x184>)
 80072f6:	429d      	cmp	r5, r3
 80072f8:	d03d      	beq.n	8007376 <HAL_UART_Init+0xd6>
 80072fa:	4b4b      	ldr	r3, [pc, #300]	@ (8007428 <HAL_UART_Init+0x188>)
 80072fc:	429d      	cmp	r5, r3
 80072fe:	d00a      	beq.n	8007316 <HAL_UART_Init+0x76>
 8007300:	4b4a      	ldr	r3, [pc, #296]	@ (800742c <HAL_UART_Init+0x18c>)
 8007302:	429d      	cmp	r5, r3
 8007304:	d013      	beq.n	800732e <HAL_UART_Init+0x8e>
 8007306:	4b4a      	ldr	r3, [pc, #296]	@ (8007430 <HAL_UART_Init+0x190>)
 8007308:	429d      	cmp	r5, r3
 800730a:	d010      	beq.n	800732e <HAL_UART_Init+0x8e>
  huart->RxISR = NULL;
 800730c:	2300      	movs	r3, #0
 800730e:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8007310:	66e3      	str	r3, [r4, #108]	@ 0x6c
    return HAL_ERROR;
 8007312:	2001      	movs	r0, #1
}
 8007314:	bd70      	pop	{r4, r5, r6, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007316:	20c0      	movs	r0, #192	@ 0xc0
 8007318:	2180      	movs	r1, #128	@ 0x80
 800731a:	4b46      	ldr	r3, [pc, #280]	@ (8007434 <HAL_UART_Init+0x194>)
 800731c:	0280      	lsls	r0, r0, #10
 800731e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007320:	0289      	lsls	r1, r1, #10
 8007322:	4003      	ands	r3, r0
 8007324:	428b      	cmp	r3, r1
 8007326:	d051      	beq.n	80073cc <HAL_UART_Init+0x12c>
 8007328:	d865      	bhi.n	80073f6 <HAL_UART_Init+0x156>
 800732a:	2b00      	cmp	r3, #0
 800732c:	d12d      	bne.n	800738a <HAL_UART_Init+0xea>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800732e:	2380      	movs	r3, #128	@ 0x80
 8007330:	021b      	lsls	r3, r3, #8
 8007332:	429a      	cmp	r2, r3
 8007334:	d030      	beq.n	8007398 <HAL_UART_Init+0xf8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007336:	f7ff f8d5 	bl	80064e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800733a:	2800      	cmp	r0, #0
 800733c:	d14a      	bne.n	80073d4 <HAL_UART_Init+0x134>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800733e:	6823      	ldr	r3, [r4, #0]
  huart->RxISR = NULL;
 8007340:	66a0      	str	r0, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 8007342:	66e0      	str	r0, [r4, #108]	@ 0x6c
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	493c      	ldr	r1, [pc, #240]	@ (8007438 <HAL_UART_Init+0x198>)
  return (UART_CheckIdleState(huart));
 8007348:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800734a:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800734c:	212a      	movs	r1, #42	@ 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800734e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007350:	689a      	ldr	r2, [r3, #8]
 8007352:	438a      	bics	r2, r1
 8007354:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	3929      	subs	r1, #41	@ 0x29
 800735a:	430a      	orrs	r2, r1
 800735c:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800735e:	f7ff fe51 	bl	8007004 <UART_CheckIdleState>
 8007362:	e7d7      	b.n	8007314 <HAL_UART_Init+0x74>
    UART_AdvFeatureConfig(huart);
 8007364:	0020      	movs	r0, r4
 8007366:	f7ff fde5 	bl	8006f34 <UART_AdvFeatureConfig>
 800736a:	e7a9      	b.n	80072c0 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 800736c:	2278      	movs	r2, #120	@ 0x78
 800736e:	5483      	strb	r3, [r0, r2]
    HAL_UART_MspInit(huart);
 8007370:	f7fb ff40 	bl	80031f4 <HAL_UART_MspInit>
 8007374:	e79a      	b.n	80072ac <HAL_UART_Init+0xc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007376:	4b2f      	ldr	r3, [pc, #188]	@ (8007434 <HAL_UART_Init+0x194>)
 8007378:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800737a:	2303      	movs	r3, #3
 800737c:	400b      	ands	r3, r1
 800737e:	2b02      	cmp	r3, #2
 8007380:	d024      	beq.n	80073cc <HAL_UART_Init+0x12c>
 8007382:	2b03      	cmp	r3, #3
 8007384:	d03a      	beq.n	80073fc <HAL_UART_Init+0x15c>
 8007386:	2b01      	cmp	r3, #1
 8007388:	d1d1      	bne.n	800732e <HAL_UART_Init+0x8e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800738a:	2380      	movs	r3, #128	@ 0x80
 800738c:	021b      	lsls	r3, r3, #8
 800738e:	429a      	cmp	r2, r3
 8007390:	d03a      	beq.n	8007408 <HAL_UART_Init+0x168>
        pclk = HAL_RCC_GetSysClockFreq();
 8007392:	f7ff f86d 	bl	8006470 <HAL_RCC_GetSysClockFreq>
        break;
 8007396:	e7d0      	b.n	800733a <HAL_UART_Init+0x9a>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007398:	f7ff f8a4 	bl	80064e4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800739c:	2800      	cmp	r0, #0
 800739e:	d0ce      	beq.n	800733e <HAL_UART_Init+0x9e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073a0:	0040      	lsls	r0, r0, #1
 80073a2:	6861      	ldr	r1, [r4, #4]
 80073a4:	084b      	lsrs	r3, r1, #1
 80073a6:	1818      	adds	r0, r3, r0
 80073a8:	f7f8 feb6 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073ac:	0002      	movs	r2, r0
 80073ae:	4b23      	ldr	r3, [pc, #140]	@ (800743c <HAL_UART_Init+0x19c>)
 80073b0:	3a10      	subs	r2, #16
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d8aa      	bhi.n	800730c <HAL_UART_Init+0x6c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073b6:	4a22      	ldr	r2, [pc, #136]	@ (8007440 <HAL_UART_Init+0x1a0>)
        huart->Instance->BRR = brrtemp;
 80073b8:	6823      	ldr	r3, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073ba:	4002      	ands	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80073bc:	0700      	lsls	r0, r0, #28
 80073be:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80073c0:	4302      	orrs	r2, r0
 80073c2:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 80073c4:	2200      	movs	r2, #0
 80073c6:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80073c8:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 80073ca:	e7bb      	b.n	8007344 <HAL_UART_Init+0xa4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073cc:	2080      	movs	r0, #128	@ 0x80
 80073ce:	0200      	lsls	r0, r0, #8
 80073d0:	4282      	cmp	r2, r0
 80073d2:	d01c      	beq.n	800740e <HAL_UART_Init+0x16e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80073d4:	6861      	ldr	r1, [r4, #4]
 80073d6:	084b      	lsrs	r3, r1, #1
 80073d8:	1818      	adds	r0, r3, r0
 80073da:	f7f8 fe9d 	bl	8000118 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073de:	0002      	movs	r2, r0
 80073e0:	4b16      	ldr	r3, [pc, #88]	@ (800743c <HAL_UART_Init+0x19c>)
 80073e2:	3a10      	subs	r2, #16
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d900      	bls.n	80073ea <HAL_UART_Init+0x14a>
 80073e8:	e790      	b.n	800730c <HAL_UART_Init+0x6c>
  huart->RxISR = NULL;
 80073ea:	2200      	movs	r2, #0
        huart->Instance->BRR = (uint16_t)usartdiv;
 80073ec:	6823      	ldr	r3, [r4, #0]
 80073ee:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 80073f0:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->TxISR = NULL;
 80073f2:	66e2      	str	r2, [r4, #108]	@ 0x6c
  return ret;
 80073f4:	e7a6      	b.n	8007344 <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073f6:	4283      	cmp	r3, r0
 80073f8:	d000      	beq.n	80073fc <HAL_UART_Init+0x15c>
 80073fa:	e787      	b.n	800730c <HAL_UART_Init+0x6c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073fc:	2380      	movs	r3, #128	@ 0x80
 80073fe:	021b      	lsls	r3, r3, #8
 8007400:	429a      	cmp	r2, r3
 8007402:	d007      	beq.n	8007414 <HAL_UART_Init+0x174>
        pclk = (uint32_t) HSI_VALUE;
 8007404:	480f      	ldr	r0, [pc, #60]	@ (8007444 <HAL_UART_Init+0x1a4>)
 8007406:	e7e5      	b.n	80073d4 <HAL_UART_Init+0x134>
        pclk = HAL_RCC_GetSysClockFreq();
 8007408:	f7ff f832 	bl	8006470 <HAL_RCC_GetSysClockFreq>
        break;
 800740c:	e7c6      	b.n	800739c <HAL_UART_Init+0xfc>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800740e:	2080      	movs	r0, #128	@ 0x80
 8007410:	0240      	lsls	r0, r0, #9
 8007412:	e7c6      	b.n	80073a2 <HAL_UART_Init+0x102>
 8007414:	480c      	ldr	r0, [pc, #48]	@ (8007448 <HAL_UART_Init+0x1a8>)
 8007416:	e7c4      	b.n	80073a2 <HAL_UART_Init+0x102>
 8007418:	efff69f3 	.word	0xefff69f3
 800741c:	ffffcfff 	.word	0xffffcfff
 8007420:	fffff4ff 	.word	0xfffff4ff
 8007424:	40013800 	.word	0x40013800
 8007428:	40004400 	.word	0x40004400
 800742c:	40004800 	.word	0x40004800
 8007430:	40004c00 	.word	0x40004c00
 8007434:	40021000 	.word	0x40021000
 8007438:	ffffb7ff 	.word	0xffffb7ff
 800743c:	0000ffef 	.word	0x0000ffef
 8007440:	0000fff0 	.word	0x0000fff0
 8007444:	007a1200 	.word	0x007a1200
 8007448:	00f42400 	.word	0x00f42400

0800744c <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800744c:	2344      	movs	r3, #68	@ 0x44
 800744e:	2200      	movs	r2, #0
 8007450:	52c2      	strh	r2, [r0, r3]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007452:	4a02      	ldr	r2, [pc, #8]	@ (800745c <USB_EnableGlobalInt+0x10>)
 8007454:	3b04      	subs	r3, #4
 8007456:	52c2      	strh	r2, [r0, r3]

  return HAL_OK;
}
 8007458:	2000      	movs	r0, #0
 800745a:	4770      	bx	lr
 800745c:	ffffbf80 	.word	0xffffbf80

08007460 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007460:	2240      	movs	r2, #64	@ 0x40
 8007462:	5a83      	ldrh	r3, [r0, r2]
 8007464:	4902      	ldr	r1, [pc, #8]	@ (8007470 <USB_DisableGlobalInt+0x10>)
 8007466:	400b      	ands	r3, r1
 8007468:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 800746a:	2000      	movs	r0, #0
 800746c:	4770      	bx	lr
 800746e:	46c0      	nop			@ (mov r8, r8)
 8007470:	0000407f 	.word	0x0000407f

08007474 <USB_DevInit>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007474:	2240      	movs	r2, #64	@ 0x40
 8007476:	2301      	movs	r3, #1
{
 8007478:	b082      	sub	sp, #8
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800747a:	5283      	strh	r3, [r0, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800747c:	2300      	movs	r3, #0
 800747e:	5283      	strh	r3, [r0, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007480:	3204      	adds	r2, #4
 8007482:	5283      	strh	r3, [r0, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007484:	320c      	adds	r2, #12
 8007486:	5283      	strh	r3, [r0, r2]

  return HAL_OK;
}
 8007488:	2000      	movs	r0, #0
 800748a:	b002      	add	sp, #8
 800748c:	4770      	bx	lr
 800748e:	46c0      	nop			@ (mov r8, r8)

08007490 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007492:	46ce      	mov	lr, r9
 8007494:	4647      	mov	r7, r8
 8007496:	b580      	push	{r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007498:	780d      	ldrb	r5, [r1, #0]
{
 800749a:	0004      	movs	r4, r0
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800749c:	00ab      	lsls	r3, r5, #2
 800749e:	18c3      	adds	r3, r0, r3
 80074a0:	881a      	ldrh	r2, [r3, #0]
 80074a2:	489e      	ldr	r0, [pc, #632]	@ (800771c <USB_ActivateEndpoint+0x28c>)

  /* initialize Endpoint */
  switch (ep->type)
 80074a4:	78ce      	ldrb	r6, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80074a6:	4002      	ands	r2, r0
  switch (ep->type)
 80074a8:	2e02      	cmp	r6, #2
 80074aa:	d100      	bne.n	80074ae <USB_ActivateEndpoint+0x1e>
 80074ac:	e096      	b.n	80075dc <USB_ActivateEndpoint+0x14c>
 80074ae:	d858      	bhi.n	8007562 <USB_ActivateEndpoint+0xd2>
 80074b0:	2e00      	cmp	r6, #0
 80074b2:	d100      	bne.n	80074b6 <USB_ActivateEndpoint+0x26>
 80074b4:	e0fd      	b.n	80076b2 <USB_ActivateEndpoint+0x222>
    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
      break;

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80074b6:	2080      	movs	r0, #128	@ 0x80
 80074b8:	00c0      	lsls	r0, r0, #3
 80074ba:	4302      	orrs	r2, r0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80074bc:	4898      	ldr	r0, [pc, #608]	@ (8007720 <USB_ActivateEndpoint+0x290>)

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80074be:	4f99      	ldr	r7, [pc, #612]	@ (8007724 <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80074c0:	4302      	orrs	r2, r0
 80074c2:	b292      	uxth	r2, r2
 80074c4:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80074c6:	881a      	ldrh	r2, [r3, #0]
 80074c8:	403a      	ands	r2, r7
 80074ca:	432a      	orrs	r2, r5
 80074cc:	4310      	orrs	r0, r2
 80074ce:	b280      	uxth	r0, r0
 80074d0:	8018      	strh	r0, [r3, #0]

  if (ep->doublebuffer == 0U)
 80074d2:	7b0a      	ldrb	r2, [r1, #12]
 80074d4:	2000      	movs	r0, #0
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	d100      	bne.n	80074dc <USB_ActivateEndpoint+0x4c>
 80074da:	e08d      	b.n	80075f8 <USB_ActivateEndpoint+0x168>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80074dc:	881a      	ldrh	r2, [r3, #0]
 80074de:	4f92      	ldr	r7, [pc, #584]	@ (8007728 <USB_ActivateEndpoint+0x298>)
 80074e0:	403a      	ands	r2, r7
 80074e2:	4f92      	ldr	r7, [pc, #584]	@ (800772c <USB_ActivateEndpoint+0x29c>)
 80074e4:	433a      	orrs	r2, r7
 80074e6:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80074e8:	2780      	movs	r7, #128	@ 0x80
 80074ea:	2250      	movs	r2, #80	@ 0x50
 80074ec:	00ff      	lsls	r7, r7, #3
 80074ee:	46b8      	mov	r8, r7
 80074f0:	4694      	mov	ip, r2
 80074f2:	890f      	ldrh	r7, [r1, #8]
 80074f4:	5aa2      	ldrh	r2, [r4, r2]
 80074f6:	00ed      	lsls	r5, r5, #3
 80074f8:	1965      	adds	r5, r4, r5
 80074fa:	1952      	adds	r2, r2, r5
 80074fc:	087f      	lsrs	r7, r7, #1
 80074fe:	4442      	add	r2, r8
 8007500:	007f      	lsls	r7, r7, #1
 8007502:	8017      	strh	r7, [r2, #0]
 8007504:	4662      	mov	r2, ip
 8007506:	5aa2      	ldrh	r2, [r4, r2]
 8007508:	4c89      	ldr	r4, [pc, #548]	@ (8007730 <USB_ActivateEndpoint+0x2a0>)
 800750a:	1952      	adds	r2, r2, r5
 800750c:	46a4      	mov	ip, r4
 800750e:	894c      	ldrh	r4, [r1, #10]
 8007510:	4462      	add	r2, ip
 8007512:	0864      	lsrs	r4, r4, #1
 8007514:	0064      	lsls	r4, r4, #1
 8007516:	8014      	strh	r4, [r2, #0]

    if (ep->is_in == 0U)
 8007518:	784a      	ldrb	r2, [r1, #1]
 800751a:	2a00      	cmp	r2, #0
 800751c:	d000      	beq.n	8007520 <USB_ActivateEndpoint+0x90>
 800751e:	e0a4      	b.n	800766a <USB_ActivateEndpoint+0x1da>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007520:	881a      	ldrh	r2, [r3, #0]
 8007522:	0452      	lsls	r2, r2, #17
 8007524:	d505      	bpl.n	8007532 <USB_ActivateEndpoint+0xa2>
 8007526:	881a      	ldrh	r2, [r3, #0]
 8007528:	497e      	ldr	r1, [pc, #504]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 800752a:	400a      	ands	r2, r1
 800752c:	4981      	ldr	r1, [pc, #516]	@ (8007734 <USB_ActivateEndpoint+0x2a4>)
 800752e:	430a      	orrs	r2, r1
 8007530:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007532:	881a      	ldrh	r2, [r3, #0]
 8007534:	0652      	lsls	r2, r2, #25
 8007536:	d500      	bpl.n	800753a <USB_ActivateEndpoint+0xaa>
 8007538:	e0c5      	b.n	80076c6 <USB_ActivateEndpoint+0x236>

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800753a:	8819      	ldrh	r1, [r3, #0]
 800753c:	4a7e      	ldr	r2, [pc, #504]	@ (8007738 <USB_ActivateEndpoint+0x2a8>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800753e:	4c7f      	ldr	r4, [pc, #508]	@ (800773c <USB_ActivateEndpoint+0x2ac>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007540:	4011      	ands	r1, r2
 8007542:	22c0      	movs	r2, #192	@ 0xc0
 8007544:	0192      	lsls	r2, r2, #6
 8007546:	404a      	eors	r2, r1
 8007548:	4975      	ldr	r1, [pc, #468]	@ (8007720 <USB_ActivateEndpoint+0x290>)
 800754a:	430a      	orrs	r2, r1
 800754c:	b292      	uxth	r2, r2
 800754e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007550:	881a      	ldrh	r2, [r3, #0]
 8007552:	4022      	ands	r2, r4
 8007554:	4311      	orrs	r1, r2
 8007556:	b289      	uxth	r1, r1
 8007558:	8019      	strh	r1, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800755a:	bcc0      	pop	{r6, r7}
 800755c:	46b9      	mov	r9, r7
 800755e:	46b0      	mov	r8, r6
 8007560:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (ep->type)
 8007562:	2e03      	cmp	r6, #3
 8007564:	d103      	bne.n	800756e <USB_ActivateEndpoint+0xde>
      wEpRegVal |= USB_EP_INTERRUPT;
 8007566:	20c0      	movs	r0, #192	@ 0xc0
 8007568:	00c0      	lsls	r0, r0, #3
 800756a:	4302      	orrs	r2, r0
      break;
 800756c:	e7a6      	b.n	80074bc <USB_ActivateEndpoint+0x2c>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800756e:	486c      	ldr	r0, [pc, #432]	@ (8007720 <USB_ActivateEndpoint+0x290>)
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007570:	4f6c      	ldr	r7, [pc, #432]	@ (8007724 <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007572:	4302      	orrs	r2, r0
 8007574:	b292      	uxth	r2, r2
 8007576:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007578:	881a      	ldrh	r2, [r3, #0]
 800757a:	403a      	ands	r2, r7
 800757c:	432a      	orrs	r2, r5
 800757e:	4310      	orrs	r0, r2
 8007580:	b280      	uxth	r0, r0
 8007582:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
 8007584:	7b0a      	ldrb	r2, [r1, #12]
 8007586:	2001      	movs	r0, #1
 8007588:	2a00      	cmp	r2, #0
 800758a:	d1a7      	bne.n	80074dc <USB_ActivateEndpoint+0x4c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800758c:	88ca      	ldrh	r2, [r1, #6]
 800758e:	00ef      	lsls	r7, r5, #3
 8007590:	0852      	lsrs	r2, r2, #1
 8007592:	0052      	lsls	r2, r2, #1
 8007594:	4691      	mov	r9, r2
    if (ep->is_in != 0U)
 8007596:	784a      	ldrb	r2, [r1, #1]
 8007598:	19e7      	adds	r7, r4, r7
 800759a:	2a00      	cmp	r2, #0
 800759c:	d02e      	beq.n	80075fc <USB_ActivateEndpoint+0x16c>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800759e:	2280      	movs	r2, #128	@ 0x80
 80075a0:	2150      	movs	r1, #80	@ 0x50
 80075a2:	00d2      	lsls	r2, r2, #3
 80075a4:	4694      	mov	ip, r2
 80075a6:	464a      	mov	r2, r9
 80075a8:	5a61      	ldrh	r1, [r4, r1]
 80075aa:	19c9      	adds	r1, r1, r7
 80075ac:	4461      	add	r1, ip
 80075ae:	800a      	strh	r2, [r1, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80075b0:	881a      	ldrh	r2, [r3, #0]
 80075b2:	0652      	lsls	r2, r2, #25
 80075b4:	d505      	bpl.n	80075c2 <USB_ActivateEndpoint+0x132>
 80075b6:	881a      	ldrh	r2, [r3, #0]
 80075b8:	495a      	ldr	r1, [pc, #360]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 80075ba:	400a      	ands	r2, r1
 80075bc:	4960      	ldr	r1, [pc, #384]	@ (8007740 <USB_ActivateEndpoint+0x2b0>)
 80075be:	430a      	orrs	r2, r1
 80075c0:	801a      	strh	r2, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 80075c2:	2e01      	cmp	r6, #1
 80075c4:	d100      	bne.n	80075c8 <USB_ActivateEndpoint+0x138>
 80075c6:	e093      	b.n	80076f0 <USB_ActivateEndpoint+0x260>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80075c8:	8819      	ldrh	r1, [r3, #0]
 80075ca:	4a5c      	ldr	r2, [pc, #368]	@ (800773c <USB_ActivateEndpoint+0x2ac>)
 80075cc:	4011      	ands	r1, r2
 80075ce:	2220      	movs	r2, #32
 80075d0:	4051      	eors	r1, r2
 80075d2:	4a53      	ldr	r2, [pc, #332]	@ (8007720 <USB_ActivateEndpoint+0x290>)
 80075d4:	430a      	orrs	r2, r1
 80075d6:	b292      	uxth	r2, r2
 80075d8:	801a      	strh	r2, [r3, #0]
 80075da:	e7be      	b.n	800755a <USB_ActivateEndpoint+0xca>
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80075dc:	4850      	ldr	r0, [pc, #320]	@ (8007720 <USB_ActivateEndpoint+0x290>)
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80075de:	4f51      	ldr	r7, [pc, #324]	@ (8007724 <USB_ActivateEndpoint+0x294>)
  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80075e0:	4302      	orrs	r2, r0
 80075e2:	b292      	uxth	r2, r2
 80075e4:	801a      	strh	r2, [r3, #0]
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80075e6:	881a      	ldrh	r2, [r3, #0]
 80075e8:	403a      	ands	r2, r7
 80075ea:	432a      	orrs	r2, r5
 80075ec:	4310      	orrs	r0, r2
 80075ee:	b280      	uxth	r0, r0
 80075f0:	8018      	strh	r0, [r3, #0]
  if (ep->doublebuffer == 0U)
 80075f2:	7b0a      	ldrb	r2, [r1, #12]
 80075f4:	2a00      	cmp	r2, #0
 80075f6:	d16d      	bne.n	80076d4 <USB_ActivateEndpoint+0x244>
  HAL_StatusTypeDef ret = HAL_OK;
 80075f8:	2000      	movs	r0, #0
 80075fa:	e7c7      	b.n	800758c <USB_ActivateEndpoint+0xfc>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80075fc:	2250      	movs	r2, #80	@ 0x50
 80075fe:	5aa6      	ldrh	r6, [r4, r2]
 8007600:	4694      	mov	ip, r2
 8007602:	4a4b      	ldr	r2, [pc, #300]	@ (8007730 <USB_ActivateEndpoint+0x2a0>)
 8007604:	19f6      	adds	r6, r6, r7
 8007606:	4690      	mov	r8, r2
 8007608:	464a      	mov	r2, r9
 800760a:	4446      	add	r6, r8
 800760c:	8032      	strh	r2, [r6, #0]
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800760e:	4662      	mov	r2, ip
 8007610:	5aa2      	ldrh	r2, [r4, r2]
 8007612:	4c4c      	ldr	r4, [pc, #304]	@ (8007744 <USB_ActivateEndpoint+0x2b4>)
 8007614:	19d2      	adds	r2, r2, r7
 8007616:	46a4      	mov	ip, r4
 8007618:	4462      	add	r2, ip
 800761a:	8814      	ldrh	r4, [r2, #0]
 800761c:	6909      	ldr	r1, [r1, #16]
 800761e:	05a4      	lsls	r4, r4, #22
 8007620:	0da4      	lsrs	r4, r4, #22
 8007622:	8014      	strh	r4, [r2, #0]
 8007624:	2900      	cmp	r1, #0
 8007626:	d048      	beq.n	80076ba <USB_ActivateEndpoint+0x22a>
 8007628:	293e      	cmp	r1, #62	@ 0x3e
 800762a:	d868      	bhi.n	80076fe <USB_ActivateEndpoint+0x26e>
 800762c:	2601      	movs	r6, #1
 800762e:	084c      	lsrs	r4, r1, #1
 8007630:	4031      	ands	r1, r6
 8007632:	1864      	adds	r4, r4, r1
 8007634:	8811      	ldrh	r1, [r2, #0]
 8007636:	02a4      	lsls	r4, r4, #10
 8007638:	4321      	orrs	r1, r4
 800763a:	b289      	uxth	r1, r1
 800763c:	8011      	strh	r1, [r2, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800763e:	881a      	ldrh	r2, [r3, #0]
 8007640:	0452      	lsls	r2, r2, #17
 8007642:	d505      	bpl.n	8007650 <USB_ActivateEndpoint+0x1c0>
 8007644:	881a      	ldrh	r2, [r3, #0]
 8007646:	4937      	ldr	r1, [pc, #220]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 8007648:	400a      	ands	r2, r1
 800764a:	493a      	ldr	r1, [pc, #232]	@ (8007734 <USB_ActivateEndpoint+0x2a4>)
 800764c:	430a      	orrs	r2, r1
 800764e:	801a      	strh	r2, [r3, #0]
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007650:	4a39      	ldr	r2, [pc, #228]	@ (8007738 <USB_ActivateEndpoint+0x2a8>)
 8007652:	8819      	ldrh	r1, [r3, #0]
 8007654:	4011      	ands	r1, r2
 8007656:	22c0      	movs	r2, #192	@ 0xc0
      if (ep->num == 0U)
 8007658:	2d00      	cmp	r5, #0
 800765a:	d000      	beq.n	800765e <USB_ActivateEndpoint+0x1ce>
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800765c:	2280      	movs	r2, #128	@ 0x80
 800765e:	0192      	lsls	r2, r2, #6
 8007660:	404a      	eors	r2, r1
 8007662:	4932      	ldr	r1, [pc, #200]	@ (800772c <USB_ActivateEndpoint+0x29c>)
 8007664:	430a      	orrs	r2, r1
 8007666:	801a      	strh	r2, [r3, #0]
 8007668:	e777      	b.n	800755a <USB_ActivateEndpoint+0xca>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800766a:	881a      	ldrh	r2, [r3, #0]
 800766c:	0452      	lsls	r2, r2, #17
 800766e:	d505      	bpl.n	800767c <USB_ActivateEndpoint+0x1ec>
 8007670:	881a      	ldrh	r2, [r3, #0]
 8007672:	492c      	ldr	r1, [pc, #176]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 8007674:	400a      	ands	r2, r1
 8007676:	492f      	ldr	r1, [pc, #188]	@ (8007734 <USB_ActivateEndpoint+0x2a4>)
 8007678:	430a      	orrs	r2, r1
 800767a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800767c:	881a      	ldrh	r2, [r3, #0]
 800767e:	0652      	lsls	r2, r2, #25
 8007680:	d505      	bpl.n	800768e <USB_ActivateEndpoint+0x1fe>
 8007682:	881a      	ldrh	r2, [r3, #0]
 8007684:	4927      	ldr	r1, [pc, #156]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 8007686:	400a      	ands	r2, r1
 8007688:	492d      	ldr	r1, [pc, #180]	@ (8007740 <USB_ActivateEndpoint+0x2b0>)
 800768a:	430a      	orrs	r2, r1
 800768c:	801a      	strh	r2, [r3, #0]
      if (ep->type != EP_TYPE_ISOC)
 800768e:	2e01      	cmp	r6, #1
 8007690:	d027      	beq.n	80076e2 <USB_ActivateEndpoint+0x252>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007692:	8819      	ldrh	r1, [r3, #0]
 8007694:	4a29      	ldr	r2, [pc, #164]	@ (800773c <USB_ActivateEndpoint+0x2ac>)
 8007696:	4011      	ands	r1, r2
 8007698:	2220      	movs	r2, #32
 800769a:	4051      	eors	r1, r2
 800769c:	4a20      	ldr	r2, [pc, #128]	@ (8007720 <USB_ActivateEndpoint+0x290>)
 800769e:	430a      	orrs	r2, r1
 80076a0:	b292      	uxth	r2, r2
 80076a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80076a4:	881a      	ldrh	r2, [r3, #0]
 80076a6:	4924      	ldr	r1, [pc, #144]	@ (8007738 <USB_ActivateEndpoint+0x2a8>)
 80076a8:	400a      	ands	r2, r1
 80076aa:	4920      	ldr	r1, [pc, #128]	@ (800772c <USB_ActivateEndpoint+0x29c>)
 80076ac:	430a      	orrs	r2, r1
 80076ae:	801a      	strh	r2, [r3, #0]
  return ret;
 80076b0:	e753      	b.n	800755a <USB_ActivateEndpoint+0xca>
      wEpRegVal |= USB_EP_CONTROL;
 80076b2:	2080      	movs	r0, #128	@ 0x80
 80076b4:	0080      	lsls	r0, r0, #2
 80076b6:	4302      	orrs	r2, r0
      break;
 80076b8:	e700      	b.n	80074bc <USB_ActivateEndpoint+0x2c>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80076ba:	2480      	movs	r4, #128	@ 0x80
 80076bc:	8811      	ldrh	r1, [r2, #0]
 80076be:	0224      	lsls	r4, r4, #8
 80076c0:	4321      	orrs	r1, r4
 80076c2:	8011      	strh	r1, [r2, #0]
 80076c4:	e7bb      	b.n	800763e <USB_ActivateEndpoint+0x1ae>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076c6:	881a      	ldrh	r2, [r3, #0]
 80076c8:	4916      	ldr	r1, [pc, #88]	@ (8007724 <USB_ActivateEndpoint+0x294>)
 80076ca:	400a      	ands	r2, r1
 80076cc:	491c      	ldr	r1, [pc, #112]	@ (8007740 <USB_ActivateEndpoint+0x2b0>)
 80076ce:	430a      	orrs	r2, r1
 80076d0:	801a      	strh	r2, [r3, #0]
 80076d2:	e732      	b.n	800753a <USB_ActivateEndpoint+0xaa>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80076d4:	881a      	ldrh	r2, [r3, #0]
 80076d6:	481c      	ldr	r0, [pc, #112]	@ (8007748 <USB_ActivateEndpoint+0x2b8>)
 80076d8:	403a      	ands	r2, r7
 80076da:	4302      	orrs	r2, r0
 80076dc:	801a      	strh	r2, [r3, #0]
 80076de:	2000      	movs	r0, #0
 80076e0:	e702      	b.n	80074e8 <USB_ActivateEndpoint+0x58>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076e2:	881a      	ldrh	r2, [r3, #0]
 80076e4:	4915      	ldr	r1, [pc, #84]	@ (800773c <USB_ActivateEndpoint+0x2ac>)
 80076e6:	400a      	ands	r2, r1
 80076e8:	4910      	ldr	r1, [pc, #64]	@ (800772c <USB_ActivateEndpoint+0x29c>)
 80076ea:	430a      	orrs	r2, r1
 80076ec:	801a      	strh	r2, [r3, #0]
 80076ee:	e7d9      	b.n	80076a4 <USB_ActivateEndpoint+0x214>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80076f0:	881a      	ldrh	r2, [r3, #0]
 80076f2:	4912      	ldr	r1, [pc, #72]	@ (800773c <USB_ActivateEndpoint+0x2ac>)
 80076f4:	400a      	ands	r2, r1
 80076f6:	490d      	ldr	r1, [pc, #52]	@ (800772c <USB_ActivateEndpoint+0x29c>)
 80076f8:	430a      	orrs	r2, r1
 80076fa:	801a      	strh	r2, [r3, #0]
 80076fc:	e72d      	b.n	800755a <USB_ActivateEndpoint+0xca>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80076fe:	261f      	movs	r6, #31
 8007700:	094c      	lsrs	r4, r1, #5
 8007702:	4031      	ands	r1, r6
 8007704:	424e      	negs	r6, r1
 8007706:	4171      	adcs	r1, r6
 8007708:	1a64      	subs	r4, r4, r1
 800770a:	8811      	ldrh	r1, [r2, #0]
 800770c:	02a4      	lsls	r4, r4, #10
 800770e:	430c      	orrs	r4, r1
 8007710:	490e      	ldr	r1, [pc, #56]	@ (800774c <USB_ActivateEndpoint+0x2bc>)
 8007712:	4321      	orrs	r1, r4
 8007714:	b289      	uxth	r1, r1
 8007716:	8011      	strh	r1, [r2, #0]
 8007718:	e791      	b.n	800763e <USB_ActivateEndpoint+0x1ae>
 800771a:	46c0      	nop			@ (mov r8, r8)
 800771c:	ffff898f 	.word	0xffff898f
 8007720:	ffff8080 	.word	0xffff8080
 8007724:	ffff8f8f 	.word	0xffff8f8f
 8007728:	ffff8e8f 	.word	0xffff8e8f
 800772c:	00008080 	.word	0x00008080
 8007730:	00000404 	.word	0x00000404
 8007734:	0000c080 	.word	0x0000c080
 8007738:	ffffbf8f 	.word	0xffffbf8f
 800773c:	ffff8fbf 	.word	0xffff8fbf
 8007740:	000080c0 	.word	0x000080c0
 8007744:	00000406 	.word	0x00000406
 8007748:	00008180 	.word	0x00008180
 800774c:	ffff8000 	.word	0xffff8000

08007750 <USB_DeactivateEndpoint>:
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007750:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8007752:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007754:	009b      	lsls	r3, r3, #2
  if (ep->doublebuffer == 0U)
 8007756:	7b09      	ldrb	r1, [r1, #12]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007758:	18c0      	adds	r0, r0, r3
 800775a:	8803      	ldrh	r3, [r0, #0]
  if (ep->doublebuffer == 0U)
 800775c:	2900      	cmp	r1, #0
 800775e:	d10c      	bne.n	800777a <USB_DeactivateEndpoint+0x2a>
    if (ep->is_in != 0U)
 8007760:	2a00      	cmp	r2, #0
 8007762:	d056      	beq.n	8007812 <USB_DeactivateEndpoint+0xc2>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007764:	065b      	lsls	r3, r3, #25
 8007766:	d500      	bpl.n	800776a <USB_DeactivateEndpoint+0x1a>
 8007768:	e062      	b.n	8007830 <USB_DeactivateEndpoint+0xe0>

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800776a:	8803      	ldrh	r3, [r0, #0]
 800776c:	4a34      	ldr	r2, [pc, #208]	@ (8007840 <USB_DeactivateEndpoint+0xf0>)
 800776e:	4013      	ands	r3, r2
 8007770:	4a34      	ldr	r2, [pc, #208]	@ (8007844 <USB_DeactivateEndpoint+0xf4>)
 8007772:	4313      	orrs	r3, r2
 8007774:	8003      	strh	r3, [r0, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8007776:	2000      	movs	r0, #0
 8007778:	4770      	bx	lr
    if (ep->is_in == 0U)
 800777a:	2a00      	cmp	r2, #0
 800777c:	d124      	bne.n	80077c8 <USB_DeactivateEndpoint+0x78>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800777e:	045b      	lsls	r3, r3, #17
 8007780:	d505      	bpl.n	800778e <USB_DeactivateEndpoint+0x3e>
 8007782:	8803      	ldrh	r3, [r0, #0]
 8007784:	4a30      	ldr	r2, [pc, #192]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 8007786:	4013      	ands	r3, r2
 8007788:	4a30      	ldr	r2, [pc, #192]	@ (800784c <USB_DeactivateEndpoint+0xfc>)
 800778a:	4313      	orrs	r3, r2
 800778c:	8003      	strh	r3, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800778e:	8803      	ldrh	r3, [r0, #0]
 8007790:	065b      	lsls	r3, r3, #25
 8007792:	d505      	bpl.n	80077a0 <USB_DeactivateEndpoint+0x50>
 8007794:	8803      	ldrh	r3, [r0, #0]
 8007796:	4a2c      	ldr	r2, [pc, #176]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 8007798:	4013      	ands	r3, r2
 800779a:	4a2d      	ldr	r2, [pc, #180]	@ (8007850 <USB_DeactivateEndpoint+0x100>)
 800779c:	4313      	orrs	r3, r2
 800779e:	8003      	strh	r3, [r0, #0]
      PCD_TX_DTOG(USBx, ep->num);
 80077a0:	8803      	ldrh	r3, [r0, #0]
 80077a2:	4a29      	ldr	r2, [pc, #164]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80077a4:	4926      	ldr	r1, [pc, #152]	@ (8007840 <USB_DeactivateEndpoint+0xf0>)
      PCD_TX_DTOG(USBx, ep->num);
 80077a6:	4013      	ands	r3, r2
 80077a8:	4a29      	ldr	r2, [pc, #164]	@ (8007850 <USB_DeactivateEndpoint+0x100>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80077ae:	8803      	ldrh	r3, [r0, #0]
 80077b0:	4a28      	ldr	r2, [pc, #160]	@ (8007854 <USB_DeactivateEndpoint+0x104>)
 80077b2:	4013      	ands	r3, r2
 80077b4:	4a28      	ldr	r2, [pc, #160]	@ (8007858 <USB_DeactivateEndpoint+0x108>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80077bc:	8803      	ldrh	r3, [r0, #0]
 80077be:	400b      	ands	r3, r1
 80077c0:	431a      	orrs	r2, r3
 80077c2:	b292      	uxth	r2, r2
 80077c4:	8002      	strh	r2, [r0, #0]
 80077c6:	e7d6      	b.n	8007776 <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80077c8:	045b      	lsls	r3, r3, #17
 80077ca:	d505      	bpl.n	80077d8 <USB_DeactivateEndpoint+0x88>
 80077cc:	8803      	ldrh	r3, [r0, #0]
 80077ce:	4a1e      	ldr	r2, [pc, #120]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 80077d0:	4013      	ands	r3, r2
 80077d2:	4a1e      	ldr	r2, [pc, #120]	@ (800784c <USB_DeactivateEndpoint+0xfc>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	8003      	strh	r3, [r0, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80077d8:	8803      	ldrh	r3, [r0, #0]
 80077da:	065b      	lsls	r3, r3, #25
 80077dc:	d505      	bpl.n	80077ea <USB_DeactivateEndpoint+0x9a>
 80077de:	8803      	ldrh	r3, [r0, #0]
 80077e0:	4a19      	ldr	r2, [pc, #100]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 80077e2:	4013      	ands	r3, r2
 80077e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007850 <USB_DeactivateEndpoint+0x100>)
 80077e6:	4313      	orrs	r3, r2
 80077e8:	8003      	strh	r3, [r0, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80077ea:	8803      	ldrh	r3, [r0, #0]
 80077ec:	4a16      	ldr	r2, [pc, #88]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80077ee:	4919      	ldr	r1, [pc, #100]	@ (8007854 <USB_DeactivateEndpoint+0x104>)
      PCD_RX_DTOG(USBx, ep->num);
 80077f0:	4013      	ands	r3, r2
 80077f2:	4a16      	ldr	r2, [pc, #88]	@ (800784c <USB_DeactivateEndpoint+0xfc>)
 80077f4:	4313      	orrs	r3, r2
 80077f6:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80077f8:	8803      	ldrh	r3, [r0, #0]
 80077fa:	4a11      	ldr	r2, [pc, #68]	@ (8007840 <USB_DeactivateEndpoint+0xf0>)
 80077fc:	4013      	ands	r3, r2
 80077fe:	4a16      	ldr	r2, [pc, #88]	@ (8007858 <USB_DeactivateEndpoint+0x108>)
 8007800:	4313      	orrs	r3, r2
 8007802:	b29b      	uxth	r3, r3
 8007804:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007806:	8803      	ldrh	r3, [r0, #0]
 8007808:	400b      	ands	r3, r1
 800780a:	431a      	orrs	r2, r3
 800780c:	b292      	uxth	r2, r2
 800780e:	8002      	strh	r2, [r0, #0]
 8007810:	e7b1      	b.n	8007776 <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007812:	045b      	lsls	r3, r3, #17
 8007814:	d505      	bpl.n	8007822 <USB_DeactivateEndpoint+0xd2>
 8007816:	8803      	ldrh	r3, [r0, #0]
 8007818:	4a0b      	ldr	r2, [pc, #44]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 800781a:	4013      	ands	r3, r2
 800781c:	4a0b      	ldr	r2, [pc, #44]	@ (800784c <USB_DeactivateEndpoint+0xfc>)
 800781e:	4313      	orrs	r3, r2
 8007820:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007822:	8803      	ldrh	r3, [r0, #0]
 8007824:	4a0b      	ldr	r2, [pc, #44]	@ (8007854 <USB_DeactivateEndpoint+0x104>)
 8007826:	4013      	ands	r3, r2
 8007828:	4a06      	ldr	r2, [pc, #24]	@ (8007844 <USB_DeactivateEndpoint+0xf4>)
 800782a:	4313      	orrs	r3, r2
 800782c:	8003      	strh	r3, [r0, #0]
 800782e:	e7a2      	b.n	8007776 <USB_DeactivateEndpoint+0x26>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007830:	8803      	ldrh	r3, [r0, #0]
 8007832:	4a05      	ldr	r2, [pc, #20]	@ (8007848 <USB_DeactivateEndpoint+0xf8>)
 8007834:	4013      	ands	r3, r2
 8007836:	4a06      	ldr	r2, [pc, #24]	@ (8007850 <USB_DeactivateEndpoint+0x100>)
 8007838:	4313      	orrs	r3, r2
 800783a:	8003      	strh	r3, [r0, #0]
 800783c:	e795      	b.n	800776a <USB_DeactivateEndpoint+0x1a>
 800783e:	46c0      	nop			@ (mov r8, r8)
 8007840:	ffff8fbf 	.word	0xffff8fbf
 8007844:	00008080 	.word	0x00008080
 8007848:	ffff8f8f 	.word	0xffff8f8f
 800784c:	0000c080 	.word	0x0000c080
 8007850:	000080c0 	.word	0x000080c0
 8007854:	ffffbf8f 	.word	0xffffbf8f
 8007858:	ffff8080 	.word	0xffff8080

0800785c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800785c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800785e:	4645      	mov	r5, r8
 8007860:	46de      	mov	lr, fp
 8007862:	4657      	mov	r7, sl
 8007864:	464e      	mov	r6, r9
 8007866:	b5e0      	push	{r5, r6, r7, lr}
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007868:	784b      	ldrb	r3, [r1, #1]
{
 800786a:	0002      	movs	r2, r0
    {
      len = ep->xfer_len;
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800786c:	7b0d      	ldrb	r5, [r1, #12]
{
 800786e:	b087      	sub	sp, #28
  if (ep->is_in == 1U)
 8007870:	2b01      	cmp	r3, #1
 8007872:	d100      	bne.n	8007876 <USB_EPStartXfer+0x1a>
 8007874:	e074      	b.n	8007960 <USB_EPStartXfer+0x104>

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007876:	2d00      	cmp	r5, #0
 8007878:	d03b      	beq.n	80078f2 <USB_EPStartXfer+0x96>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800787a:	78cc      	ldrb	r4, [r1, #3]
 800787c:	2c02      	cmp	r4, #2
 800787e:	d100      	bne.n	8007882 <USB_EPStartXfer+0x26>
 8007880:	e107      	b.n	8007a92 <USB_EPStartXfer+0x236>
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
      }
      else
      {
        return HAL_ERROR;
 8007882:	2001      	movs	r0, #1
      else if (ep->type == EP_TYPE_ISOC)
 8007884:	2c01      	cmp	r4, #1
 8007886:	d164      	bne.n	8007952 <USB_EPStartXfer+0xf6>
        if (ep->xfer_len > ep->maxpacket)
 8007888:	698d      	ldr	r5, [r1, #24]
 800788a:	6908      	ldr	r0, [r1, #16]
          ep->xfer_len = 0U;
 800788c:	2400      	movs	r4, #0
        if (ep->xfer_len > ep->maxpacket)
 800788e:	4285      	cmp	r5, r0
 8007890:	d901      	bls.n	8007896 <USB_EPStartXfer+0x3a>
          ep->xfer_len -= len;
 8007892:	1a2c      	subs	r4, r5, r0
          len = ep->maxpacket;
 8007894:	0005      	movs	r5, r0
 8007896:	618c      	str	r4, [r1, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007898:	2b00      	cmp	r3, #0
 800789a:	d000      	beq.n	800789e <USB_EPStartXfer+0x42>
 800789c:	e0f7      	b.n	8007a8e <USB_EPStartXfer+0x232>
 800789e:	2650      	movs	r6, #80	@ 0x50
 80078a0:	4ba4      	ldr	r3, [pc, #656]	@ (8007b34 <USB_EPStartXfer+0x2d8>)
 80078a2:	5b90      	ldrh	r0, [r2, r6]
 80078a4:	780c      	ldrb	r4, [r1, #0]
 80078a6:	18d3      	adds	r3, r2, r3
 80078a8:	181b      	adds	r3, r3, r0
 80078aa:	00e4      	lsls	r4, r4, #3
 80078ac:	191b      	adds	r3, r3, r4
 80078ae:	8818      	ldrh	r0, [r3, #0]
 80078b0:	0580      	lsls	r0, r0, #22
 80078b2:	0d80      	lsrs	r0, r0, #22
 80078b4:	8018      	strh	r0, [r3, #0]
 80078b6:	48a0      	ldr	r0, [pc, #640]	@ (8007b38 <USB_EPStartXfer+0x2dc>)
 80078b8:	4680      	mov	r8, r0
 80078ba:	4490      	add	r8, r2
 80078bc:	2d00      	cmp	r5, #0
 80078be:	d100      	bne.n	80078c2 <USB_EPStartXfer+0x66>
 80078c0:	e22b      	b.n	8007d1a <USB_EPStartXfer+0x4be>
 80078c2:	2d3e      	cmp	r5, #62	@ 0x3e
 80078c4:	d900      	bls.n	80078c8 <USB_EPStartXfer+0x6c>
 80078c6:	e0c5      	b.n	8007a54 <USB_EPStartXfer+0x1f8>
 80078c8:	2001      	movs	r0, #1
 80078ca:	086f      	lsrs	r7, r5, #1
 80078cc:	4005      	ands	r5, r0
 80078ce:	197f      	adds	r7, r7, r5
 80078d0:	02bf      	lsls	r7, r7, #10
 80078d2:	881d      	ldrh	r5, [r3, #0]
 80078d4:	b2bf      	uxth	r7, r7
 80078d6:	433d      	orrs	r5, r7
 80078d8:	801d      	strh	r5, [r3, #0]
 80078da:	5b93      	ldrh	r3, [r2, r6]
 80078dc:	4443      	add	r3, r8
 80078de:	191b      	adds	r3, r3, r4
 80078e0:	8818      	ldrh	r0, [r3, #0]
 80078e2:	0580      	lsls	r0, r0, #22
 80078e4:	0d80      	lsrs	r0, r0, #22
 80078e6:	8018      	strh	r0, [r3, #0]
 80078e8:	8818      	ldrh	r0, [r3, #0]
 80078ea:	4307      	orrs	r7, r0
 80078ec:	801f      	strh	r7, [r3, #0]
 80078ee:	780b      	ldrb	r3, [r1, #0]
 80078f0:	e023      	b.n	800793a <USB_EPStartXfer+0xde>
      if (ep->xfer_len > ep->maxpacket)
 80078f2:	698c      	ldr	r4, [r1, #24]
 80078f4:	690b      	ldr	r3, [r1, #16]
        ep->xfer_len = 0U;
 80078f6:	2000      	movs	r0, #0
      if (ep->xfer_len > ep->maxpacket)
 80078f8:	429c      	cmp	r4, r3
 80078fa:	d901      	bls.n	8007900 <USB_EPStartXfer+0xa4>
        ep->xfer_len -= len;
 80078fc:	1ae0      	subs	r0, r4, r3
        len = ep->maxpacket;
 80078fe:	001c      	movs	r4, r3
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007900:	2350      	movs	r3, #80	@ 0x50
 8007902:	6188      	str	r0, [r1, #24]
 8007904:	5ad5      	ldrh	r5, [r2, r3]
 8007906:	4b8c      	ldr	r3, [pc, #560]	@ (8007b38 <USB_EPStartXfer+0x2dc>)
 8007908:	7808      	ldrb	r0, [r1, #0]
 800790a:	18d3      	adds	r3, r2, r3
 800790c:	195b      	adds	r3, r3, r5
 800790e:	00c0      	lsls	r0, r0, #3
 8007910:	18c0      	adds	r0, r0, r3
 8007912:	8803      	ldrh	r3, [r0, #0]
 8007914:	059b      	lsls	r3, r3, #22
 8007916:	0d9b      	lsrs	r3, r3, #22
 8007918:	8003      	strh	r3, [r0, #0]
 800791a:	2c00      	cmp	r4, #0
 800791c:	d100      	bne.n	8007920 <USB_EPStartXfer+0xc4>
 800791e:	e092      	b.n	8007a46 <USB_EPStartXfer+0x1ea>
 8007920:	2c3e      	cmp	r4, #62	@ 0x3e
 8007922:	d900      	bls.n	8007926 <USB_EPStartXfer+0xca>
 8007924:	e0f7      	b.n	8007b16 <USB_EPStartXfer+0x2ba>
 8007926:	2301      	movs	r3, #1
 8007928:	0865      	lsrs	r5, r4, #1
 800792a:	4023      	ands	r3, r4
 800792c:	18ed      	adds	r5, r5, r3
 800792e:	8803      	ldrh	r3, [r0, #0]
 8007930:	02ad      	lsls	r5, r5, #10
 8007932:	432b      	orrs	r3, r5
 8007934:	b29b      	uxth	r3, r3
 8007936:	8003      	strh	r3, [r0, #0]
 8007938:	780b      	ldrb	r3, [r1, #0]
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	18d2      	adds	r2, r2, r3
 800793e:	8811      	ldrh	r1, [r2, #0]
 8007940:	4b7e      	ldr	r3, [pc, #504]	@ (8007b3c <USB_EPStartXfer+0x2e0>)
  }

  return HAL_OK;
 8007942:	2000      	movs	r0, #0
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007944:	4019      	ands	r1, r3
 8007946:	23c0      	movs	r3, #192	@ 0xc0
 8007948:	019b      	lsls	r3, r3, #6
 800794a:	404b      	eors	r3, r1
 800794c:	497c      	ldr	r1, [pc, #496]	@ (8007b40 <USB_EPStartXfer+0x2e4>)
 800794e:	430b      	orrs	r3, r1
 8007950:	8013      	strh	r3, [r2, #0]
}
 8007952:	b007      	add	sp, #28
 8007954:	bcf0      	pop	{r4, r5, r6, r7}
 8007956:	46bb      	mov	fp, r7
 8007958:	46b2      	mov	sl, r6
 800795a:	46a9      	mov	r9, r5
 800795c:	46a0      	mov	r8, r4
 800795e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len > ep->maxpacket)
 8007960:	690c      	ldr	r4, [r1, #16]
 8007962:	6988      	ldr	r0, [r1, #24]
 8007964:	42a0      	cmp	r0, r4
 8007966:	d866      	bhi.n	8007a36 <USB_EPStartXfer+0x1da>
    if (ep->doublebuffer == 0U)
 8007968:	2680      	movs	r6, #128	@ 0x80
 800796a:	00f6      	lsls	r6, r6, #3
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800796c:	694b      	ldr	r3, [r1, #20]
 800796e:	1997      	adds	r7, r2, r6
    if (ep->doublebuffer == 0U)
 8007970:	2d00      	cmp	r5, #0
 8007972:	d12e      	bne.n	80079d2 <USB_EPStartXfer+0x176>
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007974:	0405      	lsls	r5, r0, #16
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007976:	88cc      	ldrh	r4, [r1, #6]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007978:	0c2d      	lsrs	r5, r5, #16
 800797a:	3501      	adds	r5, #1
 800797c:	086d      	lsrs	r5, r5, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800797e:	19e4      	adds	r4, r4, r7

  for (count = n; count != 0U; count--)
 8007980:	2d00      	cmp	r5, #0
 8007982:	d00e      	beq.n	80079a2 <USB_EPStartXfer+0x146>
 8007984:	1ae4      	subs	r4, r4, r3
 8007986:	4694      	mov	ip, r2
 8007988:	0022      	movs	r2, r4
 800798a:	006d      	lsls	r5, r5, #1
 800798c:	195d      	adds	r5, r3, r5
 800798e:	785c      	ldrb	r4, [r3, #1]
 8007990:	781f      	ldrb	r7, [r3, #0]
 8007992:	0224      	lsls	r4, r4, #8
 8007994:	189e      	adds	r6, r3, r2
  {
    WrVal = pBuf[0];
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007996:	433c      	orrs	r4, r7
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 8007998:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 800799a:	8034      	strh	r4, [r6, #0]
  for (count = n; count != 0U; count--)
 800799c:	42ab      	cmp	r3, r5
 800799e:	d1f6      	bne.n	800798e <USB_EPStartXfer+0x132>
 80079a0:	4662      	mov	r2, ip
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80079a2:	2350      	movs	r3, #80	@ 0x50
 80079a4:	4c63      	ldr	r4, [pc, #396]	@ (8007b34 <USB_EPStartXfer+0x2d8>)
 80079a6:	5ad5      	ldrh	r5, [r2, r3]
 80079a8:	780b      	ldrb	r3, [r1, #0]
 80079aa:	1914      	adds	r4, r2, r4
 80079ac:	00db      	lsls	r3, r3, #3
 80079ae:	1964      	adds	r4, r4, r5
 80079b0:	191b      	adds	r3, r3, r4
 80079b2:	b280      	uxth	r0, r0
 80079b4:	8018      	strh	r0, [r3, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80079b6:	780b      	ldrb	r3, [r1, #0]
  return HAL_OK;
 80079b8:	2000      	movs	r0, #0
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80079ba:	009b      	lsls	r3, r3, #2
 80079bc:	18d3      	adds	r3, r2, r3
 80079be:	8819      	ldrh	r1, [r3, #0]
 80079c0:	4a60      	ldr	r2, [pc, #384]	@ (8007b44 <USB_EPStartXfer+0x2e8>)
 80079c2:	4011      	ands	r1, r2
 80079c4:	2230      	movs	r2, #48	@ 0x30
 80079c6:	4051      	eors	r1, r2
 80079c8:	4a5f      	ldr	r2, [pc, #380]	@ (8007b48 <USB_EPStartXfer+0x2ec>)
 80079ca:	430a      	orrs	r2, r1
 80079cc:	b292      	uxth	r2, r2
 80079ce:	801a      	strh	r2, [r3, #0]
 80079d0:	e7bf      	b.n	8007952 <USB_EPStartXfer+0xf6>
        if (ep->xfer_len_db > ep->maxpacket)
 80079d2:	6a0d      	ldr	r5, [r1, #32]
 80079d4:	46ab      	mov	fp, r5
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80079d6:	780d      	ldrb	r5, [r1, #0]
 80079d8:	00ae      	lsls	r6, r5, #2
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80079da:	00ed      	lsls	r5, r5, #3
 80079dc:	9501      	str	r5, [sp, #4]
      if (ep->type == EP_TYPE_BULK)
 80079de:	78cd      	ldrb	r5, [r1, #3]
 80079e0:	2d02      	cmp	r5, #2
 80079e2:	d100      	bne.n	80079e6 <USB_EPStartXfer+0x18a>
 80079e4:	e0ba      	b.n	8007b5c <USB_EPStartXfer+0x300>
        ep->xfer_len_db -= len;
 80079e6:	465c      	mov	r4, fp
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80079e8:	1996      	adds	r6, r2, r6
        ep->xfer_len_db -= len;
 80079ea:	1a24      	subs	r4, r4, r0
 80079ec:	620c      	str	r4, [r1, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80079ee:	8834      	ldrh	r4, [r6, #0]
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80079f0:	b286      	uxth	r6, r0
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80079f2:	0400      	lsls	r0, r0, #16
 80079f4:	0c00      	lsrs	r0, r0, #16
 80079f6:	3001      	adds	r0, #1
 80079f8:	0840      	lsrs	r0, r0, #1
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80079fa:	0664      	lsls	r4, r4, #25
 80079fc:	d400      	bmi.n	8007a00 <USB_EPStartXfer+0x1a4>
 80079fe:	e138      	b.n	8007c72 <USB_EPStartXfer+0x416>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007a00:	2450      	movs	r4, #80	@ 0x50
 8007a02:	5b14      	ldrh	r4, [r2, r4]
 8007a04:	9d01      	ldr	r5, [sp, #4]
 8007a06:	46a4      	mov	ip, r4
 8007a08:	4c4b      	ldr	r4, [pc, #300]	@ (8007b38 <USB_EPStartXfer+0x2dc>)
 8007a0a:	1914      	adds	r4, r2, r4
 8007a0c:	4464      	add	r4, ip
 8007a0e:	46ac      	mov	ip, r5
 8007a10:	4464      	add	r4, ip
 8007a12:	8026      	strh	r6, [r4, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007a14:	894d      	ldrh	r5, [r1, #10]
 8007a16:	19ef      	adds	r7, r5, r7
  for (count = n; count != 0U; count--)
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d0cc      	beq.n	80079b6 <USB_EPStartXfer+0x15a>
 8007a1c:	0044      	lsls	r4, r0, #1
 8007a1e:	191c      	adds	r4, r3, r4
 8007a20:	1aff      	subs	r7, r7, r3
 8007a22:	7858      	ldrb	r0, [r3, #1]
 8007a24:	781e      	ldrb	r6, [r3, #0]
 8007a26:	0200      	lsls	r0, r0, #8
 8007a28:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007a2a:	4330      	orrs	r0, r6
    pBuf++;
 8007a2c:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007a2e:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 8007a30:	42a3      	cmp	r3, r4
 8007a32:	d1f6      	bne.n	8007a22 <USB_EPStartXfer+0x1c6>
 8007a34:	e7bf      	b.n	80079b6 <USB_EPStartXfer+0x15a>
 8007a36:	2680      	movs	r6, #128	@ 0x80
 8007a38:	00f6      	lsls	r6, r6, #3
    if (ep->xfer_len > ep->maxpacket)
 8007a3a:	0020      	movs	r0, r4
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8007a3c:	694b      	ldr	r3, [r1, #20]
 8007a3e:	1997      	adds	r7, r2, r6
    if (ep->doublebuffer == 0U)
 8007a40:	2d00      	cmp	r5, #0
 8007a42:	d1c6      	bne.n	80079d2 <USB_EPStartXfer+0x176>
 8007a44:	e796      	b.n	8007974 <USB_EPStartXfer+0x118>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007a46:	2480      	movs	r4, #128	@ 0x80
 8007a48:	8803      	ldrh	r3, [r0, #0]
 8007a4a:	0224      	lsls	r4, r4, #8
 8007a4c:	4323      	orrs	r3, r4
 8007a4e:	8003      	strh	r3, [r0, #0]
 8007a50:	780b      	ldrb	r3, [r1, #0]
 8007a52:	e772      	b.n	800793a <USB_EPStartXfer+0xde>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007a54:	201f      	movs	r0, #31
 8007a56:	096f      	lsrs	r7, r5, #5
 8007a58:	4005      	ands	r5, r0
 8007a5a:	0028      	movs	r0, r5
 8007a5c:	4245      	negs	r5, r0
 8007a5e:	4145      	adcs	r5, r0
 8007a60:	483a      	ldr	r0, [pc, #232]	@ (8007b4c <USB_EPStartXfer+0x2f0>)
 8007a62:	1b7f      	subs	r7, r7, r5
 8007a64:	4684      	mov	ip, r0
 8007a66:	881d      	ldrh	r5, [r3, #0]
 8007a68:	02bf      	lsls	r7, r7, #10
 8007a6a:	b2bf      	uxth	r7, r7
 8007a6c:	433d      	orrs	r5, r7
 8007a6e:	4305      	orrs	r5, r0
 8007a70:	b2ad      	uxth	r5, r5
 8007a72:	801d      	strh	r5, [r3, #0]
 8007a74:	5b93      	ldrh	r3, [r2, r6]
 8007a76:	4443      	add	r3, r8
 8007a78:	1918      	adds	r0, r3, r4
 8007a7a:	8803      	ldrh	r3, [r0, #0]
 8007a7c:	059b      	lsls	r3, r3, #22
 8007a7e:	0d9b      	lsrs	r3, r3, #22
 8007a80:	8003      	strh	r3, [r0, #0]
 8007a82:	8803      	ldrh	r3, [r0, #0]
 8007a84:	431f      	orrs	r7, r3
 8007a86:	4663      	mov	r3, ip
 8007a88:	431f      	orrs	r7, r3
 8007a8a:	b2bb      	uxth	r3, r7
 8007a8c:	8003      	strh	r3, [r0, #0]
 8007a8e:	780b      	ldrb	r3, [r1, #0]
 8007a90:	e753      	b.n	800793a <USB_EPStartXfer+0xde>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d129      	bne.n	8007aea <USB_EPStartXfer+0x28e>
 8007a96:	2650      	movs	r6, #80	@ 0x50
 8007a98:	4b26      	ldr	r3, [pc, #152]	@ (8007b34 <USB_EPStartXfer+0x2d8>)
 8007a9a:	5b80      	ldrh	r0, [r0, r6]
 8007a9c:	780c      	ldrb	r4, [r1, #0]
 8007a9e:	18d3      	adds	r3, r2, r3
 8007aa0:	181b      	adds	r3, r3, r0
 8007aa2:	00e4      	lsls	r4, r4, #3
 8007aa4:	191b      	adds	r3, r3, r4
 8007aa6:	8818      	ldrh	r0, [r3, #0]
 8007aa8:	690d      	ldr	r5, [r1, #16]
 8007aaa:	0580      	lsls	r0, r0, #22
 8007aac:	0d80      	lsrs	r0, r0, #22
 8007aae:	8018      	strh	r0, [r3, #0]
 8007ab0:	4821      	ldr	r0, [pc, #132]	@ (8007b38 <USB_EPStartXfer+0x2dc>)
 8007ab2:	1810      	adds	r0, r2, r0
 8007ab4:	2d00      	cmp	r5, #0
 8007ab6:	d100      	bne.n	8007aba <USB_EPStartXfer+0x25e>
 8007ab8:	e11e      	b.n	8007cf8 <USB_EPStartXfer+0x49c>
 8007aba:	2d3e      	cmp	r5, #62	@ 0x3e
 8007abc:	d900      	bls.n	8007ac0 <USB_EPStartXfer+0x264>
 8007abe:	e19b      	b.n	8007df8 <USB_EPStartXfer+0x59c>
 8007ac0:	086f      	lsrs	r7, r5, #1
 8007ac2:	46b8      	mov	r8, r7
 8007ac4:	2701      	movs	r7, #1
 8007ac6:	403d      	ands	r5, r7
 8007ac8:	44a8      	add	r8, r5
 8007aca:	4647      	mov	r7, r8
 8007acc:	881d      	ldrh	r5, [r3, #0]
 8007ace:	02bf      	lsls	r7, r7, #10
 8007ad0:	b2bf      	uxth	r7, r7
 8007ad2:	433d      	orrs	r5, r7
 8007ad4:	801d      	strh	r5, [r3, #0]
 8007ad6:	5b93      	ldrh	r3, [r2, r6]
 8007ad8:	18c3      	adds	r3, r0, r3
 8007ada:	191b      	adds	r3, r3, r4
 8007adc:	8818      	ldrh	r0, [r3, #0]
 8007ade:	0580      	lsls	r0, r0, #22
 8007ae0:	0d80      	lsrs	r0, r0, #22
 8007ae2:	8018      	strh	r0, [r3, #0]
 8007ae4:	8818      	ldrh	r0, [r3, #0]
 8007ae6:	4307      	orrs	r7, r0
 8007ae8:	801f      	strh	r7, [r3, #0]
        if (ep->xfer_count != 0U)
 8007aea:	69cb      	ldr	r3, [r1, #28]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d0ce      	beq.n	8007a8e <USB_EPStartXfer+0x232>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007af0:	780b      	ldrb	r3, [r1, #0]
 8007af2:	4d17      	ldr	r5, [pc, #92]	@ (8007b50 <USB_EPStartXfer+0x2f4>)
 8007af4:	0098      	lsls	r0, r3, #2
 8007af6:	1810      	adds	r0, r2, r0
 8007af8:	8804      	ldrh	r4, [r0, #0]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007afa:	402c      	ands	r4, r5
 8007afc:	42ac      	cmp	r4, r5
 8007afe:	d002      	beq.n	8007b06 <USB_EPStartXfer+0x2aa>
 8007b00:	2c00      	cmp	r4, #0
 8007b02:	d000      	beq.n	8007b06 <USB_EPStartXfer+0x2aa>
 8007b04:	e719      	b.n	800793a <USB_EPStartXfer+0xde>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007b06:	8803      	ldrh	r3, [r0, #0]
 8007b08:	4c12      	ldr	r4, [pc, #72]	@ (8007b54 <USB_EPStartXfer+0x2f8>)
 8007b0a:	4023      	ands	r3, r4
 8007b0c:	4c12      	ldr	r4, [pc, #72]	@ (8007b58 <USB_EPStartXfer+0x2fc>)
 8007b0e:	4323      	orrs	r3, r4
 8007b10:	8003      	strh	r3, [r0, #0]
 8007b12:	780b      	ldrb	r3, [r1, #0]
 8007b14:	e711      	b.n	800793a <USB_EPStartXfer+0xde>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007b16:	251f      	movs	r5, #31
 8007b18:	0963      	lsrs	r3, r4, #5
 8007b1a:	402c      	ands	r4, r5
 8007b1c:	4265      	negs	r5, r4
 8007b1e:	416c      	adcs	r4, r5
 8007b20:	1b1b      	subs	r3, r3, r4
 8007b22:	8804      	ldrh	r4, [r0, #0]
 8007b24:	029b      	lsls	r3, r3, #10
 8007b26:	431c      	orrs	r4, r3
 8007b28:	4b08      	ldr	r3, [pc, #32]	@ (8007b4c <USB_EPStartXfer+0x2f0>)
 8007b2a:	4323      	orrs	r3, r4
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	8003      	strh	r3, [r0, #0]
 8007b30:	780b      	ldrb	r3, [r1, #0]
 8007b32:	e702      	b.n	800793a <USB_EPStartXfer+0xde>
 8007b34:	00000402 	.word	0x00000402
 8007b38:	00000406 	.word	0x00000406
 8007b3c:	ffffbf8f 	.word	0xffffbf8f
 8007b40:	00008080 	.word	0x00008080
 8007b44:	ffff8fbf 	.word	0xffff8fbf
 8007b48:	ffff8080 	.word	0xffff8080
 8007b4c:	ffff8000 	.word	0xffff8000
 8007b50:	00004040 	.word	0x00004040
 8007b54:	ffff8f8f 	.word	0xffff8f8f
 8007b58:	000080c0 	.word	0x000080c0
        if (ep->xfer_len_db > ep->maxpacket)
 8007b5c:	4db8      	ldr	r5, [pc, #736]	@ (8007e40 <USB_EPStartXfer+0x5e4>)
 8007b5e:	46a9      	mov	r9, r5
 8007b60:	4491      	add	r9, r2
 8007b62:	455c      	cmp	r4, fp
 8007b64:	d300      	bcc.n	8007b68 <USB_EPStartXfer+0x30c>
 8007b66:	e0a0      	b.n	8007caa <USB_EPStartXfer+0x44e>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8007b68:	46b4      	mov	ip, r6
 8007b6a:	4494      	add	ip, r2
 8007b6c:	4665      	mov	r5, ip
 8007b6e:	882d      	ldrh	r5, [r5, #0]
 8007b70:	46a8      	mov	r8, r5
 8007b72:	4db4      	ldr	r5, [pc, #720]	@ (8007e44 <USB_EPStartXfer+0x5e8>)
 8007b74:	46aa      	mov	sl, r5
 8007b76:	4645      	mov	r5, r8
 8007b78:	4656      	mov	r6, sl
 8007b7a:	4035      	ands	r5, r6
 8007b7c:	46a8      	mov	r8, r5
 8007b7e:	4db2      	ldr	r5, [pc, #712]	@ (8007e48 <USB_EPStartXfer+0x5ec>)
 8007b80:	46aa      	mov	sl, r5
 8007b82:	4645      	mov	r5, r8
 8007b84:	4656      	mov	r6, sl
 8007b86:	4335      	orrs	r5, r6
 8007b88:	4666      	mov	r6, ip
 8007b8a:	8035      	strh	r5, [r6, #0]
          ep->xfer_len_db -= len;
 8007b8c:	465d      	mov	r5, fp
 8007b8e:	1a2d      	subs	r5, r5, r0
 8007b90:	46ab      	mov	fp, r5
 8007b92:	620d      	str	r5, [r1, #32]
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007b94:	b285      	uxth	r5, r0
 8007b96:	9502      	str	r5, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007b98:	0405      	lsls	r5, r0, #16
 8007b9a:	0c2d      	lsrs	r5, r5, #16
 8007b9c:	46ac      	mov	ip, r5
 8007b9e:	2501      	movs	r5, #1
 8007ba0:	46a8      	mov	r8, r5
 8007ba2:	44c4      	add	ip, r8
 8007ba4:	4665      	mov	r5, ip
 8007ba6:	086d      	lsrs	r5, r5, #1
 8007ba8:	46aa      	mov	sl, r5
 8007baa:	4da8      	ldr	r5, [pc, #672]	@ (8007e4c <USB_EPStartXfer+0x5f0>)
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007bac:	8836      	ldrh	r6, [r6, #0]
 8007bae:	46ac      	mov	ip, r5
 8007bb0:	4494      	add	ip, r2
 8007bb2:	4665      	mov	r5, ip
 8007bb4:	9503      	str	r5, [sp, #12]
 8007bb6:	0676      	lsls	r6, r6, #25
 8007bb8:	d400      	bmi.n	8007bbc <USB_EPStartXfer+0x360>
 8007bba:	e0c0      	b.n	8007d3e <USB_EPStartXfer+0x4e2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007bbc:	2650      	movs	r6, #80	@ 0x50
 8007bbe:	9d01      	ldr	r5, [sp, #4]
 8007bc0:	5b96      	ldrh	r6, [r2, r6]
 8007bc2:	4466      	add	r6, ip
 8007bc4:	46ac      	mov	ip, r5
 8007bc6:	b285      	uxth	r5, r0
 8007bc8:	4466      	add	r6, ip
 8007bca:	8035      	strh	r5, [r6, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007bcc:	894e      	ldrh	r6, [r1, #10]
  for (count = n; count != 0U; count--)
 8007bce:	4655      	mov	r5, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007bd0:	46b4      	mov	ip, r6
 8007bd2:	44bc      	add	ip, r7
  for (count = n; count != 0U; count--)
 8007bd4:	2d00      	cmp	r5, #0
 8007bd6:	d022      	beq.n	8007c1e <USB_EPStartXfer+0x3c2>
 8007bd8:	006e      	lsls	r6, r5, #1
 8007bda:	4665      	mov	r5, ip
 8007bdc:	46b0      	mov	r8, r6
 8007bde:	1aed      	subs	r5, r5, r3
 8007be0:	46ac      	mov	ip, r5
 8007be2:	9005      	str	r0, [sp, #20]
 8007be4:	0010      	movs	r0, r2
 8007be6:	4498      	add	r8, r3
 8007be8:	9403      	str	r4, [sp, #12]
 8007bea:	465c      	mov	r4, fp
 8007bec:	4642      	mov	r2, r8
 8007bee:	468b      	mov	fp, r1
  uint8_t *pBuf = pbUsrBuf;
 8007bf0:	001e      	movs	r6, r3
 8007bf2:	4661      	mov	r1, ip
 8007bf4:	4680      	mov	r8, r0
 8007bf6:	469c      	mov	ip, r3
 8007bf8:	9d01      	ldr	r5, [sp, #4]
 8007bfa:	9404      	str	r4, [sp, #16]
 8007bfc:	7870      	ldrb	r0, [r6, #1]
 8007bfe:	7833      	ldrb	r3, [r6, #0]
 8007c00:	0200      	lsls	r0, r0, #8
 8007c02:	1874      	adds	r4, r6, r1
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007c04:	4318      	orrs	r0, r3
    pBuf++;
 8007c06:	3602      	adds	r6, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007c08:	8020      	strh	r0, [r4, #0]
  for (count = n; count != 0U; count--)
 8007c0a:	4296      	cmp	r6, r2
 8007c0c:	d1f6      	bne.n	8007bfc <USB_EPStartXfer+0x3a0>
 8007c0e:	9501      	str	r5, [sp, #4]
 8007c10:	9d04      	ldr	r5, [sp, #16]
 8007c12:	4659      	mov	r1, fp
 8007c14:	4663      	mov	r3, ip
 8007c16:	4642      	mov	r2, r8
 8007c18:	46ab      	mov	fp, r5
 8007c1a:	9c03      	ldr	r4, [sp, #12]
 8007c1c:	9805      	ldr	r0, [sp, #20]
              ep->xfer_len_db -= len;
 8007c1e:	465d      	mov	r5, fp
            ep->xfer_buff += len;
 8007c20:	181b      	adds	r3, r3, r0
 8007c22:	614b      	str	r3, [r1, #20]
              ep->xfer_len_db -= len;
 8007c24:	1a28      	subs	r0, r5, r0
            if (ep->xfer_len_db > ep->maxpacket)
 8007c26:	455c      	cmp	r4, fp
 8007c28:	d307      	bcc.n	8007c3a <USB_EPStartXfer+0x3de>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c2a:	b2a8      	uxth	r0, r5
 8007c2c:	9002      	str	r0, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007c2e:	0428      	lsls	r0, r5, #16
 8007c30:	0c00      	lsrs	r0, r0, #16
 8007c32:	3001      	adds	r0, #1
 8007c34:	0840      	lsrs	r0, r0, #1
 8007c36:	4682      	mov	sl, r0
              ep->xfer_len_db = 0U;
 8007c38:	2000      	movs	r0, #0
 8007c3a:	6208      	str	r0, [r1, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c3c:	2050      	movs	r0, #80	@ 0x50
 8007c3e:	9c01      	ldr	r4, [sp, #4]
 8007c40:	5a10      	ldrh	r0, [r2, r0]
 8007c42:	46a4      	mov	ip, r4
 8007c44:	4448      	add	r0, r9
 8007c46:	9c02      	ldr	r4, [sp, #8]
 8007c48:	4460      	add	r0, ip
 8007c4a:	8004      	strh	r4, [r0, #0]
  for (count = n; count != 0U; count--)
 8007c4c:	4650      	mov	r0, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007c4e:	890e      	ldrh	r6, [r1, #8]
 8007c50:	19f6      	adds	r6, r6, r7
  for (count = n; count != 0U; count--)
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d100      	bne.n	8007c58 <USB_EPStartXfer+0x3fc>
 8007c56:	e6ae      	b.n	80079b6 <USB_EPStartXfer+0x15a>
 8007c58:	0047      	lsls	r7, r0, #1
 8007c5a:	19df      	adds	r7, r3, r7
 8007c5c:	1af6      	subs	r6, r6, r3
 8007c5e:	7858      	ldrb	r0, [r3, #1]
 8007c60:	781d      	ldrb	r5, [r3, #0]
 8007c62:	0200      	lsls	r0, r0, #8
 8007c64:	199c      	adds	r4, r3, r6
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007c66:	4328      	orrs	r0, r5
    pBuf++;
 8007c68:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007c6a:	8020      	strh	r0, [r4, #0]
  for (count = n; count != 0U; count--)
 8007c6c:	42bb      	cmp	r3, r7
 8007c6e:	d1f6      	bne.n	8007c5e <USB_EPStartXfer+0x402>
 8007c70:	e6a1      	b.n	80079b6 <USB_EPStartXfer+0x15a>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007c72:	2450      	movs	r4, #80	@ 0x50
 8007c74:	5b14      	ldrh	r4, [r2, r4]
 8007c76:	9d01      	ldr	r5, [sp, #4]
 8007c78:	46a4      	mov	ip, r4
 8007c7a:	4c71      	ldr	r4, [pc, #452]	@ (8007e40 <USB_EPStartXfer+0x5e4>)
 8007c7c:	1914      	adds	r4, r2, r4
 8007c7e:	4464      	add	r4, ip
 8007c80:	46ac      	mov	ip, r5
 8007c82:	4464      	add	r4, ip
 8007c84:	8026      	strh	r6, [r4, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007c86:	890d      	ldrh	r5, [r1, #8]
 8007c88:	19ef      	adds	r7, r5, r7
  for (count = n; count != 0U; count--)
 8007c8a:	2800      	cmp	r0, #0
 8007c8c:	d100      	bne.n	8007c90 <USB_EPStartXfer+0x434>
 8007c8e:	e692      	b.n	80079b6 <USB_EPStartXfer+0x15a>
 8007c90:	0044      	lsls	r4, r0, #1
 8007c92:	191c      	adds	r4, r3, r4
 8007c94:	1aff      	subs	r7, r7, r3
 8007c96:	7858      	ldrb	r0, [r3, #1]
 8007c98:	781e      	ldrb	r6, [r3, #0]
 8007c9a:	0200      	lsls	r0, r0, #8
 8007c9c:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007c9e:	4330      	orrs	r0, r6
    pBuf++;
 8007ca0:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007ca2:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 8007ca4:	42a3      	cmp	r3, r4
 8007ca6:	d1f6      	bne.n	8007c96 <USB_EPStartXfer+0x43a>
 8007ca8:	e685      	b.n	80079b6 <USB_EPStartXfer+0x15a>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007caa:	1996      	adds	r6, r2, r6
 8007cac:	8830      	ldrh	r0, [r6, #0]
 8007cae:	4c68      	ldr	r4, [pc, #416]	@ (8007e50 <USB_EPStartXfer+0x5f4>)
 8007cb0:	4020      	ands	r0, r4
 8007cb2:	4c68      	ldr	r4, [pc, #416]	@ (8007e54 <USB_EPStartXfer+0x5f8>)
 8007cb4:	4320      	orrs	r0, r4
 8007cb6:	8030      	strh	r0, [r6, #0]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007cb8:	2050      	movs	r0, #80	@ 0x50
 8007cba:	9c01      	ldr	r4, [sp, #4]
 8007cbc:	5a10      	ldrh	r0, [r2, r0]
 8007cbe:	46a4      	mov	ip, r4
 8007cc0:	465c      	mov	r4, fp
 8007cc2:	4448      	add	r0, r9
 8007cc4:	4460      	add	r0, ip
 8007cc6:	b2a4      	uxth	r4, r4
 8007cc8:	8004      	strh	r4, [r0, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007cca:	4658      	mov	r0, fp
 8007ccc:	0404      	lsls	r4, r0, #16
 8007cce:	0c24      	lsrs	r4, r4, #16
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007cd0:	8908      	ldrh	r0, [r1, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007cd2:	3401      	adds	r4, #1
 8007cd4:	0864      	lsrs	r4, r4, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007cd6:	19c7      	adds	r7, r0, r7
  for (count = n; count != 0U; count--)
 8007cd8:	2c00      	cmp	r4, #0
 8007cda:	d100      	bne.n	8007cde <USB_EPStartXfer+0x482>
 8007cdc:	e66b      	b.n	80079b6 <USB_EPStartXfer+0x15a>
 8007cde:	0064      	lsls	r4, r4, #1
 8007ce0:	191c      	adds	r4, r3, r4
 8007ce2:	1aff      	subs	r7, r7, r3
 8007ce4:	7858      	ldrb	r0, [r3, #1]
 8007ce6:	781e      	ldrb	r6, [r3, #0]
 8007ce8:	0200      	lsls	r0, r0, #8
 8007cea:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007cec:	4330      	orrs	r0, r6
    pBuf++;
 8007cee:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007cf0:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 8007cf2:	42a3      	cmp	r3, r4
 8007cf4:	d1f6      	bne.n	8007ce4 <USB_EPStartXfer+0x488>
 8007cf6:	e65e      	b.n	80079b6 <USB_EPStartXfer+0x15a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007cf8:	881f      	ldrh	r7, [r3, #0]
 8007cfa:	4d57      	ldr	r5, [pc, #348]	@ (8007e58 <USB_EPStartXfer+0x5fc>)
 8007cfc:	432f      	orrs	r7, r5
 8007cfe:	b2bf      	uxth	r7, r7
 8007d00:	801f      	strh	r7, [r3, #0]
 8007d02:	5b93      	ldrh	r3, [r2, r6]
 8007d04:	18c3      	adds	r3, r0, r3
 8007d06:	191b      	adds	r3, r3, r4
 8007d08:	8818      	ldrh	r0, [r3, #0]
 8007d0a:	0580      	lsls	r0, r0, #22
 8007d0c:	0d80      	lsrs	r0, r0, #22
 8007d0e:	8018      	strh	r0, [r3, #0]
 8007d10:	8818      	ldrh	r0, [r3, #0]
 8007d12:	4305      	orrs	r5, r0
 8007d14:	b2ad      	uxth	r5, r5
 8007d16:	801d      	strh	r5, [r3, #0]
 8007d18:	e6e7      	b.n	8007aea <USB_EPStartXfer+0x28e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007d1a:	881f      	ldrh	r7, [r3, #0]
 8007d1c:	4d4e      	ldr	r5, [pc, #312]	@ (8007e58 <USB_EPStartXfer+0x5fc>)
 8007d1e:	432f      	orrs	r7, r5
 8007d20:	b2bf      	uxth	r7, r7
 8007d22:	801f      	strh	r7, [r3, #0]
 8007d24:	5b93      	ldrh	r3, [r2, r6]
 8007d26:	4443      	add	r3, r8
 8007d28:	191b      	adds	r3, r3, r4
 8007d2a:	8818      	ldrh	r0, [r3, #0]
 8007d2c:	0580      	lsls	r0, r0, #22
 8007d2e:	0d80      	lsrs	r0, r0, #22
 8007d30:	8018      	strh	r0, [r3, #0]
 8007d32:	8818      	ldrh	r0, [r3, #0]
 8007d34:	4305      	orrs	r5, r0
 8007d36:	b2ad      	uxth	r5, r5
 8007d38:	801d      	strh	r5, [r3, #0]
 8007d3a:	780b      	ldrb	r3, [r1, #0]
 8007d3c:	e5fd      	b.n	800793a <USB_EPStartXfer+0xde>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007d3e:	2650      	movs	r6, #80	@ 0x50
 8007d40:	9d01      	ldr	r5, [sp, #4]
 8007d42:	5b96      	ldrh	r6, [r2, r6]
 8007d44:	46ac      	mov	ip, r5
 8007d46:	444e      	add	r6, r9
 8007d48:	4466      	add	r6, ip
 8007d4a:	b285      	uxth	r5, r0
 8007d4c:	8035      	strh	r5, [r6, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d4e:	890e      	ldrh	r6, [r1, #8]
  for (count = n; count != 0U; count--)
 8007d50:	4655      	mov	r5, sl
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007d52:	46b4      	mov	ip, r6
 8007d54:	44bc      	add	ip, r7
  for (count = n; count != 0U; count--)
 8007d56:	2d00      	cmp	r5, #0
 8007d58:	d022      	beq.n	8007da0 <USB_EPStartXfer+0x544>
 8007d5a:	006e      	lsls	r6, r5, #1
 8007d5c:	4665      	mov	r5, ip
 8007d5e:	46b0      	mov	r8, r6
 8007d60:	1aed      	subs	r5, r5, r3
 8007d62:	46ac      	mov	ip, r5
 8007d64:	4498      	add	r8, r3
  uint8_t *pBuf = pbUsrBuf;
 8007d66:	001e      	movs	r6, r3
 8007d68:	9404      	str	r4, [sp, #16]
 8007d6a:	465c      	mov	r4, fp
 8007d6c:	468b      	mov	fp, r1
 8007d6e:	4641      	mov	r1, r8
 8007d70:	4698      	mov	r8, r3
 8007d72:	4663      	mov	r3, ip
 8007d74:	4691      	mov	r9, r2
 8007d76:	4684      	mov	ip, r0
 8007d78:	0018      	movs	r0, r3
 8007d7a:	9d01      	ldr	r5, [sp, #4]
 8007d7c:	9405      	str	r4, [sp, #20]
 8007d7e:	7874      	ldrb	r4, [r6, #1]
 8007d80:	7832      	ldrb	r2, [r6, #0]
 8007d82:	0224      	lsls	r4, r4, #8
 8007d84:	1833      	adds	r3, r6, r0
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007d86:	4314      	orrs	r4, r2
    pBuf++;
 8007d88:	3602      	adds	r6, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007d8a:	801c      	strh	r4, [r3, #0]
  for (count = n; count != 0U; count--)
 8007d8c:	428e      	cmp	r6, r1
 8007d8e:	d1f6      	bne.n	8007d7e <USB_EPStartXfer+0x522>
 8007d90:	9501      	str	r5, [sp, #4]
 8007d92:	9d05      	ldr	r5, [sp, #20]
 8007d94:	4659      	mov	r1, fp
 8007d96:	4660      	mov	r0, ip
 8007d98:	4643      	mov	r3, r8
 8007d9a:	464a      	mov	r2, r9
 8007d9c:	46ab      	mov	fp, r5
 8007d9e:	9c04      	ldr	r4, [sp, #16]
              ep->xfer_len_db -= len;
 8007da0:	465d      	mov	r5, fp
            ep->xfer_buff += len;
 8007da2:	181b      	adds	r3, r3, r0
 8007da4:	614b      	str	r3, [r1, #20]
              ep->xfer_len_db -= len;
 8007da6:	1a28      	subs	r0, r5, r0
            if (ep->xfer_len_db > ep->maxpacket)
 8007da8:	455c      	cmp	r4, fp
 8007daa:	d307      	bcc.n	8007dbc <USB_EPStartXfer+0x560>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007dac:	b2a8      	uxth	r0, r5
 8007dae:	9002      	str	r0, [sp, #8]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007db0:	0428      	lsls	r0, r5, #16
 8007db2:	0c00      	lsrs	r0, r0, #16
 8007db4:	3001      	adds	r0, #1
 8007db6:	0840      	lsrs	r0, r0, #1
 8007db8:	4682      	mov	sl, r0
              ep->xfer_len_db = 0U;
 8007dba:	2000      	movs	r0, #0
 8007dbc:	6208      	str	r0, [r1, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007dbe:	9c03      	ldr	r4, [sp, #12]
 8007dc0:	2050      	movs	r0, #80	@ 0x50
 8007dc2:	46a4      	mov	ip, r4
 8007dc4:	5a10      	ldrh	r0, [r2, r0]
 8007dc6:	9c01      	ldr	r4, [sp, #4]
 8007dc8:	4460      	add	r0, ip
 8007dca:	46a4      	mov	ip, r4
 8007dcc:	9c02      	ldr	r4, [sp, #8]
 8007dce:	4460      	add	r0, ip
 8007dd0:	8004      	strh	r4, [r0, #0]
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007dd2:	8948      	ldrh	r0, [r1, #10]
 8007dd4:	19c7      	adds	r7, r0, r7
  for (count = n; count != 0U; count--)
 8007dd6:	4650      	mov	r0, sl
 8007dd8:	2800      	cmp	r0, #0
 8007dda:	d100      	bne.n	8007dde <USB_EPStartXfer+0x582>
 8007ddc:	e5eb      	b.n	80079b6 <USB_EPStartXfer+0x15a>
 8007dde:	0044      	lsls	r4, r0, #1
 8007de0:	191c      	adds	r4, r3, r4
 8007de2:	1aff      	subs	r7, r7, r3
 8007de4:	7858      	ldrb	r0, [r3, #1]
 8007de6:	781e      	ldrb	r6, [r3, #0]
 8007de8:	0200      	lsls	r0, r0, #8
 8007dea:	19dd      	adds	r5, r3, r7
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007dec:	4330      	orrs	r0, r6
    pBuf++;
 8007dee:	3302      	adds	r3, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007df0:	8028      	strh	r0, [r5, #0]
  for (count = n; count != 0U; count--)
 8007df2:	42a3      	cmp	r3, r4
 8007df4:	d1f6      	bne.n	8007de4 <USB_EPStartXfer+0x588>
 8007df6:	e5de      	b.n	80079b6 <USB_EPStartXfer+0x15a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007df8:	096f      	lsrs	r7, r5, #5
 8007dfa:	46bc      	mov	ip, r7
 8007dfc:	271f      	movs	r7, #31
 8007dfe:	403d      	ands	r5, r7
 8007e00:	426f      	negs	r7, r5
 8007e02:	417d      	adcs	r5, r7
 8007e04:	4667      	mov	r7, ip
 8007e06:	1b7d      	subs	r5, r7, r5
 8007e08:	02ad      	lsls	r5, r5, #10
 8007e0a:	881f      	ldrh	r7, [r3, #0]
 8007e0c:	b2ad      	uxth	r5, r5
 8007e0e:	432f      	orrs	r7, r5
 8007e10:	46b8      	mov	r8, r7
 8007e12:	46a9      	mov	r9, r5
 8007e14:	4645      	mov	r5, r8
 8007e16:	4f10      	ldr	r7, [pc, #64]	@ (8007e58 <USB_EPStartXfer+0x5fc>)
 8007e18:	433d      	orrs	r5, r7
 8007e1a:	46bc      	mov	ip, r7
 8007e1c:	b2af      	uxth	r7, r5
 8007e1e:	464d      	mov	r5, r9
 8007e20:	801f      	strh	r7, [r3, #0]
 8007e22:	5b93      	ldrh	r3, [r2, r6]
 8007e24:	18c0      	adds	r0, r0, r3
 8007e26:	1900      	adds	r0, r0, r4
 8007e28:	8803      	ldrh	r3, [r0, #0]
 8007e2a:	059b      	lsls	r3, r3, #22
 8007e2c:	0d9b      	lsrs	r3, r3, #22
 8007e2e:	8003      	strh	r3, [r0, #0]
 8007e30:	8803      	ldrh	r3, [r0, #0]
 8007e32:	431d      	orrs	r5, r3
 8007e34:	4663      	mov	r3, ip
 8007e36:	431d      	orrs	r5, r3
 8007e38:	b2ab      	uxth	r3, r5
 8007e3a:	8003      	strh	r3, [r0, #0]
 8007e3c:	e655      	b.n	8007aea <USB_EPStartXfer+0x28e>
 8007e3e:	46c0      	nop			@ (mov r8, r8)
 8007e40:	00000402 	.word	0x00000402
 8007e44:	ffff8f8f 	.word	0xffff8f8f
 8007e48:	00008180 	.word	0x00008180
 8007e4c:	00000406 	.word	0x00000406
 8007e50:	ffff8e8f 	.word	0xffff8e8f
 8007e54:	00008080 	.word	0x00008080
 8007e58:	ffff8000 	.word	0xffff8000

08007e5c <USB_EPSetStall>:
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007e5c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in != 0U)
 8007e5e:	784a      	ldrb	r2, [r1, #1]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	18c0      	adds	r0, r0, r3
  if (ep->is_in != 0U)
 8007e64:	2a00      	cmp	r2, #0
 8007e66:	d00a      	beq.n	8007e7e <USB_EPSetStall+0x22>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007e68:	8802      	ldrh	r2, [r0, #0]
 8007e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007e94 <USB_EPSetStall+0x38>)
 8007e6c:	401a      	ands	r2, r3
 8007e6e:	2310      	movs	r3, #16
 8007e70:	405a      	eors	r2, r3
 8007e72:	4b09      	ldr	r3, [pc, #36]	@ (8007e98 <USB_EPSetStall+0x3c>)
 8007e74:	4313      	orrs	r3, r2
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	8003      	strh	r3, [r0, #0]
}
 8007e7a:	2000      	movs	r0, #0
 8007e7c:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007e7e:	8802      	ldrh	r2, [r0, #0]
 8007e80:	4b06      	ldr	r3, [pc, #24]	@ (8007e9c <USB_EPSetStall+0x40>)
 8007e82:	401a      	ands	r2, r3
 8007e84:	2380      	movs	r3, #128	@ 0x80
 8007e86:	015b      	lsls	r3, r3, #5
 8007e88:	4053      	eors	r3, r2
 8007e8a:	4a05      	ldr	r2, [pc, #20]	@ (8007ea0 <USB_EPSetStall+0x44>)
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	8003      	strh	r3, [r0, #0]
 8007e90:	e7f3      	b.n	8007e7a <USB_EPSetStall+0x1e>
 8007e92:	46c0      	nop			@ (mov r8, r8)
 8007e94:	ffff8fbf 	.word	0xffff8fbf
 8007e98:	ffff8080 	.word	0xffff8080
 8007e9c:	ffffbf8f 	.word	0xffffbf8f
 8007ea0:	00008080 	.word	0x00008080

08007ea4 <USB_EPClearStall>:
  if (ep->doublebuffer == 0U)
 8007ea4:	7b0b      	ldrb	r3, [r1, #12]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d11a      	bne.n	8007ee0 <USB_EPClearStall+0x3c>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007eaa:	780b      	ldrb	r3, [r1, #0]
    if (ep->is_in != 0U)
 8007eac:	784a      	ldrb	r2, [r1, #1]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007eae:	009b      	lsls	r3, r3, #2
 8007eb0:	18c0      	adds	r0, r0, r3
 8007eb2:	8803      	ldrh	r3, [r0, #0]
    if (ep->is_in != 0U)
 8007eb4:	2a00      	cmp	r2, #0
 8007eb6:	d015      	beq.n	8007ee4 <USB_EPClearStall+0x40>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007eb8:	065b      	lsls	r3, r3, #25
 8007eba:	d505      	bpl.n	8007ec8 <USB_EPClearStall+0x24>
 8007ebc:	8803      	ldrh	r3, [r0, #0]
 8007ebe:	4a12      	ldr	r2, [pc, #72]	@ (8007f08 <USB_EPClearStall+0x64>)
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	4a12      	ldr	r2, [pc, #72]	@ (8007f0c <USB_EPClearStall+0x68>)
 8007ec4:	4313      	orrs	r3, r2
 8007ec6:	8003      	strh	r3, [r0, #0]
      if (ep->type != EP_TYPE_ISOC)
 8007ec8:	78cb      	ldrb	r3, [r1, #3]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d008      	beq.n	8007ee0 <USB_EPClearStall+0x3c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007ece:	8802      	ldrh	r2, [r0, #0]
 8007ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8007f10 <USB_EPClearStall+0x6c>)
 8007ed2:	401a      	ands	r2, r3
 8007ed4:	2320      	movs	r3, #32
 8007ed6:	405a      	eors	r2, r3
 8007ed8:	4b0e      	ldr	r3, [pc, #56]	@ (8007f14 <USB_EPClearStall+0x70>)
 8007eda:	4313      	orrs	r3, r2
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	8003      	strh	r3, [r0, #0]
}
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ee4:	045b      	lsls	r3, r3, #17
 8007ee6:	d505      	bpl.n	8007ef4 <USB_EPClearStall+0x50>
 8007ee8:	8803      	ldrh	r3, [r0, #0]
 8007eea:	4a07      	ldr	r2, [pc, #28]	@ (8007f08 <USB_EPClearStall+0x64>)
 8007eec:	4013      	ands	r3, r2
 8007eee:	4a0a      	ldr	r2, [pc, #40]	@ (8007f18 <USB_EPClearStall+0x74>)
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	8003      	strh	r3, [r0, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ef4:	8802      	ldrh	r2, [r0, #0]
 8007ef6:	4b09      	ldr	r3, [pc, #36]	@ (8007f1c <USB_EPClearStall+0x78>)
 8007ef8:	401a      	ands	r2, r3
 8007efa:	23c0      	movs	r3, #192	@ 0xc0
 8007efc:	019b      	lsls	r3, r3, #6
 8007efe:	4053      	eors	r3, r2
 8007f00:	4a07      	ldr	r2, [pc, #28]	@ (8007f20 <USB_EPClearStall+0x7c>)
 8007f02:	4313      	orrs	r3, r2
 8007f04:	8003      	strh	r3, [r0, #0]
 8007f06:	e7eb      	b.n	8007ee0 <USB_EPClearStall+0x3c>
 8007f08:	ffff8f8f 	.word	0xffff8f8f
 8007f0c:	000080c0 	.word	0x000080c0
 8007f10:	ffff8fbf 	.word	0xffff8fbf
 8007f14:	ffff8080 	.word	0xffff8080
 8007f18:	0000c080 	.word	0x0000c080
 8007f1c:	ffffbf8f 	.word	0xffffbf8f
 8007f20:	00008080 	.word	0x00008080

08007f24 <USB_SetDevAddress>:
  if (address == 0U)
 8007f24:	2900      	cmp	r1, #0
 8007f26:	d102      	bne.n	8007f2e <USB_SetDevAddress+0xa>
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007f28:	234c      	movs	r3, #76	@ 0x4c
 8007f2a:	2280      	movs	r2, #128	@ 0x80
 8007f2c:	52c2      	strh	r2, [r0, r3]
}
 8007f2e:	2000      	movs	r0, #0
 8007f30:	4770      	bx	lr
 8007f32:	46c0      	nop			@ (mov r8, r8)

08007f34 <USB_DevConnect>:
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007f34:	2258      	movs	r2, #88	@ 0x58
 8007f36:	2180      	movs	r1, #128	@ 0x80
 8007f38:	5a83      	ldrh	r3, [r0, r2]
 8007f3a:	0209      	lsls	r1, r1, #8
 8007f3c:	430b      	orrs	r3, r1
 8007f3e:	5283      	strh	r3, [r0, r2]
}
 8007f40:	2000      	movs	r0, #0
 8007f42:	4770      	bx	lr

08007f44 <USB_ReadInterrupts>:
  tmpreg = USBx->ISTR;
 8007f44:	2344      	movs	r3, #68	@ 0x44
 8007f46:	5ac0      	ldrh	r0, [r0, r3]
 8007f48:	b280      	uxth	r0, r0
}
 8007f4a:	4770      	bx	lr

08007f4c <USB_WritePMA>:
{
 8007f4c:	b530      	push	{r4, r5, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f4e:	2480      	movs	r4, #128	@ 0x80
 8007f50:	00e4      	lsls	r4, r4, #3
 8007f52:	46a4      	mov	ip, r4
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007f54:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f56:	4462      	add	r2, ip
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007f58:	085b      	lsrs	r3, r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f5a:	1880      	adds	r0, r0, r2
  for (count = n; count != 0U; count--)
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00b      	beq.n	8007f78 <USB_WritePMA+0x2c>
 8007f60:	005a      	lsls	r2, r3, #1
 8007f62:	188a      	adds	r2, r1, r2
 8007f64:	1a45      	subs	r5, r0, r1
 8007f66:	784b      	ldrb	r3, [r1, #1]
 8007f68:	780c      	ldrb	r4, [r1, #0]
 8007f6a:	021b      	lsls	r3, r3, #8
 8007f6c:	1948      	adds	r0, r1, r5
    WrVal |= (uint16_t)pBuf[1] << 8;
 8007f6e:	4323      	orrs	r3, r4
    pBuf++;
 8007f70:	3102      	adds	r1, #2
    *pdwVal = (WrVal & 0xFFFFU);
 8007f72:	8003      	strh	r3, [r0, #0]
  for (count = n; count != 0U; count--)
 8007f74:	4291      	cmp	r1, r2
 8007f76:	d1f6      	bne.n	8007f66 <USB_WritePMA+0x1a>
  }
}
 8007f78:	bd30      	pop	{r4, r5, pc}
 8007f7a:	46c0      	nop			@ (mov r8, r8)

08007f7c <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007f7e:	2480      	movs	r4, #128	@ 0x80
 8007f80:	00e4      	lsls	r4, r4, #3
 8007f82:	46a4      	mov	ip, r4
 8007f84:	4462      	add	r2, ip
 8007f86:	1880      	adds	r0, r0, r2
 8007f88:	0002      	movs	r2, r0
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007f8a:	085f      	lsrs	r7, r3, #1

  for (count = n; count != 0U; count--)
 8007f8c:	d00f      	beq.n	8007fae <USB_ReadPMA+0x32>
  uint8_t *pBuf = pbUsrBuf;
 8007f8e:	000c      	movs	r4, r1
  for (count = n; count != 0U; count--)
 8007f90:	003d      	movs	r5, r7
 8007f92:	1a46      	subs	r6, r0, r1
 8007f94:	19a2      	adds	r2, r4, r6
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8007f96:	8812      	ldrh	r2, [r2, #0]
  for (count = n; count != 0U; count--)
 8007f98:	3d01      	subs	r5, #1
    RdVal = *(__IO uint16_t *)pdwVal;
 8007f9a:	b292      	uxth	r2, r2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007f9c:	7022      	strb	r2, [r4, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8007f9e:	0a12      	lsrs	r2, r2, #8
 8007fa0:	7062      	strb	r2, [r4, #1]
    pBuf++;
 8007fa2:	3402      	adds	r4, #2
  for (count = n; count != 0U; count--)
 8007fa4:	2d00      	cmp	r5, #0
 8007fa6:	d1f5      	bne.n	8007f94 <USB_ReadPMA+0x18>
 8007fa8:	007f      	lsls	r7, r7, #1
 8007faa:	19c2      	adds	r2, r0, r7
 8007fac:	19c9      	adds	r1, r1, r7
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8007fae:	07db      	lsls	r3, r3, #31
 8007fb0:	d501      	bpl.n	8007fb6 <USB_ReadPMA+0x3a>
  {
    RdVal = *pdwVal;
 8007fb2:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8007fb4:	700b      	strb	r3, [r1, #0]
  }
}
 8007fb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007fb8 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007fb8:	23af      	movs	r3, #175	@ 0xaf
 8007fba:	009b      	lsls	r3, r3, #2
 8007fbc:	58c3      	ldr	r3, [r0, r3]
{
 8007fbe:	b570      	push	{r4, r5, r6, lr}
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00e      	beq.n	8007fe2 <USBD_CDC_EP0_RxReady+0x2a>
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fc4:	22ae      	movs	r2, #174	@ 0xae
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007fc6:	2580      	movs	r5, #128	@ 0x80
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007fc8:	0092      	lsls	r2, r2, #2
 8007fca:	5884      	ldr	r4, [r0, r2]
  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007fcc:	00ad      	lsls	r5, r5, #2
 8007fce:	5d60      	ldrb	r0, [r4, r5]
 8007fd0:	28ff      	cmp	r0, #255	@ 0xff
 8007fd2:	d006      	beq.n	8007fe2 <USBD_CDC_EP0_RxReady+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007fd4:	4a04      	ldr	r2, [pc, #16]	@ (8007fe8 <USBD_CDC_EP0_RxReady+0x30>)
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	0021      	movs	r1, r4
 8007fda:	5ca2      	ldrb	r2, [r4, r2]
 8007fdc:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8007fde:	23ff      	movs	r3, #255	@ 0xff
 8007fe0:	5563      	strb	r3, [r4, r5]

  }
  return USBD_OK;
}
 8007fe2:	2000      	movs	r0, #0
 8007fe4:	bd70      	pop	{r4, r5, r6, pc}
 8007fe6:	46c0      	nop			@ (mov r8, r8)
 8007fe8:	00000201 	.word	0x00000201

08007fec <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007fec:	2343      	movs	r3, #67	@ 0x43
 8007fee:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
 8007ff0:	4800      	ldr	r0, [pc, #0]	@ (8007ff4 <USBD_CDC_GetFSCfgDesc+0x8>)
}
 8007ff2:	4770      	bx	lr
 8007ff4:	20000248 	.word	0x20000248

08007ff8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8007ff8:	2343      	movs	r3, #67	@ 0x43
 8007ffa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
 8007ffc:	4800      	ldr	r0, [pc, #0]	@ (8008000 <USBD_CDC_GetHSCfgDesc+0x8>)
}
 8007ffe:	4770      	bx	lr
 8008000:	2000028c 	.word	0x2000028c

08008004 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008004:	2343      	movs	r3, #67	@ 0x43
 8008006:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008008:	4800      	ldr	r0, [pc, #0]	@ (800800c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
}
 800800a:	4770      	bx	lr
 800800c:	20000204 	.word	0x20000204

08008010 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008010:	230a      	movs	r3, #10
 8008012:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008014:	4800      	ldr	r0, [pc, #0]	@ (8008018 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
}
 8008016:	4770      	bx	lr
 8008018:	20000308 	.word	0x20000308

0800801c <USBD_CDC_DataOut>:
{
 800801c:	b570      	push	{r4, r5, r6, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800801e:	26ae      	movs	r6, #174	@ 0xae
 8008020:	00b6      	lsls	r6, r6, #2
{
 8008022:	0004      	movs	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008024:	5985      	ldr	r5, [r0, r6]
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008026:	f001 f8ab 	bl	8009180 <USBD_LL_GetRxDataSize>
 800802a:	2383      	movs	r3, #131	@ 0x83
 800802c:	009b      	lsls	r3, r3, #2
 800802e:	50e8      	str	r0, [r5, r3]
  if (pdev->pClassData != NULL)
 8008030:	59a3      	ldr	r3, [r4, r6]
 8008032:	2b00      	cmp	r3, #0
 8008034:	d00a      	beq.n	800804c <USBD_CDC_DataOut+0x30>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008036:	2383      	movs	r3, #131	@ 0x83
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	18e9      	adds	r1, r5, r3
 800803c:	3b08      	subs	r3, #8
 800803e:	58e8      	ldr	r0, [r5, r3]
 8008040:	33b8      	adds	r3, #184	@ 0xb8
 8008042:	58e3      	ldr	r3, [r4, r3]
 8008044:	68db      	ldr	r3, [r3, #12]
 8008046:	4798      	blx	r3
    return USBD_OK;
 8008048:	2000      	movs	r0, #0
}
 800804a:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800804c:	2002      	movs	r0, #2
 800804e:	e7fc      	b.n	800804a <USBD_CDC_DataOut+0x2e>

08008050 <USBD_CDC_DataIn>:
{
 8008050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008052:	23ae      	movs	r3, #174	@ 0xae
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	58c7      	ldr	r7, [r0, r3]
{
 8008058:	0004      	movs	r4, r0
 800805a:	000d      	movs	r5, r1
  if (pdev->pClassData != NULL)
 800805c:	2f00      	cmp	r7, #0
 800805e:	d01d      	beq.n	800809c <USBD_CDC_DataIn+0x4c>
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008060:	3308      	adds	r3, #8
 8008062:	58c2      	ldr	r2, [r0, r3]
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008064:	008b      	lsls	r3, r1, #2
 8008066:	185b      	adds	r3, r3, r1
 8008068:	009e      	lsls	r6, r3, #2
 800806a:	1986      	adds	r6, r0, r6
 800806c:	69f0      	ldr	r0, [r6, #28]
 800806e:	2800      	cmp	r0, #0
 8008070:	d006      	beq.n	8008080 <USBD_CDC_DataIn+0x30>
 8008072:	00db      	lsls	r3, r3, #3
 8008074:	18d2      	adds	r2, r2, r3
 8008076:	6a11      	ldr	r1, [r2, #32]
 8008078:	f7f8 f8d4 	bl	8000224 <__aeabi_uidivmod>
 800807c:	2900      	cmp	r1, #0
 800807e:	d005      	beq.n	800808c <USBD_CDC_DataIn+0x3c>
      hcdc->TxState = 0U;
 8008080:	2385      	movs	r3, #133	@ 0x85
 8008082:	2200      	movs	r2, #0
 8008084:	009b      	lsls	r3, r3, #2
 8008086:	50fa      	str	r2, [r7, r3]
    return USBD_OK;
 8008088:	2000      	movs	r0, #0
}
 800808a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      pdev->ep_in[epnum].total_length = 0U;
 800808c:	61f1      	str	r1, [r6, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800808e:	2300      	movs	r3, #0
 8008090:	2200      	movs	r2, #0
 8008092:	0029      	movs	r1, r5
 8008094:	0020      	movs	r0, r4
 8008096:	f001 f857 	bl	8009148 <USBD_LL_Transmit>
 800809a:	e7f5      	b.n	8008088 <USBD_CDC_DataIn+0x38>
    return USBD_FAIL;
 800809c:	2002      	movs	r0, #2
 800809e:	e7f4      	b.n	800808a <USBD_CDC_DataIn+0x3a>

080080a0 <USBD_CDC_Setup>:
{
 80080a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80080a2:	23ae      	movs	r3, #174	@ 0xae
{
 80080a4:	b083      	sub	sp, #12
  uint16_t status_info = 0U;
 80080a6:	466a      	mov	r2, sp
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80080a8:	009b      	lsls	r3, r3, #2
 80080aa:	58c6      	ldr	r6, [r0, r3]
  uint8_t ifalt = 0U;
 80080ac:	466b      	mov	r3, sp
{
 80080ae:	0005      	movs	r5, r0
  uint16_t status_info = 0U;
 80080b0:	1d90      	adds	r0, r2, #6
 80080b2:	2260      	movs	r2, #96	@ 0x60
{
 80080b4:	000c      	movs	r4, r1
  uint8_t ifalt = 0U;
 80080b6:	1d59      	adds	r1, r3, #5
 80080b8:	2300      	movs	r3, #0
 80080ba:	0017      	movs	r7, r2
 80080bc:	700b      	strb	r3, [r1, #0]
  uint16_t status_info = 0U;
 80080be:	8003      	strh	r3, [r0, #0]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080c0:	7823      	ldrb	r3, [r4, #0]
 80080c2:	401f      	ands	r7, r3
 80080c4:	421a      	tst	r2, r3
 80080c6:	d01c      	beq.n	8008102 <USBD_CDC_Setup+0x62>
 80080c8:	2f20      	cmp	r7, #32
 80080ca:	d006      	beq.n	80080da <USBD_CDC_Setup+0x3a>
          USBD_CtlError(pdev, req);
 80080cc:	0028      	movs	r0, r5
 80080ce:	0021      	movs	r1, r4
 80080d0:	f000 fd04 	bl	8008adc <USBD_CtlError>
            ret = USBD_FAIL;
 80080d4:	2002      	movs	r0, #2
}
 80080d6:	b003      	add	sp, #12
 80080d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (req->wLength)
 80080da:	88e2      	ldrh	r2, [r4, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80080dc:	7860      	ldrb	r0, [r4, #1]
      if (req->wLength)
 80080de:	2a00      	cmp	r2, #0
 80080e0:	d022      	beq.n	8008128 <USBD_CDC_Setup+0x88>
        if (req->bmRequest & 0x80U)
 80080e2:	b25b      	sxtb	r3, r3
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	da3a      	bge.n	800815e <USBD_CDC_Setup+0xbe>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80080e8:	23af      	movs	r3, #175	@ 0xaf
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	58eb      	ldr	r3, [r5, r3]
 80080ee:	0031      	movs	r1, r6
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80080f4:	0031      	movs	r1, r6
 80080f6:	0028      	movs	r0, r5
 80080f8:	88e2      	ldrh	r2, [r4, #6]
 80080fa:	f000 fd21 	bl	8008b40 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 80080fe:	2000      	movs	r0, #0
 8008100:	e7e9      	b.n	80080d6 <USBD_CDC_Setup+0x36>
      switch (req->bRequest)
 8008102:	7863      	ldrb	r3, [r4, #1]
 8008104:	2b0a      	cmp	r3, #10
 8008106:	d01f      	beq.n	8008148 <USBD_CDC_Setup+0xa8>
 8008108:	2b0b      	cmp	r3, #11
 800810a:	d016      	beq.n	800813a <USBD_CDC_Setup+0x9a>
 800810c:	2b00      	cmp	r3, #0
 800810e:	d1dd      	bne.n	80080cc <USBD_CDC_Setup+0x2c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008110:	23a7      	movs	r3, #167	@ 0xa7
 8008112:	009b      	lsls	r3, r3, #2
 8008114:	5ceb      	ldrb	r3, [r5, r3]
 8008116:	2b03      	cmp	r3, #3
 8008118:	d1d8      	bne.n	80080cc <USBD_CDC_Setup+0x2c>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800811a:	0001      	movs	r1, r0
 800811c:	2202      	movs	r2, #2
 800811e:	0028      	movs	r0, r5
 8008120:	f000 fd0e 	bl	8008b40 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8008124:	2000      	movs	r0, #0
 8008126:	e7d6      	b.n	80080d6 <USBD_CDC_Setup+0x36>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008128:	23af      	movs	r3, #175	@ 0xaf
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	58eb      	ldr	r3, [r5, r3]
 800812e:	2200      	movs	r2, #0
 8008130:	0021      	movs	r1, r4
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8008136:	2000      	movs	r0, #0
 8008138:	e7cd      	b.n	80080d6 <USBD_CDC_Setup+0x36>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800813a:	23a7      	movs	r3, #167	@ 0xa7
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	5ceb      	ldrb	r3, [r5, r3]
 8008140:	2b03      	cmp	r3, #3
 8008142:	d1c3      	bne.n	80080cc <USBD_CDC_Setup+0x2c>
  uint8_t ret = USBD_OK;
 8008144:	2000      	movs	r0, #0
 8008146:	e7c6      	b.n	80080d6 <USBD_CDC_Setup+0x36>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008148:	23a7      	movs	r3, #167	@ 0xa7
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	5ceb      	ldrb	r3, [r5, r3]
 800814e:	2b03      	cmp	r3, #3
 8008150:	d1bc      	bne.n	80080cc <USBD_CDC_Setup+0x2c>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008152:	2201      	movs	r2, #1
 8008154:	0028      	movs	r0, r5
 8008156:	f000 fcf3 	bl	8008b40 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 800815a:	2000      	movs	r0, #0
 800815c:	e7bb      	b.n	80080d6 <USBD_CDC_Setup+0x36>
          hcdc->CmdOpCode = req->bRequest;
 800815e:	2380      	movs	r3, #128	@ 0x80
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	54f0      	strb	r0, [r6, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008164:	4b03      	ldr	r3, [pc, #12]	@ (8008174 <USBD_CDC_Setup+0xd4>)
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008166:	0031      	movs	r1, r6
 8008168:	0028      	movs	r0, r5
          hcdc->CmdLength = (uint8_t)req->wLength;
 800816a:	54f2      	strb	r2, [r6, r3]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800816c:	f000 fcfe 	bl	8008b6c <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8008170:	2000      	movs	r0, #0
 8008172:	e7b0      	b.n	80080d6 <USBD_CDC_Setup+0x36>
 8008174:	00000201 	.word	0x00000201

08008178 <USBD_CDC_DeInit>:
{
 8008178:	b570      	push	{r4, r5, r6, lr}
 800817a:	0004      	movs	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800817c:	2600      	movs	r6, #0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800817e:	2181      	movs	r1, #129	@ 0x81
 8008180:	f000 ff94 	bl	80090ac <USBD_LL_CloseEP>
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008184:	2101      	movs	r1, #1
 8008186:	0020      	movs	r0, r4
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008188:	62e6      	str	r6, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800818a:	f000 ff8f 	bl	80090ac <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800818e:	23b6      	movs	r3, #182	@ 0xb6
  if (pdev->pClassData != NULL)
 8008190:	25ae      	movs	r5, #174	@ 0xae
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008192:	005b      	lsls	r3, r3, #1
 8008194:	50e6      	str	r6, [r4, r3]
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008196:	2182      	movs	r1, #130	@ 0x82
 8008198:	0020      	movs	r0, r4
  if (pdev->pClassData != NULL)
 800819a:	00ad      	lsls	r5, r5, #2
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800819c:	f000 ff86 	bl	80090ac <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 80081a0:	5963      	ldr	r3, [r4, r5]
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80081a2:	6426      	str	r6, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d008      	beq.n	80081ba <USBD_CDC_DeInit+0x42>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80081a8:	23af      	movs	r3, #175	@ 0xaf
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	58e3      	ldr	r3, [r4, r3]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80081b2:	5960      	ldr	r0, [r4, r5]
 80081b4:	f000 fff0 	bl	8009198 <USBD_static_free>
    pdev->pClassData = NULL;
 80081b8:	5166      	str	r6, [r4, r5]
}
 80081ba:	2000      	movs	r0, #0
 80081bc:	bd70      	pop	{r4, r5, r6, pc}
 80081be:	46c0      	nop			@ (mov r8, r8)

080081c0 <USBD_CDC_Init>:
{
 80081c0:	b570      	push	{r4, r5, r6, lr}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081c2:	7c03      	ldrb	r3, [r0, #16]
{
 80081c4:	0004      	movs	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d13a      	bne.n	8008240 <USBD_CDC_Init+0x80>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80081ca:	2380      	movs	r3, #128	@ 0x80
 80081cc:	2202      	movs	r2, #2
 80081ce:	2181      	movs	r1, #129	@ 0x81
 80081d0:	009b      	lsls	r3, r3, #2
 80081d2:	f000 ff5b 	bl	800908c <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80081d6:	2301      	movs	r3, #1
 80081d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80081da:	2380      	movs	r3, #128	@ 0x80
 80081dc:	2202      	movs	r2, #2
 80081de:	2101      	movs	r1, #1
 80081e0:	0020      	movs	r0, r4
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	f000 ff52 	bl	800908c <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80081e8:	23b6      	movs	r3, #182	@ 0xb6
 80081ea:	2501      	movs	r5, #1
 80081ec:	005b      	lsls	r3, r3, #1
 80081ee:	50e5      	str	r5, [r4, r3]
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80081f0:	3b65      	subs	r3, #101	@ 0x65
 80081f2:	3bff      	subs	r3, #255	@ 0xff
 80081f4:	2203      	movs	r2, #3
 80081f6:	2182      	movs	r1, #130	@ 0x82
 80081f8:	0020      	movs	r0, r4
 80081fa:	f000 ff47 	bl	800908c <USBD_LL_OpenEP>
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081fe:	2087      	movs	r0, #135	@ 0x87
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008200:	6425      	str	r5, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008202:	0080      	lsls	r0, r0, #2
 8008204:	f000 ffc4 	bl	8009190 <USBD_static_malloc>
 8008208:	23ae      	movs	r3, #174	@ 0xae
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	1e05      	subs	r5, r0, #0
 800820e:	50e0      	str	r0, [r4, r3]
  if (pdev->pClassData == NULL)
 8008210:	d02e      	beq.n	8008270 <USBD_CDC_Init+0xb0>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008212:	3304      	adds	r3, #4
 8008214:	58e3      	ldr	r3, [r4, r3]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4798      	blx	r3
    hcdc->TxState = 0U;
 800821a:	2285      	movs	r2, #133	@ 0x85
 800821c:	2300      	movs	r3, #0
 800821e:	0092      	lsls	r2, r2, #2
 8008220:	50ab      	str	r3, [r5, r2]
    hcdc->RxState = 0U;
 8008222:	3204      	adds	r2, #4
 8008224:	50ab      	str	r3, [r5, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008226:	7c23      	ldrb	r3, [r4, #16]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d117      	bne.n	800825c <USBD_CDC_Init+0x9c>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800822c:	2381      	movs	r3, #129	@ 0x81
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	58ea      	ldr	r2, [r5, r3]
 8008232:	2101      	movs	r1, #1
 8008234:	0020      	movs	r0, r4
 8008236:	3b04      	subs	r3, #4
 8008238:	f000 ff94 	bl	8009164 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 800823c:	2000      	movs	r0, #0
}
 800823e:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008240:	2340      	movs	r3, #64	@ 0x40
 8008242:	2202      	movs	r2, #2
 8008244:	2181      	movs	r1, #129	@ 0x81
 8008246:	f000 ff21 	bl	800908c <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800824a:	2301      	movs	r3, #1
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800824c:	2202      	movs	r2, #2
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800824e:	62e3      	str	r3, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008250:	2101      	movs	r1, #1
 8008252:	0020      	movs	r0, r4
 8008254:	333f      	adds	r3, #63	@ 0x3f
 8008256:	f000 ff19 	bl	800908c <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800825a:	e7c5      	b.n	80081e8 <USBD_CDC_Init+0x28>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800825c:	2381      	movs	r3, #129	@ 0x81
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	58ea      	ldr	r2, [r5, r3]
 8008262:	3bc5      	subs	r3, #197	@ 0xc5
 8008264:	2101      	movs	r1, #1
 8008266:	0020      	movs	r0, r4
 8008268:	3bff      	subs	r3, #255	@ 0xff
 800826a:	f000 ff7b 	bl	8009164 <USBD_LL_PrepareReceive>
 800826e:	e7e5      	b.n	800823c <USBD_CDC_Init+0x7c>
    ret = 1U;
 8008270:	2001      	movs	r0, #1
 8008272:	e7e4      	b.n	800823e <USBD_CDC_Init+0x7e>

08008274 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8008274:	2900      	cmp	r1, #0
 8008276:	d004      	beq.n	8008282 <USBD_CDC_RegisterInterface+0xe>
  {
    pdev->pUserData = fops;
 8008278:	23af      	movs	r3, #175	@ 0xaf
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	50c1      	str	r1, [r0, r3]
    ret = USBD_OK;
 800827e:	2000      	movs	r0, #0
  }

  return ret;
}
 8008280:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8008282:	2002      	movs	r0, #2
 8008284:	e7fc      	b.n	8008280 <USBD_CDC_RegisterInterface+0xc>
 8008286:	46c0      	nop			@ (mov r8, r8)

08008288 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008288:	23ae      	movs	r3, #174	@ 0xae
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	58c3      	ldr	r3, [r0, r3]

  hcdc->TxBuffer = pbuff;
 800828e:	2082      	movs	r0, #130	@ 0x82
 8008290:	0080      	lsls	r0, r0, #2
 8008292:	5019      	str	r1, [r3, r0]
  hcdc->TxLength = length;
 8008294:	2184      	movs	r1, #132	@ 0x84
 8008296:	0089      	lsls	r1, r1, #2

  return USBD_OK;
}
 8008298:	2000      	movs	r0, #0
  hcdc->TxLength = length;
 800829a:	505a      	str	r2, [r3, r1]
}
 800829c:	4770      	bx	lr
 800829e:	46c0      	nop			@ (mov r8, r8)

080082a0 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;

  hcdc->RxBuffer = pbuff;
 80082a0:	23ae      	movs	r3, #174	@ 0xae
 80082a2:	009b      	lsls	r3, r3, #2
 80082a4:	58c2      	ldr	r2, [r0, r3]
 80082a6:	3bb4      	subs	r3, #180	@ 0xb4

  return USBD_OK;
}
 80082a8:	2000      	movs	r0, #0
  hcdc->RxBuffer = pbuff;
 80082aa:	50d1      	str	r1, [r2, r3]
}
 80082ac:	4770      	bx	lr
 80082ae:	46c0      	nop			@ (mov r8, r8)

080082b0 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082b0:	23ae      	movs	r3, #174	@ 0xae
 80082b2:	009b      	lsls	r3, r3, #2
 80082b4:	58c2      	ldr	r2, [r0, r3]
{
 80082b6:	b510      	push	{r4, lr}
 80082b8:	0004      	movs	r4, r0

  if (pdev->pClassData != NULL)
 80082ba:	2a00      	cmp	r2, #0
 80082bc:	d014      	beq.n	80082e8 <USBD_CDC_TransmitPacket+0x38>
  {
    if (hcdc->TxState == 0U)
 80082be:	3ba4      	subs	r3, #164	@ 0xa4
 80082c0:	58d1      	ldr	r1, [r2, r3]

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 80082c2:	2001      	movs	r0, #1
    if (hcdc->TxState == 0U)
 80082c4:	2900      	cmp	r1, #0
 80082c6:	d000      	beq.n	80082ca <USBD_CDC_TransmitPacket+0x1a>
  }
  else
  {
    return USBD_FAIL;
  }
}
 80082c8:	bd10      	pop	{r4, pc}
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80082ca:	2182      	movs	r1, #130	@ 0x82
      hcdc->TxState = 1U;
 80082cc:	50d0      	str	r0, [r2, r3]
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80082ce:	3b04      	subs	r3, #4
 80082d0:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80082d2:	0089      	lsls	r1, r1, #2
 80082d4:	5852      	ldr	r2, [r2, r1]
 80082d6:	3988      	subs	r1, #136	@ 0x88
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80082d8:	6323      	str	r3, [r4, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80082da:	0020      	movs	r0, r4
 80082dc:	b29b      	uxth	r3, r3
 80082de:	39ff      	subs	r1, #255	@ 0xff
 80082e0:	f000 ff32 	bl	8009148 <USBD_LL_Transmit>
      return USBD_OK;
 80082e4:	2000      	movs	r0, #0
 80082e6:	e7ef      	b.n	80082c8 <USBD_CDC_TransmitPacket+0x18>
    return USBD_FAIL;
 80082e8:	2002      	movs	r0, #2
 80082ea:	e7ed      	b.n	80082c8 <USBD_CDC_TransmitPacket+0x18>

080082ec <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80082ec:	23ae      	movs	r3, #174	@ 0xae
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	58c3      	ldr	r3, [r0, r3]
{
 80082f2:	b510      	push	{r4, lr}

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d011      	beq.n	800831c <USBD_CDC_ReceivePacket+0x30>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80082f8:	2281      	movs	r2, #129	@ 0x81
 80082fa:	0092      	lsls	r2, r2, #2
 80082fc:	589a      	ldr	r2, [r3, r2]
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082fe:	7c03      	ldrb	r3, [r0, #16]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d106      	bne.n	8008312 <USBD_CDC_ReceivePacket+0x26>
      USBD_LL_PrepareReceive(pdev,
 8008304:	2380      	movs	r3, #128	@ 0x80
 8008306:	2101      	movs	r1, #1
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	f000 ff2b 	bl	8009164 <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800830e:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8008310:	bd10      	pop	{r4, pc}
      USBD_LL_PrepareReceive(pdev,
 8008312:	2340      	movs	r3, #64	@ 0x40
 8008314:	2101      	movs	r1, #1
 8008316:	f000 ff25 	bl	8009164 <USBD_LL_PrepareReceive>
 800831a:	e7f8      	b.n	800830e <USBD_CDC_ReceivePacket+0x22>
    return USBD_FAIL;
 800831c:	2002      	movs	r0, #2
 800831e:	e7f7      	b.n	8008310 <USBD_CDC_ReceivePacket+0x24>

08008320 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008320:	b510      	push	{r4, lr}
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008322:	2800      	cmp	r0, #0
 8008324:	d014      	beq.n	8008350 <USBD_Init+0x30>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008326:	23ad      	movs	r3, #173	@ 0xad
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	58c4      	ldr	r4, [r0, r3]
 800832c:	2c00      	cmp	r4, #0
 800832e:	d001      	beq.n	8008334 <USBD_Init+0x14>
  {
    pdev->pClass = NULL;
 8008330:	2400      	movs	r4, #0
 8008332:	50c4      	str	r4, [r0, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008334:	2900      	cmp	r1, #0
 8008336:	d002      	beq.n	800833e <USBD_Init+0x1e>
  {
    pdev->pDesc = pdesc;
 8008338:	23ac      	movs	r3, #172	@ 0xac
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	50c1      	str	r1, [r0, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800833e:	23a7      	movs	r3, #167	@ 0xa7
 8008340:	2101      	movs	r1, #1
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	54c1      	strb	r1, [r0, r3]
  pdev->id = id;
 8008346:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008348:	f000 fe50 	bl	8008fec <USBD_LL_Init>

  return USBD_OK;
 800834c:	2000      	movs	r0, #0
}
 800834e:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8008350:	2002      	movs	r0, #2
 8008352:	e7fc      	b.n	800834e <USBD_Init+0x2e>

08008354 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 8008354:	2900      	cmp	r1, #0
 8008356:	d004      	beq.n	8008362 <USBD_RegisterClass+0xe>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008358:	23ad      	movs	r3, #173	@ 0xad
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	50c1      	str	r1, [r0, r3]
    status = USBD_OK;
 800835e:	2000      	movs	r0, #0
#endif
    status = USBD_FAIL;
  }

  return status;
}
 8008360:	4770      	bx	lr
    status = USBD_FAIL;
 8008362:	2002      	movs	r0, #2
 8008364:	e7fc      	b.n	8008360 <USBD_RegisterClass+0xc>
 8008366:	46c0      	nop			@ (mov r8, r8)

08008368 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008368:	b510      	push	{r4, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800836a:	f000 fe81 	bl	8009070 <USBD_LL_Start>

  return USBD_OK;
}
 800836e:	2000      	movs	r0, #0
 8008370:	bd10      	pop	{r4, pc}
 8008372:	46c0      	nop			@ (mov r8, r8)

08008374 <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8008374:	23ad      	movs	r3, #173	@ 0xad
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	58c3      	ldr	r3, [r0, r3]
{
 800837a:	b510      	push	{r4, lr}
  if (pdev->pClass != NULL)
 800837c:	2b00      	cmp	r3, #0
 800837e:	d005      	beq.n	800838c <USBD_SetClassConfig+0x18>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4798      	blx	r3
 8008384:	1e43      	subs	r3, r0, #1
 8008386:	4198      	sbcs	r0, r3
 8008388:	0040      	lsls	r0, r0, #1
      ret = USBD_OK;
    }
  }

  return ret;
}
 800838a:	bd10      	pop	{r4, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 800838c:	2002      	movs	r0, #2
 800838e:	e7fc      	b.n	800838a <USBD_SetClassConfig+0x16>

08008390 <USBD_ClrClassConfig>:
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008390:	23ad      	movs	r3, #173	@ 0xad
{
 8008392:	b510      	push	{r4, lr}
  pdev->pClass->DeInit(pdev, cfgidx);
 8008394:	009b      	lsls	r3, r3, #2
 8008396:	58c3      	ldr	r3, [r0, r3]
 8008398:	685b      	ldr	r3, [r3, #4]
 800839a:	4798      	blx	r3

  return USBD_OK;
}
 800839c:	2000      	movs	r0, #0
 800839e:	bd10      	pop	{r4, pc}

080083a0 <USBD_LL_SetupStage>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80083a0:	23aa      	movs	r3, #170	@ 0xaa
 80083a2:	009b      	lsls	r3, r3, #2
{
 80083a4:	b570      	push	{r4, r5, r6, lr}
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80083a6:	18c5      	adds	r5, r0, r3
{
 80083a8:	0004      	movs	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80083aa:	0028      	movs	r0, r5
 80083ac:	f000 fb82 	bl	8008ab4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80083b0:	23a5      	movs	r3, #165	@ 0xa5
 80083b2:	2201      	movs	r2, #1
 80083b4:	009b      	lsls	r3, r3, #2
 80083b6:	50e2      	str	r2, [r4, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 80083b8:	4b11      	ldr	r3, [pc, #68]	@ (8008400 <USBD_LL_SetupStage+0x60>)
 80083ba:	5ae2      	ldrh	r2, [r4, r3]
 80083bc:	3b16      	subs	r3, #22
 80083be:	50e2      	str	r2, [r4, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 80083c0:	3310      	adds	r3, #16
 80083c2:	5ce1      	ldrb	r1, [r4, r3]
 80083c4:	231f      	movs	r3, #31
 80083c6:	400b      	ands	r3, r1
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	d00e      	beq.n	80083ea <USBD_LL_SetupStage+0x4a>
 80083cc:	2b02      	cmp	r3, #2
 80083ce:	d007      	beq.n	80083e0 <USBD_LL_SetupStage+0x40>
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10f      	bne.n	80083f4 <USBD_LL_SetupStage+0x54>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80083d4:	0029      	movs	r1, r5
 80083d6:	0020      	movs	r0, r4
 80083d8:	f000 f922 	bl	8008620 <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 80083dc:	2000      	movs	r0, #0
 80083de:	bd70      	pop	{r4, r5, r6, pc}
      USBD_StdEPReq(pdev, &pdev->request);
 80083e0:	0029      	movs	r1, r5
 80083e2:	0020      	movs	r0, r4
 80083e4:	f000 fabe 	bl	8008964 <USBD_StdEPReq>
      break;
 80083e8:	e7f8      	b.n	80083dc <USBD_LL_SetupStage+0x3c>
      USBD_StdItfReq(pdev, &pdev->request);
 80083ea:	0029      	movs	r1, r5
 80083ec:	0020      	movs	r0, r4
 80083ee:	f000 fa8b 	bl	8008908 <USBD_StdItfReq>
      break;
 80083f2:	e7f3      	b.n	80083dc <USBD_LL_SetupStage+0x3c>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80083f4:	237f      	movs	r3, #127	@ 0x7f
 80083f6:	0020      	movs	r0, r4
 80083f8:	4399      	bics	r1, r3
 80083fa:	f000 fe65 	bl	80090c8 <USBD_LL_StallEP>
      break;
 80083fe:	e7ed      	b.n	80083dc <USBD_LL_SetupStage+0x3c>
 8008400:	000002ae 	.word	0x000002ae

08008404 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008404:	b510      	push	{r4, lr}
 8008406:	0013      	movs	r3, r2
 8008408:	0004      	movs	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800840a:	2900      	cmp	r1, #0
 800840c:	d108      	bne.n	8008420 <USBD_LL_DataOutStage+0x1c>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800840e:	20a5      	movs	r0, #165	@ 0xa5
 8008410:	0080      	lsls	r0, r0, #2
 8008412:	5822      	ldr	r2, [r4, r0]
 8008414:	2a03      	cmp	r2, #3
 8008416:	d013      	beq.n	8008440 <USBD_LL_DataOutStage+0x3c>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008418:	2a05      	cmp	r2, #5
 800841a:	d023      	beq.n	8008464 <USBD_LL_DataOutStage+0x60>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 800841c:	2000      	movs	r0, #0
 800841e:	e00e      	b.n	800843e <USBD_LL_DataOutStage+0x3a>
  else if ((pdev->pClass->DataOut != NULL) &&
 8008420:	23ad      	movs	r3, #173	@ 0xad
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	58c3      	ldr	r3, [r0, r3]
 8008426:	699b      	ldr	r3, [r3, #24]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d007      	beq.n	800843c <USBD_LL_DataOutStage+0x38>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800842c:	22a7      	movs	r2, #167	@ 0xa7
 800842e:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataOut != NULL) &&
 8008430:	5c82      	ldrb	r2, [r0, r2]
 8008432:	2a03      	cmp	r2, #3
 8008434:	d102      	bne.n	800843c <USBD_LL_DataOutStage+0x38>
    pdev->pClass->DataOut(pdev, epnum);
 8008436:	4798      	blx	r3
  return USBD_OK;
 8008438:	2000      	movs	r0, #0
 800843a:	e000      	b.n	800843e <USBD_LL_DataOutStage+0x3a>
    return USBD_FAIL;
 800843c:	2002      	movs	r0, #2
}
 800843e:	bd10      	pop	{r4, pc}
      if (pep->rem_length > pep->maxpacket)
 8008440:	0020      	movs	r0, r4
 8008442:	3055      	adds	r0, #85	@ 0x55
 8008444:	30ff      	adds	r0, #255	@ 0xff
 8008446:	68c1      	ldr	r1, [r0, #12]
 8008448:	6902      	ldr	r2, [r0, #16]
 800844a:	4291      	cmp	r1, r2
 800844c:	d911      	bls.n	8008472 <USBD_LL_DataOutStage+0x6e>
        pep->rem_length -= pep->maxpacket;
 800844e:	1a89      	subs	r1, r1, r2
 8008450:	60c1      	str	r1, [r0, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008452:	428a      	cmp	r2, r1
 8008454:	d81d      	bhi.n	8008492 <USBD_LL_DataOutStage+0x8e>
 8008456:	b292      	uxth	r2, r2
 8008458:	0019      	movs	r1, r3
 800845a:	0020      	movs	r0, r4
 800845c:	f000 fb98 	bl	8008b90 <USBD_CtlContinueRx>
  return USBD_OK;
 8008460:	2000      	movs	r0, #0
 8008462:	e7ec      	b.n	800843e <USBD_LL_DataOutStage+0x3a>
        pdev->ep0_state = USBD_EP0_IDLE;
 8008464:	5021      	str	r1, [r4, r0]
        USBD_LL_StallEP(pdev, 0U);
 8008466:	2100      	movs	r1, #0
 8008468:	0020      	movs	r0, r4
 800846a:	f000 fe2d 	bl	80090c8 <USBD_LL_StallEP>
  return USBD_OK;
 800846e:	2000      	movs	r0, #0
 8008470:	e7e5      	b.n	800843e <USBD_LL_DataOutStage+0x3a>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008472:	23ad      	movs	r3, #173	@ 0xad
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	58e3      	ldr	r3, [r4, r3]
 8008478:	691b      	ldr	r3, [r3, #16]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d004      	beq.n	8008488 <USBD_LL_DataOutStage+0x84>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800847e:	22a7      	movs	r2, #167	@ 0xa7
 8008480:	0092      	lsls	r2, r2, #2
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008482:	5ca2      	ldrb	r2, [r4, r2]
 8008484:	2a03      	cmp	r2, #3
 8008486:	d006      	beq.n	8008496 <USBD_LL_DataOutStage+0x92>
        USBD_CtlSendStatus(pdev);
 8008488:	0020      	movs	r0, r4
 800848a:	f000 fb89 	bl	8008ba0 <USBD_CtlSendStatus>
  return USBD_OK;
 800848e:	2000      	movs	r0, #0
 8008490:	e7d5      	b.n	800843e <USBD_LL_DataOutStage+0x3a>
        USBD_CtlContinueRx(pdev, pdata,
 8008492:	b28a      	uxth	r2, r1
 8008494:	e7e0      	b.n	8008458 <USBD_LL_DataOutStage+0x54>
          pdev->pClass->EP0_RxReady(pdev);
 8008496:	0020      	movs	r0, r4
 8008498:	4798      	blx	r3
 800849a:	e7f5      	b.n	8008488 <USBD_LL_DataOutStage+0x84>

0800849c <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800849c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800849e:	0004      	movs	r4, r0
 80084a0:	0013      	movs	r3, r2
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80084a2:	2900      	cmp	r1, #0
 80084a4:	d111      	bne.n	80084ca <USBD_LL_DataInStage+0x2e>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80084a6:	22a5      	movs	r2, #165	@ 0xa5
 80084a8:	0092      	lsls	r2, r2, #2
 80084aa:	5882      	ldr	r2, [r0, r2]
 80084ac:	2a02      	cmp	r2, #2
 80084ae:	d01e      	beq.n	80084ee <USBD_LL_DataInStage+0x52>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80084b0:	2304      	movs	r3, #4
 80084b2:	439a      	bics	r2, r3
 80084b4:	d102      	bne.n	80084bc <USBD_LL_DataInStage+0x20>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80084b6:	2180      	movs	r1, #128	@ 0x80
 80084b8:	f000 fe06 	bl	80090c8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80084bc:	23a8      	movs	r3, #168	@ 0xa8
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	5ce2      	ldrb	r2, [r4, r3]
 80084c2:	2a01      	cmp	r2, #1
 80084c4:	d010      	beq.n	80084e8 <USBD_LL_DataInStage+0x4c>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80084c6:	2000      	movs	r0, #0
}
 80084c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((pdev->pClass->DataIn != NULL) &&
 80084ca:	23ad      	movs	r3, #173	@ 0xad
 80084cc:	009b      	lsls	r3, r3, #2
 80084ce:	58c3      	ldr	r3, [r0, r3]
 80084d0:	695b      	ldr	r3, [r3, #20]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d006      	beq.n	80084e4 <USBD_LL_DataInStage+0x48>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80084d6:	22a7      	movs	r2, #167	@ 0xa7
 80084d8:	0092      	lsls	r2, r2, #2
  else if ((pdev->pClass->DataIn != NULL) &&
 80084da:	5c82      	ldrb	r2, [r0, r2]
 80084dc:	2a03      	cmp	r2, #3
 80084de:	d101      	bne.n	80084e4 <USBD_LL_DataInStage+0x48>
    pdev->pClass->DataIn(pdev, epnum);
 80084e0:	4798      	blx	r3
 80084e2:	e7f0      	b.n	80084c6 <USBD_LL_DataInStage+0x2a>
    return USBD_FAIL;
 80084e4:	2002      	movs	r0, #2
 80084e6:	e7ef      	b.n	80084c8 <USBD_LL_DataInStage+0x2c>
      pdev->dev_test_mode = 0U;
 80084e8:	2200      	movs	r2, #0
 80084ea:	54e2      	strb	r2, [r4, r3]
 80084ec:	e7eb      	b.n	80084c6 <USBD_LL_DataInStage+0x2a>
      if (pep->rem_length > pep->maxpacket)
 80084ee:	6a02      	ldr	r2, [r0, #32]
 80084f0:	6a45      	ldr	r5, [r0, #36]	@ 0x24
 80084f2:	42aa      	cmp	r2, r5
 80084f4:	d827      	bhi.n	8008546 <USBD_LL_DataInStage+0xaa>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80084f6:	69c7      	ldr	r7, [r0, #28]
 80084f8:	0029      	movs	r1, r5
 80084fa:	0038      	movs	r0, r7
 80084fc:	f7f7 fe92 	bl	8000224 <__aeabi_uidivmod>
 8008500:	1e0e      	subs	r6, r1, #0
 8008502:	d10d      	bne.n	8008520 <USBD_LL_DataInStage+0x84>
 8008504:	42bd      	cmp	r5, r7
 8008506:	d80b      	bhi.n	8008520 <USBD_LL_DataInStage+0x84>
            (pep->total_length < pdev->ep0_data_len))
 8008508:	25a6      	movs	r5, #166	@ 0xa6
 800850a:	00ad      	lsls	r5, r5, #2
            (pep->total_length >= pep->maxpacket) &&
 800850c:	5963      	ldr	r3, [r4, r5]
 800850e:	429f      	cmp	r7, r3
 8008510:	d206      	bcs.n	8008520 <USBD_LL_DataInStage+0x84>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008512:	2200      	movs	r2, #0
 8008514:	2100      	movs	r1, #0
 8008516:	0020      	movs	r0, r4
 8008518:	f000 fb20 	bl	8008b5c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800851c:	5166      	str	r6, [r4, r5]
 800851e:	e018      	b.n	8008552 <USBD_LL_DataInStage+0xb6>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008520:	23ad      	movs	r3, #173	@ 0xad
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	58e3      	ldr	r3, [r4, r3]
 8008526:	68db      	ldr	r3, [r3, #12]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d004      	beq.n	8008536 <USBD_LL_DataInStage+0x9a>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800852c:	22a7      	movs	r2, #167	@ 0xa7
 800852e:	0092      	lsls	r2, r2, #2
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008530:	5ca2      	ldrb	r2, [r4, r2]
 8008532:	2a03      	cmp	r2, #3
 8008534:	d014      	beq.n	8008560 <USBD_LL_DataInStage+0xc4>
          USBD_LL_StallEP(pdev, 0x80U);
 8008536:	2180      	movs	r1, #128	@ 0x80
 8008538:	0020      	movs	r0, r4
 800853a:	f000 fdc5 	bl	80090c8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800853e:	0020      	movs	r0, r4
 8008540:	f000 fb3a 	bl	8008bb8 <USBD_CtlReceiveStatus>
 8008544:	e7ba      	b.n	80084bc <USBD_LL_DataInStage+0x20>
        pep->rem_length -= pep->maxpacket;
 8008546:	1b52      	subs	r2, r2, r5
 8008548:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800854a:	0019      	movs	r1, r3
 800854c:	b292      	uxth	r2, r2
 800854e:	f000 fb05 	bl	8008b5c <USBD_CtlContinueSendData>
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008552:	2300      	movs	r3, #0
 8008554:	2200      	movs	r2, #0
 8008556:	2100      	movs	r1, #0
 8008558:	0020      	movs	r0, r4
 800855a:	f000 fe03 	bl	8009164 <USBD_LL_PrepareReceive>
 800855e:	e7ad      	b.n	80084bc <USBD_LL_DataInStage+0x20>
            pdev->pClass->EP0_TxSent(pdev);
 8008560:	0020      	movs	r0, r4
 8008562:	4798      	blx	r3
 8008564:	e7e7      	b.n	8008536 <USBD_LL_DataInStage+0x9a>
 8008566:	46c0      	nop			@ (mov r8, r8)

08008568 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008568:	b570      	push	{r4, r5, r6, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800856a:	2340      	movs	r3, #64	@ 0x40
 800856c:	2200      	movs	r2, #0
 800856e:	2100      	movs	r1, #0
{
 8008570:	0004      	movs	r4, r0
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008572:	f000 fd8b 	bl	800908c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008576:	23ac      	movs	r3, #172	@ 0xac
 8008578:	2501      	movs	r5, #1

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800857a:	2640      	movs	r6, #64	@ 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800857c:	005b      	lsls	r3, r3, #1
 800857e:	50e5      	str	r5, [r4, r3]
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008580:	330c      	adds	r3, #12
 8008582:	50e6      	str	r6, [r4, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008584:	3b25      	subs	r3, #37	@ 0x25
 8008586:	2200      	movs	r2, #0
 8008588:	3bff      	subs	r3, #255	@ 0xff
 800858a:	2180      	movs	r1, #128	@ 0x80
 800858c:	0020      	movs	r0, r4
 800858e:	f000 fd7d 	bl	800908c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008592:	23a7      	movs	r3, #167	@ 0xa7
  pdev->ep0_state = USBD_EP0_IDLE;
 8008594:	22a5      	movs	r2, #165	@ 0xa5
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008596:	009b      	lsls	r3, r3, #2
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008598:	61a5      	str	r5, [r4, #24]
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800859a:	6266      	str	r6, [r4, #36]	@ 0x24
  pdev->dev_state = USBD_STATE_DEFAULT;
 800859c:	54e5      	strb	r5, [r4, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800859e:	2300      	movs	r3, #0
 80085a0:	0092      	lsls	r2, r2, #2
 80085a2:	50a3      	str	r3, [r4, r2]
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;
 80085a4:	3210      	adds	r2, #16
  pdev->dev_config = 0U;
 80085a6:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 80085a8:	50a3      	str	r3, [r4, r2]

  if (pdev->pClassData)
 80085aa:	23ae      	movs	r3, #174	@ 0xae
 80085ac:	009b      	lsls	r3, r3, #2
 80085ae:	58e3      	ldr	r3, [r4, r3]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d006      	beq.n	80085c2 <USBD_LL_Reset+0x5a>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80085b4:	23ad      	movs	r3, #173	@ 0xad
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	58e3      	ldr	r3, [r4, r3]
 80085ba:	2100      	movs	r1, #0
 80085bc:	0020      	movs	r0, r4
 80085be:	685b      	ldr	r3, [r3, #4]
 80085c0:	4798      	blx	r3
  }

  return USBD_OK;
}
 80085c2:	2000      	movs	r0, #0
 80085c4:	bd70      	pop	{r4, r5, r6, pc}
 80085c6:	46c0      	nop			@ (mov r8, r8)

080085c8 <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80085c8:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80085ca:	2000      	movs	r0, #0
 80085cc:	4770      	bx	lr
 80085ce:	46c0      	nop			@ (mov r8, r8)

080085d0 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 80085d0:	23a7      	movs	r3, #167	@ 0xa7
 80085d2:	009b      	lsls	r3, r3, #2
 80085d4:	5cc1      	ldrb	r1, [r0, r3]
 80085d6:	4a03      	ldr	r2, [pc, #12]	@ (80085e4 <USBD_LL_Suspend+0x14>)
 80085d8:	5481      	strb	r1, [r0, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80085da:	2204      	movs	r2, #4
 80085dc:	54c2      	strb	r2, [r0, r3]

  return USBD_OK;
}
 80085de:	2000      	movs	r0, #0
 80085e0:	4770      	bx	lr
 80085e2:	46c0      	nop			@ (mov r8, r8)
 80085e4:	0000029d 	.word	0x0000029d

080085e8 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80085e8:	23a7      	movs	r3, #167	@ 0xa7
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	5cc2      	ldrb	r2, [r0, r3]
 80085ee:	2a04      	cmp	r2, #4
 80085f0:	d102      	bne.n	80085f8 <USBD_LL_Resume+0x10>
  {
    pdev->dev_state = pdev->dev_old_state;
 80085f2:	4a02      	ldr	r2, [pc, #8]	@ (80085fc <USBD_LL_Resume+0x14>)
 80085f4:	5c82      	ldrb	r2, [r0, r2]
 80085f6:	54c2      	strb	r2, [r0, r3]
  }

  return USBD_OK;
}
 80085f8:	2000      	movs	r0, #0
 80085fa:	4770      	bx	lr
 80085fc:	0000029d 	.word	0x0000029d

08008600 <USBD_LL_SOF>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008600:	23a7      	movs	r3, #167	@ 0xa7
{
 8008602:	b510      	push	{r4, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	5cc3      	ldrb	r3, [r0, r3]
 8008608:	2b03      	cmp	r3, #3
 800860a:	d001      	beq.n	8008610 <USBD_LL_SOF+0x10>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 800860c:	2000      	movs	r0, #0
 800860e:	bd10      	pop	{r4, pc}
    if (pdev->pClass->SOF != NULL)
 8008610:	23ad      	movs	r3, #173	@ 0xad
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	58c3      	ldr	r3, [r0, r3]
 8008616:	69db      	ldr	r3, [r3, #28]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d0f7      	beq.n	800860c <USBD_LL_SOF+0xc>
      pdev->pClass->SOF(pdev);
 800861c:	4798      	blx	r3
 800861e:	e7f5      	b.n	800860c <USBD_LL_SOF+0xc>

08008620 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008620:	2360      	movs	r3, #96	@ 0x60
 8008622:	780a      	ldrb	r2, [r1, #0]
 8008624:	b570      	push	{r4, r5, r6, lr}
 8008626:	4013      	ands	r3, r2
 8008628:	000d      	movs	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800862a:	0019      	movs	r1, r3
 800862c:	22c0      	movs	r2, #192	@ 0xc0
 800862e:	3920      	subs	r1, #32
{
 8008630:	0004      	movs	r4, r0
 8008632:	b082      	sub	sp, #8
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008634:	4211      	tst	r1, r2
 8008636:	d013      	beq.n	8008660 <USBD_StdDevReq+0x40>
 8008638:	2b00      	cmp	r3, #0
 800863a:	d00a      	beq.n	8008652 <USBD_StdDevReq+0x32>
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev, 0x80U);
 800863c:	2180      	movs	r1, #128	@ 0x80
 800863e:	0020      	movs	r0, r4
 8008640:	f000 fd42 	bl	80090c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008644:	2100      	movs	r1, #0
 8008646:	0020      	movs	r0, r4
 8008648:	f000 fd3e 	bl	80090c8 <USBD_LL_StallEP>
}
 800864c:	2000      	movs	r0, #0
 800864e:	b002      	add	sp, #8
 8008650:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 8008652:	786b      	ldrb	r3, [r5, #1]
 8008654:	2b09      	cmp	r3, #9
 8008656:	d8f1      	bhi.n	800863c <USBD_StdDevReq+0x1c>
 8008658:	4aa6      	ldr	r2, [pc, #664]	@ (80088f4 <USBD_StdDevReq+0x2d4>)
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	58d3      	ldr	r3, [r2, r3]
 800865e:	469f      	mov	pc, r3
      pdev->pClass->Setup(pdev, req);
 8008660:	23ad      	movs	r3, #173	@ 0xad
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	58c3      	ldr	r3, [r0, r3]
 8008666:	0029      	movs	r1, r5
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	4798      	blx	r3
      break;
 800866c:	e7ee      	b.n	800864c <USBD_StdDevReq+0x2c>
  cfgidx = (uint8_t)(req->wValue);
 800866e:	78ab      	ldrb	r3, [r5, #2]
 8008670:	4da1      	ldr	r5, [pc, #644]	@ (80088f8 <USBD_StdDevReq+0x2d8>)
 8008672:	702b      	strb	r3, [r5, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008674:	2b01      	cmp	r3, #1
 8008676:	d8e1      	bhi.n	800863c <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 8008678:	21a7      	movs	r1, #167	@ 0xa7
 800867a:	0089      	lsls	r1, r1, #2
 800867c:	5c42      	ldrb	r2, [r0, r1]
 800867e:	2a02      	cmp	r2, #2
 8008680:	d100      	bne.n	8008684 <USBD_StdDevReq+0x64>
 8008682:	e11a      	b.n	80088ba <USBD_StdDevReq+0x29a>
 8008684:	2a03      	cmp	r2, #3
 8008686:	d100      	bne.n	800868a <USBD_StdDevReq+0x6a>
 8008688:	e105      	b.n	8008896 <USBD_StdDevReq+0x276>
  USBD_LL_StallEP(pdev, 0x80U);
 800868a:	2180      	movs	r1, #128	@ 0x80
 800868c:	f000 fd1c 	bl	80090c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008690:	2100      	movs	r1, #0
 8008692:	0020      	movs	r0, r4
 8008694:	f000 fd18 	bl	80090c8 <USBD_LL_StallEP>
        USBD_ClrClassConfig(pdev, cfgidx);
 8008698:	0020      	movs	r0, r4
 800869a:	7829      	ldrb	r1, [r5, #0]
 800869c:	f7ff fe78 	bl	8008390 <USBD_ClrClassConfig>
        break;
 80086a0:	e7d4      	b.n	800864c <USBD_StdDevReq+0x2c>
  switch (pdev->dev_state)
 80086a2:	23a7      	movs	r3, #167	@ 0xa7
 80086a4:	009b      	lsls	r3, r3, #2
 80086a6:	5cc3      	ldrb	r3, [r0, r3]
 80086a8:	3b01      	subs	r3, #1
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d8c6      	bhi.n	800863c <USBD_StdDevReq+0x1c>
      if (req->wLength != 0x2U)
 80086ae:	88eb      	ldrh	r3, [r5, #6]
 80086b0:	2b02      	cmp	r3, #2
 80086b2:	d1c3      	bne.n	800863c <USBD_StdDevReq+0x1c>
      if (pdev->dev_remote_wakeup)
 80086b4:	23a9      	movs	r3, #169	@ 0xa9
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	58c3      	ldr	r3, [r0, r3]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80086ba:	0001      	movs	r1, r0
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80086bc:	425a      	negs	r2, r3
 80086be:	4153      	adcs	r3, r2
 80086c0:	2201      	movs	r2, #1
 80086c2:	425b      	negs	r3, r3
 80086c4:	4393      	bics	r3, r2
 80086c6:	3303      	adds	r3, #3
 80086c8:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80086ca:	310c      	adds	r1, #12
 80086cc:	3201      	adds	r2, #1
 80086ce:	f000 fa37 	bl	8008b40 <USBD_CtlSendData>
      break;
 80086d2:	e7bb      	b.n	800864c <USBD_StdDevReq+0x2c>
  switch (pdev->dev_state)
 80086d4:	23a7      	movs	r3, #167	@ 0xa7
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	5cc3      	ldrb	r3, [r0, r3]
 80086da:	3b01      	subs	r3, #1
 80086dc:	2b02      	cmp	r3, #2
 80086de:	d8ad      	bhi.n	800863c <USBD_StdDevReq+0x1c>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086e0:	886b      	ldrh	r3, [r5, #2]
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d1b2      	bne.n	800864c <USBD_StdDevReq+0x2c>
        pdev->dev_remote_wakeup = 0U;
 80086e6:	23a9      	movs	r3, #169	@ 0xa9
 80086e8:	2200      	movs	r2, #0
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	50c2      	str	r2, [r0, r3]
        USBD_CtlSendStatus(pdev);
 80086ee:	0020      	movs	r0, r4
 80086f0:	f000 fa56 	bl	8008ba0 <USBD_CtlSendStatus>
 80086f4:	e7aa      	b.n	800864c <USBD_StdDevReq+0x2c>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80086f6:	886b      	ldrh	r3, [r5, #2]
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d1a7      	bne.n	800864c <USBD_StdDevReq+0x2c>
    pdev->dev_remote_wakeup = 1U;
 80086fc:	22a9      	movs	r2, #169	@ 0xa9
 80086fe:	0092      	lsls	r2, r2, #2
 8008700:	5083      	str	r3, [r0, r2]
    USBD_CtlSendStatus(pdev);
 8008702:	f000 fa4d 	bl	8008ba0 <USBD_CtlSendStatus>
 8008706:	e7a1      	b.n	800864c <USBD_StdDevReq+0x2c>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008708:	88ab      	ldrh	r3, [r5, #4]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d000      	beq.n	8008710 <USBD_StdDevReq+0xf0>
 800870e:	e795      	b.n	800863c <USBD_StdDevReq+0x1c>
 8008710:	88eb      	ldrh	r3, [r5, #6]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d000      	beq.n	8008718 <USBD_StdDevReq+0xf8>
 8008716:	e791      	b.n	800863c <USBD_StdDevReq+0x1c>
 8008718:	886d      	ldrh	r5, [r5, #2]
 800871a:	2d7f      	cmp	r5, #127	@ 0x7f
 800871c:	d900      	bls.n	8008720 <USBD_StdDevReq+0x100>
 800871e:	e78d      	b.n	800863c <USBD_StdDevReq+0x1c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008720:	26a7      	movs	r6, #167	@ 0xa7
 8008722:	00b6      	lsls	r6, r6, #2
 8008724:	5d82      	ldrb	r2, [r0, r6]
 8008726:	2a03      	cmp	r2, #3
 8008728:	d100      	bne.n	800872c <USBD_StdDevReq+0x10c>
 800872a:	e787      	b.n	800863c <USBD_StdDevReq+0x1c>
      pdev->dev_address = dev_addr;
 800872c:	4b73      	ldr	r3, [pc, #460]	@ (80088fc <USBD_StdDevReq+0x2dc>)
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800872e:	b2ed      	uxtb	r5, r5
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008730:	0029      	movs	r1, r5
      pdev->dev_address = dev_addr;
 8008732:	54c5      	strb	r5, [r0, r3]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008734:	f000 fcfa 	bl	800912c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008738:	0020      	movs	r0, r4
 800873a:	f000 fa31 	bl	8008ba0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800873e:	2d00      	cmp	r5, #0
 8008740:	d100      	bne.n	8008744 <USBD_StdDevReq+0x124>
 8008742:	e0d4      	b.n	80088ee <USBD_StdDevReq+0x2ce>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008744:	2302      	movs	r3, #2
 8008746:	55a3      	strb	r3, [r4, r6]
 8008748:	e780      	b.n	800864c <USBD_StdDevReq+0x2c>
  uint16_t len = 0U;
 800874a:	2300      	movs	r3, #0
 800874c:	466a      	mov	r2, sp
 800874e:	80d3      	strh	r3, [r2, #6]
  switch (req->wValue >> 8)
 8008750:	886a      	ldrh	r2, [r5, #2]
 8008752:	0a13      	lsrs	r3, r2, #8
 8008754:	2b07      	cmp	r3, #7
 8008756:	d900      	bls.n	800875a <USBD_StdDevReq+0x13a>
 8008758:	e770      	b.n	800863c <USBD_StdDevReq+0x1c>
 800875a:	4969      	ldr	r1, [pc, #420]	@ (8008900 <USBD_StdDevReq+0x2e0>)
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	58cb      	ldr	r3, [r1, r3]
 8008760:	469f      	mov	pc, r3
  if (req->wLength != 1U)
 8008762:	88eb      	ldrh	r3, [r5, #6]
 8008764:	2b01      	cmp	r3, #1
 8008766:	d000      	beq.n	800876a <USBD_StdDevReq+0x14a>
 8008768:	e768      	b.n	800863c <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 800876a:	23a7      	movs	r3, #167	@ 0xa7
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	5cc3      	ldrb	r3, [r0, r3]
 8008770:	2b02      	cmp	r3, #2
 8008772:	d900      	bls.n	8008776 <USBD_StdDevReq+0x156>
 8008774:	e087      	b.n	8008886 <USBD_StdDevReq+0x266>
 8008776:	2b00      	cmp	r3, #0
 8008778:	d100      	bne.n	800877c <USBD_StdDevReq+0x15c>
 800877a:	e75f      	b.n	800863c <USBD_StdDevReq+0x1c>
        pdev->dev_default_config = 0U;
 800877c:	2300      	movs	r3, #0
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800877e:	0001      	movs	r1, r0
 8008780:	2201      	movs	r2, #1
        pdev->dev_default_config = 0U;
 8008782:	6083      	str	r3, [r0, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008784:	3108      	adds	r1, #8
 8008786:	f000 f9db 	bl	8008b40 <USBD_CtlSendData>
        break;
 800878a:	e75f      	b.n	800864c <USBD_StdDevReq+0x2c>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800878c:	7c03      	ldrb	r3, [r0, #16]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d000      	beq.n	8008794 <USBD_StdDevReq+0x174>
 8008792:	e753      	b.n	800863c <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008794:	23ad      	movs	r3, #173	@ 0xad
 8008796:	466a      	mov	r2, sp
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	58c3      	ldr	r3, [r0, r3]
 800879c:	1d90      	adds	r0, r2, #6
 800879e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087a0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80087a2:	2307      	movs	r3, #7
 80087a4:	7043      	strb	r3, [r0, #1]
    if ((len != 0U) && (req->wLength != 0U))
 80087a6:	466b      	mov	r3, sp
 80087a8:	88da      	ldrh	r2, [r3, #6]
 80087aa:	88eb      	ldrh	r3, [r5, #6]
 80087ac:	2a00      	cmp	r2, #0
 80087ae:	d00d      	beq.n	80087cc <USBD_StdDevReq+0x1ac>
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d09c      	beq.n	80086ee <USBD_StdDevReq+0xce>
      len = MIN(len, req->wLength);
 80087b4:	1c11      	adds	r1, r2, #0
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d900      	bls.n	80087bc <USBD_StdDevReq+0x19c>
 80087ba:	1c19      	adds	r1, r3, #0
 80087bc:	466b      	mov	r3, sp
 80087be:	b28a      	uxth	r2, r1
 80087c0:	80d9      	strh	r1, [r3, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80087c2:	0001      	movs	r1, r0
 80087c4:	0020      	movs	r0, r4
 80087c6:	f000 f9bb 	bl	8008b40 <USBD_CtlSendData>
 80087ca:	88eb      	ldrh	r3, [r5, #6]
    if (req->wLength == 0U)
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d000      	beq.n	80087d2 <USBD_StdDevReq+0x1b2>
 80087d0:	e73c      	b.n	800864c <USBD_StdDevReq+0x2c>
 80087d2:	e78c      	b.n	80086ee <USBD_StdDevReq+0xce>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087d4:	7c03      	ldrb	r3, [r0, #16]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d000      	beq.n	80087dc <USBD_StdDevReq+0x1bc>
 80087da:	e72f      	b.n	800863c <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80087dc:	23ad      	movs	r3, #173	@ 0xad
 80087de:	466a      	mov	r2, sp
 80087e0:	009b      	lsls	r3, r3, #2
 80087e2:	58c3      	ldr	r3, [r0, r3]
 80087e4:	1d90      	adds	r0, r2, #6
 80087e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087e8:	4798      	blx	r3
  if (err != 0U)
 80087ea:	e7dc      	b.n	80087a6 <USBD_StdDevReq+0x186>
      switch ((uint8_t)(req->wValue))
 80087ec:	b2d2      	uxtb	r2, r2
 80087ee:	2a05      	cmp	r2, #5
 80087f0:	d900      	bls.n	80087f4 <USBD_StdDevReq+0x1d4>
 80087f2:	e723      	b.n	800863c <USBD_StdDevReq+0x1c>
 80087f4:	4b43      	ldr	r3, [pc, #268]	@ (8008904 <USBD_StdDevReq+0x2e4>)
 80087f6:	0092      	lsls	r2, r2, #2
 80087f8:	589b      	ldr	r3, [r3, r2]
 80087fa:	469f      	mov	pc, r3
      pdev->pClass->Setup(pdev, req);
 80087fc:	23ad      	movs	r3, #173	@ 0xad
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087fe:	7c02      	ldrb	r2, [r0, #16]
      pdev->pClass->Setup(pdev, req);
 8008800:	009b      	lsls	r3, r3, #2
 8008802:	58c3      	ldr	r3, [r0, r3]
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008804:	2a00      	cmp	r2, #0
 8008806:	d166      	bne.n	80088d6 <USBD_StdDevReq+0x2b6>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800880a:	466a      	mov	r2, sp
 800880c:	1d90      	adds	r0, r2, #6
 800880e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008810:	2302      	movs	r3, #2
 8008812:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008814:	e7c7      	b.n	80087a6 <USBD_StdDevReq+0x186>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008816:	23ac      	movs	r3, #172	@ 0xac
 8008818:	466a      	mov	r2, sp
 800881a:	009b      	lsls	r3, r3, #2
 800881c:	58e3      	ldr	r3, [r4, r3]
 800881e:	1d91      	adds	r1, r2, #6
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	7c00      	ldrb	r0, [r0, #16]
 8008824:	4798      	blx	r3
  if (err != 0U)
 8008826:	e7be      	b.n	80087a6 <USBD_StdDevReq+0x186>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008828:	23ac      	movs	r3, #172	@ 0xac
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	58c3      	ldr	r3, [r0, r3]
 800882e:	695b      	ldr	r3, [r3, #20]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d100      	bne.n	8008836 <USBD_StdDevReq+0x216>
 8008834:	e702      	b.n	800863c <USBD_StdDevReq+0x1c>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008836:	466a      	mov	r2, sp
 8008838:	7c20      	ldrb	r0, [r4, #16]
 800883a:	1d91      	adds	r1, r2, #6
 800883c:	4798      	blx	r3
  if (err != 0U)
 800883e:	e7b2      	b.n	80087a6 <USBD_StdDevReq+0x186>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008840:	23ac      	movs	r3, #172	@ 0xac
 8008842:	009b      	lsls	r3, r3, #2
 8008844:	58c3      	ldr	r3, [r0, r3]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d1f4      	bne.n	8008836 <USBD_StdDevReq+0x216>
 800884c:	e6f6      	b.n	800863c <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800884e:	23ac      	movs	r3, #172	@ 0xac
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	58c3      	ldr	r3, [r0, r3]
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d1ed      	bne.n	8008836 <USBD_StdDevReq+0x216>
 800885a:	e6ef      	b.n	800863c <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800885c:	23ac      	movs	r3, #172	@ 0xac
 800885e:	009b      	lsls	r3, r3, #2
 8008860:	58c3      	ldr	r3, [r0, r3]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d1e6      	bne.n	8008836 <USBD_StdDevReq+0x216>
 8008868:	e6e8      	b.n	800863c <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800886a:	23ac      	movs	r3, #172	@ 0xac
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	58c3      	ldr	r3, [r0, r3]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1df      	bne.n	8008836 <USBD_StdDevReq+0x216>
 8008876:	e6e1      	b.n	800863c <USBD_StdDevReq+0x1c>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008878:	23ac      	movs	r3, #172	@ 0xac
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	58c3      	ldr	r3, [r0, r3]
 800887e:	699b      	ldr	r3, [r3, #24]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1d8      	bne.n	8008836 <USBD_StdDevReq+0x216>
 8008884:	e6da      	b.n	800863c <USBD_StdDevReq+0x1c>
    switch (pdev->dev_state)
 8008886:	2b03      	cmp	r3, #3
 8008888:	d000      	beq.n	800888c <USBD_StdDevReq+0x26c>
 800888a:	e6d7      	b.n	800863c <USBD_StdDevReq+0x1c>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800888c:	2201      	movs	r2, #1
 800888e:	1d01      	adds	r1, r0, #4
 8008890:	f000 f956 	bl	8008b40 <USBD_CtlSendData>
        break;
 8008894:	e6da      	b.n	800864c <USBD_StdDevReq+0x2c>
        if (cfgidx == 0U)
 8008896:	2b00      	cmp	r3, #0
 8008898:	d01f      	beq.n	80088da <USBD_StdDevReq+0x2ba>
        else if (cfgidx != pdev->dev_config)
 800889a:	6841      	ldr	r1, [r0, #4]
 800889c:	2901      	cmp	r1, #1
 800889e:	d100      	bne.n	80088a2 <USBD_StdDevReq+0x282>
 80088a0:	e725      	b.n	80086ee <USBD_StdDevReq+0xce>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80088a2:	b2c9      	uxtb	r1, r1
 80088a4:	f7ff fd74 	bl	8008390 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80088a8:	7829      	ldrb	r1, [r5, #0]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80088aa:	0020      	movs	r0, r4
          pdev->dev_config = cfgidx;
 80088ac:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80088ae:	f7ff fd61 	bl	8008374 <USBD_SetClassConfig>
 80088b2:	2802      	cmp	r0, #2
 80088b4:	d000      	beq.n	80088b8 <USBD_StdDevReq+0x298>
 80088b6:	e71a      	b.n	80086ee <USBD_StdDevReq+0xce>
 80088b8:	e6c0      	b.n	800863c <USBD_StdDevReq+0x1c>
        if (cfgidx)
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d100      	bne.n	80088c0 <USBD_StdDevReq+0x2a0>
 80088be:	e716      	b.n	80086ee <USBD_StdDevReq+0xce>
          pdev->dev_config = cfgidx;
 80088c0:	2301      	movs	r3, #1
 80088c2:	6043      	str	r3, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80088c4:	3302      	adds	r3, #2
 80088c6:	5443      	strb	r3, [r0, r1]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80088c8:	2101      	movs	r1, #1
 80088ca:	f7ff fd53 	bl	8008374 <USBD_SetClassConfig>
 80088ce:	2802      	cmp	r0, #2
 80088d0:	d000      	beq.n	80088d4 <USBD_StdDevReq+0x2b4>
 80088d2:	e70c      	b.n	80086ee <USBD_StdDevReq+0xce>
 80088d4:	e6b2      	b.n	800863c <USBD_StdDevReq+0x1c>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80088d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088d8:	e797      	b.n	800880a <USBD_StdDevReq+0x1ea>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80088da:	2202      	movs	r2, #2
 80088dc:	5442      	strb	r2, [r0, r1]
          USBD_ClrClassConfig(pdev, cfgidx);
 80088de:	2100      	movs	r1, #0
          pdev->dev_config = cfgidx;
 80088e0:	6043      	str	r3, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80088e2:	f7ff fd55 	bl	8008390 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80088e6:	0020      	movs	r0, r4
 80088e8:	f000 f95a 	bl	8008ba0 <USBD_CtlSendStatus>
 80088ec:	e6ae      	b.n	800864c <USBD_StdDevReq+0x2c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 80088ee:	2301      	movs	r3, #1
 80088f0:	55a3      	strb	r3, [r4, r6]
 80088f2:	e6ab      	b.n	800864c <USBD_StdDevReq+0x2c>
 80088f4:	080092f4 	.word	0x080092f4
 80088f8:	20001860 	.word	0x20001860
 80088fc:	0000029e 	.word	0x0000029e
 8008900:	0800931c 	.word	0x0800931c
 8008904:	0800933c 	.word	0x0800933c

08008908 <USBD_StdItfReq>:
{
 8008908:	2260      	movs	r2, #96	@ 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800890a:	780b      	ldrb	r3, [r1, #0]
{
 800890c:	b570      	push	{r4, r5, r6, lr}
 800890e:	401a      	ands	r2, r3
 8008910:	0004      	movs	r4, r0
 8008912:	000d      	movs	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008914:	065b      	lsls	r3, r3, #25
 8008916:	d50b      	bpl.n	8008930 <USBD_StdItfReq+0x28>
 8008918:	2a40      	cmp	r2, #64	@ 0x40
 800891a:	d009      	beq.n	8008930 <USBD_StdItfReq+0x28>
  USBD_LL_StallEP(pdev, 0x80U);
 800891c:	2180      	movs	r1, #128	@ 0x80
 800891e:	0020      	movs	r0, r4
 8008920:	f000 fbd2 	bl	80090c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008924:	2100      	movs	r1, #0
 8008926:	0020      	movs	r0, r4
 8008928:	f000 fbce 	bl	80090c8 <USBD_LL_StallEP>
}
 800892c:	2000      	movs	r0, #0
 800892e:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008930:	23a7      	movs	r3, #167	@ 0xa7
 8008932:	009b      	lsls	r3, r3, #2
 8008934:	5ce3      	ldrb	r3, [r4, r3]
 8008936:	3b01      	subs	r3, #1
 8008938:	2b02      	cmp	r3, #2
 800893a:	d8ef      	bhi.n	800891c <USBD_StdItfReq+0x14>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800893c:	792b      	ldrb	r3, [r5, #4]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d8ec      	bhi.n	800891c <USBD_StdItfReq+0x14>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008942:	23ad      	movs	r3, #173	@ 0xad
 8008944:	009b      	lsls	r3, r3, #2
 8008946:	58e3      	ldr	r3, [r4, r3]
 8008948:	0029      	movs	r1, r5
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	0020      	movs	r0, r4
 800894e:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008950:	88eb      	ldrh	r3, [r5, #6]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1ea      	bne.n	800892c <USBD_StdItfReq+0x24>
 8008956:	2800      	cmp	r0, #0
 8008958:	d1e8      	bne.n	800892c <USBD_StdItfReq+0x24>
              USBD_CtlSendStatus(pdev);
 800895a:	0020      	movs	r0, r4
 800895c:	f000 f920 	bl	8008ba0 <USBD_CtlSendStatus>
 8008960:	e7e4      	b.n	800892c <USBD_StdItfReq+0x24>
 8008962:	46c0      	nop			@ (mov r8, r8)

08008964 <USBD_StdEPReq>:
{
 8008964:	2360      	movs	r3, #96	@ 0x60
 8008966:	780a      	ldrb	r2, [r1, #0]
 8008968:	b570      	push	{r4, r5, r6, lr}
 800896a:	4013      	ands	r3, r2
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800896c:	001c      	movs	r4, r3
 800896e:	22c0      	movs	r2, #192	@ 0xc0
 8008970:	3c20      	subs	r4, #32
{
 8008972:	0005      	movs	r5, r0
  ep_addr  = LOBYTE(req->wIndex);
 8008974:	8888      	ldrh	r0, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008976:	4214      	tst	r4, r2
 8008978:	d03d      	beq.n	80089f6 <USBD_StdEPReq+0x92>
 800897a:	2b00      	cmp	r3, #0
 800897c:	d009      	beq.n	8008992 <USBD_StdEPReq+0x2e>
  USBD_LL_StallEP(pdev, 0x80U);
 800897e:	2180      	movs	r1, #128	@ 0x80
 8008980:	0028      	movs	r0, r5
 8008982:	f000 fba1 	bl	80090c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008986:	2100      	movs	r1, #0
 8008988:	0028      	movs	r0, r5
 800898a:	f000 fb9d 	bl	80090c8 <USBD_LL_StallEP>
}
 800898e:	2000      	movs	r0, #0
 8008990:	bd70      	pop	{r4, r5, r6, pc}
      switch (req->bRequest)
 8008992:	784b      	ldrb	r3, [r1, #1]
  ep_addr  = LOBYTE(req->wIndex);
 8008994:	b2c2      	uxtb	r2, r0
      switch (req->bRequest)
 8008996:	2b01      	cmp	r3, #1
 8008998:	d048      	beq.n	8008a2c <USBD_StdEPReq+0xc8>
 800899a:	2b03      	cmp	r3, #3
 800899c:	d032      	beq.n	8008a04 <USBD_StdEPReq+0xa0>
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1ed      	bne.n	800897e <USBD_StdEPReq+0x1a>
          switch (pdev->dev_state)
 80089a2:	23a7      	movs	r3, #167	@ 0xa7
 80089a4:	009b      	lsls	r3, r3, #2
 80089a6:	5ceb      	ldrb	r3, [r5, r3]
 80089a8:	2b02      	cmp	r3, #2
 80089aa:	d05b      	beq.n	8008a64 <USBD_StdEPReq+0x100>
 80089ac:	2b03      	cmp	r3, #3
 80089ae:	d1e6      	bne.n	800897e <USBD_StdEPReq+0x1a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80089b0:	210f      	movs	r1, #15
 80089b2:	4011      	ands	r1, r2
 80089b4:	008b      	lsls	r3, r1, #2
 80089b6:	185b      	adds	r3, r3, r1
 80089b8:	009b      	lsls	r3, r3, #2
 80089ba:	18eb      	adds	r3, r5, r3
              if ((ep_addr & 0x80U) == 0x80U)
 80089bc:	0600      	lsls	r0, r0, #24
 80089be:	d462      	bmi.n	8008a86 <USBD_StdEPReq+0x122>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80089c0:	3359      	adds	r3, #89	@ 0x59
 80089c2:	33ff      	adds	r3, #255	@ 0xff
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d0d9      	beq.n	800897e <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80089ca:	0094      	lsls	r4, r2, #2
 80089cc:	18a4      	adds	r4, r4, r2
 80089ce:	00a4      	lsls	r4, r4, #2
 80089d0:	3455      	adds	r4, #85	@ 0x55
 80089d2:	34ff      	adds	r4, #255	@ 0xff
 80089d4:	192c      	adds	r4, r5, r4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80089d6:	2a00      	cmp	r2, #0
 80089d8:	d062      	beq.n	8008aa0 <USBD_StdEPReq+0x13c>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80089da:	0011      	movs	r1, r2
 80089dc:	0028      	movs	r0, r5
 80089de:	f000 fb8f 	bl	8009100 <USBD_LL_IsStallEP>
 80089e2:	2800      	cmp	r0, #0
 80089e4:	d064      	beq.n	8008ab0 <USBD_StdEPReq+0x14c>
                pep->status = 0x0001U;
 80089e6:	2301      	movs	r3, #1
 80089e8:	6023      	str	r3, [r4, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80089ea:	2202      	movs	r2, #2
 80089ec:	0021      	movs	r1, r4
 80089ee:	0028      	movs	r0, r5
 80089f0:	f000 f8a6 	bl	8008b40 <USBD_CtlSendData>
              break;
 80089f4:	e7cb      	b.n	800898e <USBD_StdEPReq+0x2a>
      pdev->pClass->Setup(pdev, req);
 80089f6:	23ad      	movs	r3, #173	@ 0xad
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	58eb      	ldr	r3, [r5, r3]
 80089fc:	0028      	movs	r0, r5
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	4798      	blx	r3
      break;
 8008a02:	e7c4      	b.n	800898e <USBD_StdEPReq+0x2a>
          switch (pdev->dev_state)
 8008a04:	23a7      	movs	r3, #167	@ 0xa7
 8008a06:	009b      	lsls	r3, r3, #2
 8008a08:	5ceb      	ldrb	r3, [r5, r3]
 8008a0a:	2b02      	cmp	r3, #2
 8008a0c:	d01e      	beq.n	8008a4c <USBD_StdEPReq+0xe8>
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d1b5      	bne.n	800897e <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a12:	884b      	ldrh	r3, [r1, #2]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d115      	bne.n	8008a44 <USBD_StdEPReq+0xe0>
                if ((ep_addr != 0x00U) &&
 8008a18:	0653      	lsls	r3, r2, #25
 8008a1a:	d013      	beq.n	8008a44 <USBD_StdEPReq+0xe0>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008a1c:	88cb      	ldrh	r3, [r1, #6]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d110      	bne.n	8008a44 <USBD_StdEPReq+0xe0>
                  USBD_LL_StallEP(pdev, ep_addr);
 8008a22:	0011      	movs	r1, r2
 8008a24:	0028      	movs	r0, r5
 8008a26:	f000 fb4f 	bl	80090c8 <USBD_LL_StallEP>
 8008a2a:	e00b      	b.n	8008a44 <USBD_StdEPReq+0xe0>
          switch (pdev->dev_state)
 8008a2c:	23a7      	movs	r3, #167	@ 0xa7
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	5ceb      	ldrb	r3, [r5, r3]
 8008a32:	2b02      	cmp	r3, #2
 8008a34:	d00a      	beq.n	8008a4c <USBD_StdEPReq+0xe8>
 8008a36:	2b03      	cmp	r3, #3
 8008a38:	d1a1      	bne.n	800897e <USBD_StdEPReq+0x1a>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008a3a:	884b      	ldrh	r3, [r1, #2]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d1a6      	bne.n	800898e <USBD_StdEPReq+0x2a>
                if ((ep_addr & 0x7FU) != 0x00U)
 8008a40:	0653      	lsls	r3, r2, #25
 8008a42:	d130      	bne.n	8008aa6 <USBD_StdEPReq+0x142>
              USBD_CtlSendStatus(pdev);
 8008a44:	0028      	movs	r0, r5
 8008a46:	f000 f8ab 	bl	8008ba0 <USBD_CtlSendStatus>
              break;
 8008a4a:	e7a0      	b.n	800898e <USBD_StdEPReq+0x2a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a4c:	0653      	lsls	r3, r2, #25
 8008a4e:	d100      	bne.n	8008a52 <USBD_StdEPReq+0xee>
 8008a50:	e795      	b.n	800897e <USBD_StdEPReq+0x1a>
                USBD_LL_StallEP(pdev, ep_addr);
 8008a52:	0011      	movs	r1, r2
 8008a54:	0028      	movs	r0, r5
 8008a56:	f000 fb37 	bl	80090c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008a5a:	2180      	movs	r1, #128	@ 0x80
 8008a5c:	0028      	movs	r0, r5
 8008a5e:	f000 fb33 	bl	80090c8 <USBD_LL_StallEP>
 8008a62:	e794      	b.n	800898e <USBD_StdEPReq+0x2a>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008a64:	0652      	lsls	r2, r2, #25
 8008a66:	d000      	beq.n	8008a6a <USBD_StdEPReq+0x106>
 8008a68:	e789      	b.n	800897e <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a6a:	0029      	movs	r1, r5
 8008a6c:	3155      	adds	r1, #85	@ 0x55
 8008a6e:	31ff      	adds	r1, #255	@ 0xff
 8008a70:	0600      	lsls	r0, r0, #24
 8008a72:	d501      	bpl.n	8008a78 <USBD_StdEPReq+0x114>
 8008a74:	3941      	subs	r1, #65	@ 0x41
 8008a76:	39ff      	subs	r1, #255	@ 0xff
              pep->status = 0x0000U;
 8008a78:	2300      	movs	r3, #0
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008a7a:	2202      	movs	r2, #2
 8008a7c:	0028      	movs	r0, r5
              pep->status = 0x0000U;
 8008a7e:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008a80:	f000 f85e 	bl	8008b40 <USBD_CtlSendData>
              break;
 8008a84:	e783      	b.n	800898e <USBD_StdEPReq+0x2a>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008a86:	699b      	ldr	r3, [r3, #24]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d100      	bne.n	8008a8e <USBD_StdEPReq+0x12a>
 8008a8c:	e777      	b.n	800897e <USBD_StdEPReq+0x1a>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008a8e:	237f      	movs	r3, #127	@ 0x7f
 8008a90:	4013      	ands	r3, r2
 8008a92:	3301      	adds	r3, #1
 8008a94:	009c      	lsls	r4, r3, #2
 8008a96:	18e4      	adds	r4, r4, r3
 8008a98:	00a4      	lsls	r4, r4, #2
 8008a9a:	192c      	adds	r4, r5, r4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008a9c:	2a80      	cmp	r2, #128	@ 0x80
 8008a9e:	d19c      	bne.n	80089da <USBD_StdEPReq+0x76>
                pep->status = 0x0000U;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	6023      	str	r3, [r4, #0]
 8008aa4:	e7a1      	b.n	80089ea <USBD_StdEPReq+0x86>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8008aa6:	0011      	movs	r1, r2
 8008aa8:	0028      	movs	r0, r5
 8008aaa:	f000 fb1b 	bl	80090e4 <USBD_LL_ClearStallEP>
 8008aae:	e7c9      	b.n	8008a44 <USBD_StdEPReq+0xe0>
                pep->status = 0x0000U;
 8008ab0:	6020      	str	r0, [r4, #0]
 8008ab2:	e79a      	b.n	80089ea <USBD_StdEPReq+0x86>

08008ab4 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8008ab4:	780b      	ldrb	r3, [r1, #0]
 8008ab6:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008ab8:	784b      	ldrb	r3, [r1, #1]
 8008aba:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8008abc:	78cb      	ldrb	r3, [r1, #3]
 8008abe:	788a      	ldrb	r2, [r1, #2]
 8008ac0:	021b      	lsls	r3, r3, #8
 8008ac2:	4313      	orrs	r3, r2
 8008ac4:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008ac6:	794b      	ldrb	r3, [r1, #5]
 8008ac8:	790a      	ldrb	r2, [r1, #4]
 8008aca:	021b      	lsls	r3, r3, #8
 8008acc:	4313      	orrs	r3, r2
 8008ace:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008ad0:	79cb      	ldrb	r3, [r1, #7]
 8008ad2:	798a      	ldrb	r2, [r1, #6]
 8008ad4:	021b      	lsls	r3, r3, #8
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	80c3      	strh	r3, [r0, #6]
}
 8008ada:	4770      	bx	lr

08008adc <USBD_CtlError>:
{
 8008adc:	b510      	push	{r4, lr}
 8008ade:	0004      	movs	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 8008ae0:	2180      	movs	r1, #128	@ 0x80
 8008ae2:	f000 faf1 	bl	80090c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8008ae6:	2100      	movs	r1, #0
 8008ae8:	0020      	movs	r0, r4
 8008aea:	f000 faed 	bl	80090c8 <USBD_LL_StallEP>
}
 8008aee:	bd10      	pop	{r4, pc}

08008af0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008af0:	b570      	push	{r4, r5, r6, lr}
 8008af2:	0004      	movs	r4, r0
 8008af4:	000d      	movs	r5, r1
 8008af6:	0016      	movs	r6, r2
  uint8_t idx = 0U;

  if (desc != NULL)
 8008af8:	2800      	cmp	r0, #0
 8008afa:	d01d      	beq.n	8008b38 <USBD_GetString+0x48>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;

  while (*buf != '\0')
 8008afc:	7803      	ldrb	r3, [r0, #0]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d01b      	beq.n	8008b3a <USBD_GetString+0x4a>
 8008b02:	3001      	adds	r0, #1
 8008b04:	f7f7 fb00 	bl	8000108 <strlen>
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8008b08:	3001      	adds	r0, #1
 8008b0a:	b2c3      	uxtb	r3, r0
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	b2da      	uxtb	r2, r3
 8008b12:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b14:	2303      	movs	r3, #3
    unicode[idx++] = *(uint8_t *)(void *)len;
 8008b16:	702a      	strb	r2, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b18:	706b      	strb	r3, [r5, #1]
    while (*desc != '\0')
 8008b1a:	7820      	ldrb	r0, [r4, #0]
 8008b1c:	2800      	cmp	r0, #0
 8008b1e:	d00b      	beq.n	8008b38 <USBD_GetString+0x48>
      unicode[idx++] =  0U;
 8008b20:	2100      	movs	r1, #0
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8008b22:	3b01      	subs	r3, #1
      unicode[idx++] = *desc++;
 8008b24:	1c5a      	adds	r2, r3, #1
 8008b26:	b2d2      	uxtb	r2, r2
 8008b28:	54e8      	strb	r0, [r5, r3]
 8008b2a:	3401      	adds	r4, #1
      unicode[idx++] =  0U;
 8008b2c:	54a9      	strb	r1, [r5, r2]
    while (*desc != '\0')
 8008b2e:	7820      	ldrb	r0, [r4, #0]
      unicode[idx++] =  0U;
 8008b30:	3302      	adds	r3, #2
 8008b32:	b2db      	uxtb	r3, r3
    while (*desc != '\0')
 8008b34:	2800      	cmp	r0, #0
 8008b36:	d1f5      	bne.n	8008b24 <USBD_GetString+0x34>
}
 8008b38:	bd70      	pop	{r4, r5, r6, pc}
  while (*buf != '\0')
 8008b3a:	2202      	movs	r2, #2
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	e7e8      	b.n	8008b12 <USBD_GetString+0x22>

08008b40 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8008b40:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b42:	22a5      	movs	r2, #165	@ 0xa5
{
 8008b44:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008b46:	2402      	movs	r4, #2
 8008b48:	0092      	lsls	r2, r2, #2
 8008b4a:	5084      	str	r4, [r0, r2]
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b4c:	000a      	movs	r2, r1
  pdev->ep_in[0].total_length = len;
 8008b4e:	61c3      	str	r3, [r0, #28]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b50:	2100      	movs	r1, #0
  pdev->ep_in[0].rem_length   = len;
 8008b52:	6203      	str	r3, [r0, #32]
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b54:	f000 faf8 	bl	8009148 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008b58:	2000      	movs	r0, #0
 8008b5a:	bd10      	pop	{r4, pc}

08008b5c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8008b5c:	b510      	push	{r4, lr}
 8008b5e:	0013      	movs	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b60:	000a      	movs	r2, r1
 8008b62:	2100      	movs	r1, #0
 8008b64:	f000 faf0 	bl	8009148 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008b68:	2000      	movs	r0, #0
 8008b6a:	bd10      	pop	{r4, pc}

08008b6c <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8008b6c:	0013      	movs	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008b6e:	22a5      	movs	r2, #165	@ 0xa5
{
 8008b70:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008b72:	2403      	movs	r4, #3
 8008b74:	0092      	lsls	r2, r2, #2
 8008b76:	5084      	str	r4, [r0, r2]
  pdev->ep_out[0].total_length = len;
 8008b78:	3a39      	subs	r2, #57	@ 0x39
 8008b7a:	3aff      	subs	r2, #255	@ 0xff
 8008b7c:	5083      	str	r3, [r0, r2]
  pdev->ep_out[0].rem_length   = len;
 8008b7e:	3204      	adds	r2, #4
 8008b80:	5083      	str	r3, [r0, r2]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b82:	000a      	movs	r2, r1
 8008b84:	2100      	movs	r1, #0
 8008b86:	f000 faed 	bl	8009164 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008b8a:	2000      	movs	r0, #0
 8008b8c:	bd10      	pop	{r4, pc}
 8008b8e:	46c0      	nop			@ (mov r8, r8)

08008b90 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008b90:	b510      	push	{r4, lr}
 8008b92:	0013      	movs	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b94:	000a      	movs	r2, r1
 8008b96:	2100      	movs	r1, #0
 8008b98:	f000 fae4 	bl	8009164 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008b9c:	2000      	movs	r0, #0
 8008b9e:	bd10      	pop	{r4, pc}

08008ba0 <USBD_CtlSendStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ba0:	23a5      	movs	r3, #165	@ 0xa5
 8008ba2:	2204      	movs	r2, #4
{
 8008ba4:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008baa:	2100      	movs	r1, #0
 8008bac:	2300      	movs	r3, #0
 8008bae:	2200      	movs	r2, #0
 8008bb0:	f000 faca 	bl	8009148 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008bb4:	2000      	movs	r0, #0
 8008bb6:	bd10      	pop	{r4, pc}

08008bb8 <USBD_CtlReceiveStatus>:
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008bb8:	23a5      	movs	r3, #165	@ 0xa5
 8008bba:	2205      	movs	r2, #5
{
 8008bbc:	b510      	push	{r4, lr}
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008bbe:	009b      	lsls	r3, r3, #2
 8008bc0:	50c2      	str	r2, [r0, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	f000 facc 	bl	8009164 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008bcc:	2000      	movs	r0, #0
 8008bce:	bd10      	pop	{r4, pc}

08008bd0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008bd0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008bd2:	4c1a      	ldr	r4, [pc, #104]	@ (8008c3c <MX_USB_DEVICE_Init+0x6c>)
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	0020      	movs	r0, r4
 8008bd8:	4919      	ldr	r1, [pc, #100]	@ (8008c40 <MX_USB_DEVICE_Init+0x70>)
 8008bda:	f7ff fba1 	bl	8008320 <USBD_Init>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d111      	bne.n	8008c06 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008be2:	0020      	movs	r0, r4
 8008be4:	4917      	ldr	r1, [pc, #92]	@ (8008c44 <MX_USB_DEVICE_Init+0x74>)
 8008be6:	f7ff fbb5 	bl	8008354 <USBD_RegisterClass>
 8008bea:	2800      	cmp	r0, #0
 8008bec:	d113      	bne.n	8008c16 <MX_USB_DEVICE_Init+0x46>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008bee:	0020      	movs	r0, r4
 8008bf0:	4915      	ldr	r1, [pc, #84]	@ (8008c48 <MX_USB_DEVICE_Init+0x78>)
 8008bf2:	f7ff fb3f 	bl	8008274 <USBD_CDC_RegisterInterface>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	d115      	bne.n	8008c26 <MX_USB_DEVICE_Init+0x56>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008bfa:	0020      	movs	r0, r4
 8008bfc:	f7ff fbb4 	bl	8008368 <USBD_Start>
 8008c00:	2800      	cmp	r0, #0
 8008c02:	d117      	bne.n	8008c34 <MX_USB_DEVICE_Init+0x64>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008c04:	bd10      	pop	{r4, pc}
    Error_Handler();
 8008c06:	f7fa f8c5 	bl	8002d94 <Error_Handler>
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008c0a:	0020      	movs	r0, r4
 8008c0c:	490d      	ldr	r1, [pc, #52]	@ (8008c44 <MX_USB_DEVICE_Init+0x74>)
 8008c0e:	f7ff fba1 	bl	8008354 <USBD_RegisterClass>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d0eb      	beq.n	8008bee <MX_USB_DEVICE_Init+0x1e>
    Error_Handler();
 8008c16:	f7fa f8bd 	bl	8002d94 <Error_Handler>
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008c1a:	0020      	movs	r0, r4
 8008c1c:	490a      	ldr	r1, [pc, #40]	@ (8008c48 <MX_USB_DEVICE_Init+0x78>)
 8008c1e:	f7ff fb29 	bl	8008274 <USBD_CDC_RegisterInterface>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	d0e9      	beq.n	8008bfa <MX_USB_DEVICE_Init+0x2a>
    Error_Handler();
 8008c26:	f7fa f8b5 	bl	8002d94 <Error_Handler>
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008c2a:	0020      	movs	r0, r4
 8008c2c:	f7ff fb9c 	bl	8008368 <USBD_Start>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d0e7      	beq.n	8008c04 <MX_USB_DEVICE_Init+0x34>
    Error_Handler();
 8008c34:	f7fa f8ae 	bl	8002d94 <Error_Handler>
}
 8008c38:	e7e4      	b.n	8008c04 <MX_USB_DEVICE_Init+0x34>
 8008c3a:	46c0      	nop			@ (mov r8, r8)
 8008c3c:	20001864 	.word	0x20001864
 8008c40:	20000358 	.word	0x20000358
 8008c44:	200002d0 	.word	0x200002d0
 8008c48:	20000314 	.word	0x20000314

08008c4c <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	4770      	bx	lr

08008c50 <CDC_Control_FS>:
			break;
	}

	return (USBD_OK);
  /* USER CODE END 5 */
}
 8008c50:	2000      	movs	r0, #0
 8008c52:	4770      	bx	lr

08008c54 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008c54:	b570      	push	{r4, r5, r6, lr}
 8008c56:	000e      	movs	r6, r1
 8008c58:	0004      	movs	r4, r0
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008c5a:	4d0f      	ldr	r5, [pc, #60]	@ (8008c98 <CDC_Receive_FS+0x44>)
 8008c5c:	0001      	movs	r1, r0
 8008c5e:	0028      	movs	r0, r5
 8008c60:	f7ff fb1e 	bl	80082a0 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008c64:	0028      	movs	r0, r5
 8008c66:	f7ff fb41 	bl	80082ec <USBD_CDC_ReceivePacket>

	memset(comSerialBuffer, '\0', 64);          // 1) clear our application buffer
 8008c6a:	4d0c      	ldr	r5, [pc, #48]	@ (8008c9c <CDC_Receive_FS+0x48>)
 8008c6c:	2240      	movs	r2, #64	@ 0x40
 8008c6e:	0028      	movs	r0, r5
 8008c70:	2100      	movs	r1, #0
 8008c72:	f000 fa93 	bl	800919c <memset>
	uint8_t len = (uint8_t) *Len;       		// 2) get the actual received length
	memcpy(comSerialBuffer, Buf, len);          // 3) copy data from USB buffer to our buffer
 8008c76:	7836      	ldrb	r6, [r6, #0]
 8008c78:	0021      	movs	r1, r4
 8008c7a:	0032      	movs	r2, r6
 8008c7c:	0028      	movs	r0, r5
 8008c7e:	f000 fab9 	bl	80091f4 <memcpy>
	memset(Buf, '\0', len);             		// 4) clear the USB buffer too (prevents stale data)
 8008c82:	0032      	movs	r2, r6
 8008c84:	2100      	movs	r1, #0
 8008c86:	0020      	movs	r0, r4
 8008c88:	f000 fa88 	bl	800919c <memset>
	newComSerialReceived = TRUE;
 8008c8c:	2201      	movs	r2, #1
 8008c8e:	4b04      	ldr	r3, [pc, #16]	@ (8008ca0 <CDC_Receive_FS+0x4c>)

	return (USBD_OK);
  /* USER CODE END 6 */
}
 8008c90:	2000      	movs	r0, #0
	newComSerialReceived = TRUE;
 8008c92:	701a      	strb	r2, [r3, #0]
}
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
 8008c96:	46c0      	nop			@ (mov r8, r8)
 8008c98:	20001864 	.word	0x20001864
 8008c9c:	20000468 	.word	0x20000468
 8008ca0:	200003a4 	.word	0x200003a4

08008ca4 <CDC_Init_FS>:
{
 8008ca4:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008ca6:	4c06      	ldr	r4, [pc, #24]	@ (8008cc0 <CDC_Init_FS+0x1c>)
 8008ca8:	2200      	movs	r2, #0
 8008caa:	0020      	movs	r0, r4
 8008cac:	4905      	ldr	r1, [pc, #20]	@ (8008cc4 <CDC_Init_FS+0x20>)
 8008cae:	f7ff faeb 	bl	8008288 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008cb2:	0020      	movs	r0, r4
 8008cb4:	4904      	ldr	r1, [pc, #16]	@ (8008cc8 <CDC_Init_FS+0x24>)
 8008cb6:	f7ff faf3 	bl	80082a0 <USBD_CDC_SetRxBuffer>
}
 8008cba:	2000      	movs	r0, #0
 8008cbc:	bd10      	pop	{r4, pc}
 8008cbe:	46c0      	nop			@ (mov r8, r8)
 8008cc0:	20001864 	.word	0x20001864
 8008cc4:	20001b28 	.word	0x20001b28
 8008cc8:	20001f28 	.word	0x20001f28

08008ccc <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8008ccc:	22ae      	movs	r2, #174	@ 0xae
{
 8008cce:	b510      	push	{r4, lr}
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8008cd0:	4c08      	ldr	r4, [pc, #32]	@ (8008cf4 <CDC_Transmit_FS+0x28>)
 8008cd2:	0092      	lsls	r2, r2, #2
{
 8008cd4:	0003      	movs	r3, r0
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
 8008cd6:	58a0      	ldr	r0, [r4, r2]
	if (hcdc->TxState != 0) {
 8008cd8:	3aa4      	subs	r2, #164	@ 0xa4
 8008cda:	5882      	ldr	r2, [r0, r2]
		return USBD_BUSY;
 8008cdc:	2001      	movs	r0, #1
	if (hcdc->TxState != 0) {
 8008cde:	2a00      	cmp	r2, #0
 8008ce0:	d107      	bne.n	8008cf2 <CDC_Transmit_FS+0x26>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008ce2:	000a      	movs	r2, r1
 8008ce4:	0020      	movs	r0, r4
 8008ce6:	0019      	movs	r1, r3
 8008ce8:	f7ff face 	bl	8008288 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008cec:	0020      	movs	r0, r4
 8008cee:	f7ff fadf 	bl	80082b0 <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */
  return result;
}
 8008cf2:	bd10      	pop	{r4, pc}
 8008cf4:	20001864 	.word	0x20001864

08008cf8 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008cf8:	2312      	movs	r3, #18
  return USBD_FS_DeviceDesc;
 8008cfa:	4801      	ldr	r0, [pc, #4]	@ (8008d00 <USBD_FS_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_FS_DeviceDesc);
 8008cfc:	800b      	strh	r3, [r1, #0]
}
 8008cfe:	4770      	bx	lr
 8008d00:	20000344 	.word	0x20000344

08008d04 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008d04:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
 8008d06:	4801      	ldr	r0, [pc, #4]	@ (8008d0c <USBD_FS_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 8008d08:	800b      	strh	r3, [r1, #0]
}
 8008d0a:	4770      	bx	lr
 8008d0c:	20000340 	.word	0x20000340

08008d10 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d10:	b510      	push	{r4, lr}
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008d12:	4c04      	ldr	r4, [pc, #16]	@ (8008d24 <USBD_FS_ManufacturerStrDescriptor+0x14>)
{
 8008d14:	000a      	movs	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008d16:	0021      	movs	r1, r4
 8008d18:	4803      	ldr	r0, [pc, #12]	@ (8008d28 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8008d1a:	f7ff fee9 	bl	8008af0 <USBD_GetString>
  return USBD_StrDesc;
}
 8008d1e:	0020      	movs	r0, r4
 8008d20:	bd10      	pop	{r4, pc}
 8008d22:	46c0      	nop			@ (mov r8, r8)
 8008d24:	20002328 	.word	0x20002328
 8008d28:	08009354 	.word	0x08009354

08008d2c <USBD_FS_ProductStrDescriptor>:
{
 8008d2c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008d2e:	4c04      	ldr	r4, [pc, #16]	@ (8008d40 <USBD_FS_ProductStrDescriptor+0x14>)
{
 8008d30:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008d32:	0021      	movs	r1, r4
 8008d34:	4803      	ldr	r0, [pc, #12]	@ (8008d44 <USBD_FS_ProductStrDescriptor+0x18>)
 8008d36:	f7ff fedb 	bl	8008af0 <USBD_GetString>
}
 8008d3a:	0020      	movs	r0, r4
 8008d3c:	bd10      	pop	{r4, pc}
 8008d3e:	46c0      	nop			@ (mov r8, r8)
 8008d40:	20002328 	.word	0x20002328
 8008d44:	08009360 	.word	0x08009360

08008d48 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d48:	b510      	push	{r4, lr}
  if(speed == USBD_SPEED_HIGH)
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d4a:	4c04      	ldr	r4, [pc, #16]	@ (8008d5c <USBD_FS_ConfigStrDescriptor+0x14>)
{
 8008d4c:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d4e:	0021      	movs	r1, r4
 8008d50:	4803      	ldr	r0, [pc, #12]	@ (8008d60 <USBD_FS_ConfigStrDescriptor+0x18>)
 8008d52:	f7ff fecd 	bl	8008af0 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8008d56:	0020      	movs	r0, r4
 8008d58:	bd10      	pop	{r4, pc}
 8008d5a:	46c0      	nop			@ (mov r8, r8)
 8008d5c:	20002328 	.word	0x20002328
 8008d60:	08009368 	.word	0x08009368

08008d64 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d64:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d66:	4c04      	ldr	r4, [pc, #16]	@ (8008d78 <USBD_FS_InterfaceStrDescriptor+0x14>)
{
 8008d68:	000a      	movs	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d6a:	0021      	movs	r1, r4
 8008d6c:	4803      	ldr	r0, [pc, #12]	@ (8008d7c <USBD_FS_InterfaceStrDescriptor+0x18>)
 8008d6e:	f7ff febf 	bl	8008af0 <USBD_GetString>
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;
}
 8008d72:	0020      	movs	r0, r4
 8008d74:	bd10      	pop	{r4, pc}
 8008d76:	46c0      	nop			@ (mov r8, r8)
 8008d78:	20002328 	.word	0x20002328
 8008d7c:	08009374 	.word	0x08009374

08008d80 <USBD_FS_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 8008d80:	231a      	movs	r3, #26
{
 8008d82:	b530      	push	{r4, r5, lr}
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008d84:	4a52      	ldr	r2, [pc, #328]	@ (8008ed0 <USBD_FS_SerialStrDescriptor+0x150>)
  *length = USB_SIZ_STRING_SERIAL;
 8008d86:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d88:	4b52      	ldr	r3, [pc, #328]	@ (8008ed4 <USBD_FS_SerialStrDescriptor+0x154>)

  deviceserial0 += deviceserial2;
 8008d8a:	6812      	ldr	r2, [r2, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008d8c:	681b      	ldr	r3, [r3, #0]
  deviceserial0 += deviceserial2;
 8008d8e:	189b      	adds	r3, r3, r2

  if (deviceserial0 != 0)
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d101      	bne.n	8008d98 <USBD_FS_SerialStrDescriptor+0x18>
 8008d94:	4850      	ldr	r0, [pc, #320]	@ (8008ed8 <USBD_FS_SerialStrDescriptor+0x158>)
}
 8008d96:	bd30      	pop	{r4, r5, pc}
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
  {
    if (((value >> 28)) < 0xA)
 8008d98:	0f19      	lsrs	r1, r3, #28
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d9a:	000c      	movs	r4, r1
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008d9c:	4a4f      	ldr	r2, [pc, #316]	@ (8008edc <USBD_FS_SerialStrDescriptor+0x15c>)
      pbuf[2 * idx] = (value >> 28) + '0';
 8008d9e:	0008      	movs	r0, r1
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008da0:	6812      	ldr	r2, [r2, #0]
      pbuf[2 * idx] = (value >> 28) + '0';
 8008da2:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008da4:	2909      	cmp	r1, #9
 8008da6:	d900      	bls.n	8008daa <USBD_FS_SerialStrDescriptor+0x2a>
 8008da8:	e086      	b.n	8008eb8 <USBD_FS_SerialStrDescriptor+0x138>
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 8008daa:	2100      	movs	r1, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8008dac:	484a      	ldr	r0, [pc, #296]	@ (8008ed8 <USBD_FS_SerialStrDescriptor+0x158>)
    pbuf[2 * idx + 1] = 0;
 8008dae:	70c1      	strb	r1, [r0, #3]
    value = value << 4;
 8008db0:	0119      	lsls	r1, r3, #4
    if (((value >> 28)) < 0xA)
 8008db2:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008db4:	7084      	strb	r4, [r0, #2]
 8008db6:	002c      	movs	r4, r5
 8008db8:	0029      	movs	r1, r5
 8008dba:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008dbc:	2d09      	cmp	r5, #9
 8008dbe:	d878      	bhi.n	8008eb2 <USBD_FS_SerialStrDescriptor+0x132>
    pbuf[2 * idx + 1] = 0;
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	7141      	strb	r1, [r0, #5]
    value = value << 4;
 8008dc4:	0219      	lsls	r1, r3, #8
    if (((value >> 28)) < 0xA)
 8008dc6:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008dc8:	7104      	strb	r4, [r0, #4]
 8008dca:	002c      	movs	r4, r5
 8008dcc:	0029      	movs	r1, r5
 8008dce:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008dd0:	2d09      	cmp	r5, #9
 8008dd2:	d86b      	bhi.n	8008eac <USBD_FS_SerialStrDescriptor+0x12c>
    pbuf[2 * idx + 1] = 0;
 8008dd4:	2100      	movs	r1, #0
 8008dd6:	71c1      	strb	r1, [r0, #7]
    value = value << 4;
 8008dd8:	0319      	lsls	r1, r3, #12
    if (((value >> 28)) < 0xA)
 8008dda:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008ddc:	7184      	strb	r4, [r0, #6]
 8008dde:	002c      	movs	r4, r5
 8008de0:	0029      	movs	r1, r5
 8008de2:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008de4:	2d09      	cmp	r5, #9
 8008de6:	d85e      	bhi.n	8008ea6 <USBD_FS_SerialStrDescriptor+0x126>
    pbuf[2 * idx + 1] = 0;
 8008de8:	2100      	movs	r1, #0
 8008dea:	7241      	strb	r1, [r0, #9]
    value = value << 4;
 8008dec:	0419      	lsls	r1, r3, #16
    if (((value >> 28)) < 0xA)
 8008dee:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008df0:	7204      	strb	r4, [r0, #8]
 8008df2:	002c      	movs	r4, r5
 8008df4:	0029      	movs	r1, r5
 8008df6:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008df8:	2d09      	cmp	r5, #9
 8008dfa:	d851      	bhi.n	8008ea0 <USBD_FS_SerialStrDescriptor+0x120>
    pbuf[2 * idx + 1] = 0;
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	72c1      	strb	r1, [r0, #11]
    value = value << 4;
 8008e00:	0519      	lsls	r1, r3, #20
    if (((value >> 28)) < 0xA)
 8008e02:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e04:	7284      	strb	r4, [r0, #10]
 8008e06:	002c      	movs	r4, r5
 8008e08:	0029      	movs	r1, r5
 8008e0a:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008e0c:	2d09      	cmp	r5, #9
 8008e0e:	d844      	bhi.n	8008e9a <USBD_FS_SerialStrDescriptor+0x11a>
    pbuf[2 * idx + 1] = 0;
 8008e10:	2100      	movs	r1, #0
 8008e12:	7341      	strb	r1, [r0, #13]
    value = value << 4;
 8008e14:	0619      	lsls	r1, r3, #24
    if (((value >> 28)) < 0xA)
 8008e16:	0f0d      	lsrs	r5, r1, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e18:	7304      	strb	r4, [r0, #12]
 8008e1a:	002c      	movs	r4, r5
 8008e1c:	0029      	movs	r1, r5
 8008e1e:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008e20:	2d09      	cmp	r5, #9
 8008e22:	d837      	bhi.n	8008e94 <USBD_FS_SerialStrDescriptor+0x114>
    pbuf[2 * idx + 1] = 0;
 8008e24:	2100      	movs	r1, #0
 8008e26:	73c1      	strb	r1, [r0, #15]
    if (((value >> 28)) < 0xA)
 8008e28:	310f      	adds	r1, #15
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e2a:	7384      	strb	r4, [r0, #14]
    if (((value >> 28)) < 0xA)
 8008e2c:	000c      	movs	r4, r1
 8008e2e:	401c      	ands	r4, r3
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e30:	0023      	movs	r3, r4
 8008e32:	3337      	adds	r3, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 8008e34:	2c09      	cmp	r4, #9
 8008e36:	d800      	bhi.n	8008e3a <USBD_FS_SerialStrDescriptor+0xba>
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e38:	3b07      	subs	r3, #7
 8008e3a:	7403      	strb	r3, [r0, #16]
    pbuf[2 * idx + 1] = 0;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	7443      	strb	r3, [r0, #17]
    if (((value >> 28)) < 0xA)
 8008e40:	0f13      	lsrs	r3, r2, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e42:	001c      	movs	r4, r3
 8008e44:	0019      	movs	r1, r3
 8008e46:	3430      	adds	r4, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008e48:	2b09      	cmp	r3, #9
 8008e4a:	d838      	bhi.n	8008ebe <USBD_FS_SerialStrDescriptor+0x13e>
    pbuf[2 * idx + 1] = 0;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	74c3      	strb	r3, [r0, #19]
    value = value << 4;
 8008e50:	0113      	lsls	r3, r2, #4
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e52:	7484      	strb	r4, [r0, #18]
    if (((value >> 28)) < 0xA)
 8008e54:	0f1c      	lsrs	r4, r3, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e56:	0021      	movs	r1, r4
 8008e58:	0023      	movs	r3, r4
 8008e5a:	3130      	adds	r1, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008e5c:	2c09      	cmp	r4, #9
 8008e5e:	d831      	bhi.n	8008ec4 <USBD_FS_SerialStrDescriptor+0x144>
    pbuf[2 * idx + 1] = 0;
 8008e60:	2300      	movs	r3, #0
 8008e62:	7543      	strb	r3, [r0, #21]
    value = value << 4;
 8008e64:	0213      	lsls	r3, r2, #8
    if (((value >> 28)) < 0xA)
 8008e66:	0f1c      	lsrs	r4, r3, #28
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e68:	7501      	strb	r1, [r0, #20]
 8008e6a:	0021      	movs	r1, r4
 8008e6c:	0023      	movs	r3, r4
 8008e6e:	3130      	adds	r1, #48	@ 0x30
    if (((value >> 28)) < 0xA)
 8008e70:	2c09      	cmp	r4, #9
 8008e72:	d82a      	bhi.n	8008eca <USBD_FS_SerialStrDescriptor+0x14a>
    pbuf[2 * idx + 1] = 0;
 8008e74:	2300      	movs	r3, #0
 8008e76:	75c3      	strb	r3, [r0, #23]
    value = value << 4;
 8008e78:	0313      	lsls	r3, r2, #12
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e7a:	7581      	strb	r1, [r0, #22]
    if (((value >> 28)) < 0xA)
 8008e7c:	0f19      	lsrs	r1, r3, #28
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e7e:	000a      	movs	r2, r1
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e80:	000b      	movs	r3, r1
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e82:	3237      	adds	r2, #55	@ 0x37
    if (((value >> 28)) < 0xA)
 8008e84:	2909      	cmp	r1, #9
 8008e86:	d801      	bhi.n	8008e8c <USBD_FS_SerialStrDescriptor+0x10c>
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e88:	3330      	adds	r3, #48	@ 0x30
 8008e8a:	001a      	movs	r2, r3
    pbuf[2 * idx + 1] = 0;
 8008e8c:	2300      	movs	r3, #0
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e8e:	7602      	strb	r2, [r0, #24]
    pbuf[2 * idx + 1] = 0;
 8008e90:	7643      	strb	r3, [r0, #25]
  return (uint8_t *) USBD_StringSerial;
 8008e92:	e780      	b.n	8008d96 <USBD_FS_SerialStrDescriptor+0x16>
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e94:	3137      	adds	r1, #55	@ 0x37
 8008e96:	000c      	movs	r4, r1
 8008e98:	e7c4      	b.n	8008e24 <USBD_FS_SerialStrDescriptor+0xa4>
 8008e9a:	3137      	adds	r1, #55	@ 0x37
 8008e9c:	000c      	movs	r4, r1
 8008e9e:	e7b7      	b.n	8008e10 <USBD_FS_SerialStrDescriptor+0x90>
 8008ea0:	3137      	adds	r1, #55	@ 0x37
 8008ea2:	000c      	movs	r4, r1
 8008ea4:	e7aa      	b.n	8008dfc <USBD_FS_SerialStrDescriptor+0x7c>
 8008ea6:	3137      	adds	r1, #55	@ 0x37
 8008ea8:	000c      	movs	r4, r1
 8008eaa:	e79d      	b.n	8008de8 <USBD_FS_SerialStrDescriptor+0x68>
 8008eac:	3137      	adds	r1, #55	@ 0x37
 8008eae:	000c      	movs	r4, r1
 8008eb0:	e790      	b.n	8008dd4 <USBD_FS_SerialStrDescriptor+0x54>
 8008eb2:	3137      	adds	r1, #55	@ 0x37
 8008eb4:	000c      	movs	r4, r1
 8008eb6:	e783      	b.n	8008dc0 <USBD_FS_SerialStrDescriptor+0x40>
 8008eb8:	3037      	adds	r0, #55	@ 0x37
 8008eba:	0004      	movs	r4, r0
 8008ebc:	e775      	b.n	8008daa <USBD_FS_SerialStrDescriptor+0x2a>
 8008ebe:	3137      	adds	r1, #55	@ 0x37
 8008ec0:	000c      	movs	r4, r1
 8008ec2:	e7c3      	b.n	8008e4c <USBD_FS_SerialStrDescriptor+0xcc>
 8008ec4:	3337      	adds	r3, #55	@ 0x37
 8008ec6:	0019      	movs	r1, r3
 8008ec8:	e7ca      	b.n	8008e60 <USBD_FS_SerialStrDescriptor+0xe0>
 8008eca:	3337      	adds	r3, #55	@ 0x37
 8008ecc:	0019      	movs	r1, r3
 8008ece:	e7d1      	b.n	8008e74 <USBD_FS_SerialStrDescriptor+0xf4>
 8008ed0:	1ffff7b4 	.word	0x1ffff7b4
 8008ed4:	1ffff7ac 	.word	0x1ffff7ac
 8008ed8:	20000324 	.word	0x20000324
 8008edc:	1ffff7b0 	.word	0x1ffff7b0

08008ee0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008ee0:	b500      	push	{lr}
  if(pcdHandle->Instance==USB)
 8008ee2:	4b0d      	ldr	r3, [pc, #52]	@ (8008f18 <HAL_PCD_MspInit+0x38>)
 8008ee4:	6802      	ldr	r2, [r0, #0]
{
 8008ee6:	b083      	sub	sp, #12
  if(pcdHandle->Instance==USB)
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d001      	beq.n	8008ef0 <HAL_PCD_MspInit+0x10>
    HAL_NVIC_EnableIRQ(USB_IRQn);
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008eec:	b003      	add	sp, #12
 8008eee:	bd00      	pop	{pc}
    __HAL_RCC_USB_CLK_ENABLE();
 8008ef0:	2180      	movs	r1, #128	@ 0x80
 8008ef2:	4b0a      	ldr	r3, [pc, #40]	@ (8008f1c <HAL_PCD_MspInit+0x3c>)
 8008ef4:	0409      	lsls	r1, r1, #16
 8008ef6:	69da      	ldr	r2, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008ef8:	201f      	movs	r0, #31
    __HAL_RCC_USB_CLK_ENABLE();
 8008efa:	430a      	orrs	r2, r1
 8008efc:	61da      	str	r2, [r3, #28]
 8008efe:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008f00:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8008f02:	400b      	ands	r3, r1
 8008f04:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008f06:	2100      	movs	r1, #0
    __HAL_RCC_USB_CLK_ENABLE();
 8008f08:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8008f0a:	f7fa fdbd 	bl	8003a88 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8008f0e:	201f      	movs	r0, #31
 8008f10:	f7fa fde4 	bl	8003adc <HAL_NVIC_EnableIRQ>
}
 8008f14:	e7ea      	b.n	8008eec <HAL_PCD_MspInit+0xc>
 8008f16:	46c0      	nop			@ (mov r8, r8)
 8008f18:	40005c00 	.word	0x40005c00
 8008f1c:	40021000 	.word	0x40021000

08008f20 <HAL_PCD_SetupStageCallback>:
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008f20:	23a6      	movs	r3, #166	@ 0xa6
{
 8008f22:	b510      	push	{r4, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	18c1      	adds	r1, r0, r3
 8008f28:	3340      	adds	r3, #64	@ 0x40
 8008f2a:	58c0      	ldr	r0, [r0, r3]
 8008f2c:	f7ff fa38 	bl	80083a0 <USBD_LL_SetupStage>
}
 8008f30:	bd10      	pop	{r4, pc}
 8008f32:	46c0      	nop			@ (mov r8, r8)

08008f34 <HAL_PCD_DataOutStageCallback>:
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008f34:	008b      	lsls	r3, r1, #2
 8008f36:	185b      	adds	r3, r3, r1
 8008f38:	00db      	lsls	r3, r3, #3
 8008f3a:	18c3      	adds	r3, r0, r3
 8008f3c:	3365      	adds	r3, #101	@ 0x65
 8008f3e:	33ff      	adds	r3, #255	@ 0xff
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	23b6      	movs	r3, #182	@ 0xb6
{
 8008f44:	b510      	push	{r4, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	58c0      	ldr	r0, [r0, r3]
 8008f4a:	f7ff fa5b 	bl	8008404 <USBD_LL_DataOutStage>
}
 8008f4e:	bd10      	pop	{r4, pc}

08008f50 <HAL_PCD_DataInStageCallback>:
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008f50:	008b      	lsls	r3, r1, #2
 8008f52:	185b      	adds	r3, r3, r1
 8008f54:	00db      	lsls	r3, r3, #3
 8008f56:	18c3      	adds	r3, r0, r3
 8008f58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008f5a:	23b6      	movs	r3, #182	@ 0xb6
{
 8008f5c:	b510      	push	{r4, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008f5e:	009b      	lsls	r3, r3, #2
 8008f60:	58c0      	ldr	r0, [r0, r3]
 8008f62:	f7ff fa9b 	bl	800849c <USBD_LL_DataInStage>
}
 8008f66:	bd10      	pop	{r4, pc}

08008f68 <HAL_PCD_SOFCallback>:
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f68:	23b6      	movs	r3, #182	@ 0xb6
{
 8008f6a:	b510      	push	{r4, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	58c0      	ldr	r0, [r0, r3]
 8008f70:	f7ff fb46 	bl	8008600 <USBD_LL_SOF>
}
 8008f74:	bd10      	pop	{r4, pc}
 8008f76:	46c0      	nop			@ (mov r8, r8)

08008f78 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f78:	b570      	push	{r4, r5, r6, lr}
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f7a:	7943      	ldrb	r3, [r0, #5]
{
 8008f7c:	0004      	movs	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f7e:	2b02      	cmp	r3, #2
 8008f80:	d001      	beq.n	8008f86 <HAL_PCD_ResetCallback+0xe>
  {
    Error_Handler();
 8008f82:	f7f9 ff07 	bl	8002d94 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f86:	25b6      	movs	r5, #182	@ 0xb6
 8008f88:	00ad      	lsls	r5, r5, #2
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	5960      	ldr	r0, [r4, r5]
 8008f8e:	f7ff fb1b 	bl	80085c8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f92:	5960      	ldr	r0, [r4, r5]
 8008f94:	f7ff fae8 	bl	8008568 <USBD_LL_Reset>
}
 8008f98:	bd70      	pop	{r4, r5, r6, pc}
 8008f9a:	46c0      	nop			@ (mov r8, r8)

08008f9c <HAL_PCD_SuspendCallback>:
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008f9c:	23b6      	movs	r3, #182	@ 0xb6
{
 8008f9e:	b510      	push	{r4, lr}
 8008fa0:	0004      	movs	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008fa2:	009b      	lsls	r3, r3, #2
 8008fa4:	58c0      	ldr	r0, [r0, r3]
 8008fa6:	f7ff fb13 	bl	80085d0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008faa:	7a63      	ldrb	r3, [r4, #9]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d004      	beq.n	8008fba <HAL_PCD_SuspendCallback+0x1e>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008fb0:	2106      	movs	r1, #6
 8008fb2:	4a02      	ldr	r2, [pc, #8]	@ (8008fbc <HAL_PCD_SuspendCallback+0x20>)
 8008fb4:	6913      	ldr	r3, [r2, #16]
 8008fb6:	430b      	orrs	r3, r1
 8008fb8:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008fba:	bd10      	pop	{r4, pc}
 8008fbc:	e000ed00 	.word	0xe000ed00

08008fc0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fc0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8008fc2:	7a43      	ldrb	r3, [r0, #9]
{
 8008fc4:	0004      	movs	r4, r0
  if (hpcd->Init.low_power_enable)
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d105      	bne.n	8008fd6 <HAL_PCD_ResumeCallback+0x16>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    SystemClockConfig_Resume();
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008fca:	23b6      	movs	r3, #182	@ 0xb6
 8008fcc:	009b      	lsls	r3, r3, #2
 8008fce:	58e0      	ldr	r0, [r4, r3]
 8008fd0:	f7ff fb0a 	bl	80085e8 <USBD_LL_Resume>
}
 8008fd4:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008fd6:	2106      	movs	r1, #6
 8008fd8:	4a03      	ldr	r2, [pc, #12]	@ (8008fe8 <HAL_PCD_ResumeCallback+0x28>)
 8008fda:	6913      	ldr	r3, [r2, #16]
 8008fdc:	438b      	bics	r3, r1
 8008fde:	6113      	str	r3, [r2, #16]
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
  SystemClock_Config();
 8008fe0:	f7f9 fe6c 	bl	8002cbc <SystemClock_Config>
}
 8008fe4:	e7f1      	b.n	8008fca <HAL_PCD_ResumeCallback+0xa>
 8008fe6:	46c0      	nop			@ (mov r8, r8)
 8008fe8:	e000ed00 	.word	0xe000ed00

08008fec <USBD_LL_Init>:
  hpcd_USB_FS.pData = pdev;
 8008fec:	23b6      	movs	r3, #182	@ 0xb6
{
 8008fee:	b570      	push	{r4, r5, r6, lr}
 8008ff0:	0004      	movs	r4, r0
  hpcd_USB_FS.pData = pdev;
 8008ff2:	481d      	ldr	r0, [pc, #116]	@ (8009068 <USBD_LL_Init+0x7c>)
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	50c4      	str	r4, [r0, r3]
  pdev->pData = &hpcd_USB_FS;
 8008ff8:	3b18      	subs	r3, #24
 8008ffa:	50e0      	str	r0, [r4, r3]
  hpcd_USB_FS.Instance = USB;
 8008ffc:	4b1b      	ldr	r3, [pc, #108]	@ (800906c <USBD_LL_Init+0x80>)
 8008ffe:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009000:	2382      	movs	r3, #130	@ 0x82
 8009002:	009b      	lsls	r3, r3, #2
 8009004:	8083      	strh	r3, [r0, #4]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009006:	2302      	movs	r3, #2
 8009008:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800900a:	2300      	movs	r3, #0
 800900c:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800900e:	8143      	strh	r3, [r0, #10]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009010:	f7fb fe86 	bl	8004d20 <HAL_PCD_Init>
 8009014:	2800      	cmp	r0, #0
 8009016:	d123      	bne.n	8009060 <USBD_LL_Init+0x74>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009018:	25b0      	movs	r5, #176	@ 0xb0
 800901a:	00ad      	lsls	r5, r5, #2
 800901c:	5960      	ldr	r0, [r4, r5]
 800901e:	2318      	movs	r3, #24
 8009020:	2200      	movs	r2, #0
 8009022:	2100      	movs	r1, #0
 8009024:	f7fc fe6c 	bl	8005d00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009028:	5960      	ldr	r0, [r4, r5]
 800902a:	2358      	movs	r3, #88	@ 0x58
 800902c:	2200      	movs	r2, #0
 800902e:	2180      	movs	r1, #128	@ 0x80
 8009030:	f7fc fe66 	bl	8005d00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009034:	5960      	ldr	r0, [r4, r5]
 8009036:	23c0      	movs	r3, #192	@ 0xc0
 8009038:	2200      	movs	r2, #0
 800903a:	2181      	movs	r1, #129	@ 0x81
 800903c:	f7fc fe60 	bl	8005d00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009040:	2388      	movs	r3, #136	@ 0x88
 8009042:	5960      	ldr	r0, [r4, r5]
 8009044:	2200      	movs	r2, #0
 8009046:	2101      	movs	r1, #1
 8009048:	005b      	lsls	r3, r3, #1
 800904a:	f7fc fe59 	bl	8005d00 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800904e:	2380      	movs	r3, #128	@ 0x80
 8009050:	5960      	ldr	r0, [r4, r5]
 8009052:	2200      	movs	r2, #0
 8009054:	2182      	movs	r1, #130	@ 0x82
 8009056:	005b      	lsls	r3, r3, #1
 8009058:	f7fc fe52 	bl	8005d00 <HAL_PCDEx_PMAConfig>
}
 800905c:	2000      	movs	r0, #0
 800905e:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler( );
 8009060:	f7f9 fe98 	bl	8002d94 <Error_Handler>
 8009064:	e7d8      	b.n	8009018 <USBD_LL_Init+0x2c>
 8009066:	46c0      	nop			@ (mov r8, r8)
 8009068:	20002748 	.word	0x20002748
 800906c:	40005c00 	.word	0x40005c00

08009070 <USBD_LL_Start>:
  hal_status = HAL_PCD_Start(pdev->pData);
 8009070:	23b0      	movs	r3, #176	@ 0xb0
 8009072:	009b      	lsls	r3, r3, #2
{
 8009074:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8009076:	58c0      	ldr	r0, [r0, r3]
 8009078:	f7fb ff5e 	bl	8004f38 <HAL_PCD_Start>
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800907c:	2800      	cmp	r0, #0
 800907e:	d003      	beq.n	8009088 <USBD_LL_Start+0x18>
 8009080:	3802      	subs	r0, #2
 8009082:	1e43      	subs	r3, r0, #1
 8009084:	4198      	sbcs	r0, r3
 8009086:	3001      	adds	r0, #1
}
 8009088:	bd10      	pop	{r4, pc}
 800908a:	46c0      	nop			@ (mov r8, r8)

0800908c <USBD_LL_OpenEP>:
{
 800908c:	b510      	push	{r4, lr}
 800908e:	0014      	movs	r4, r2
 8009090:	001a      	movs	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009092:	23b0      	movs	r3, #176	@ 0xb0
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	58c0      	ldr	r0, [r0, r3]
 8009098:	0023      	movs	r3, r4
 800909a:	f7fc fd17 	bl	8005acc <HAL_PCD_EP_Open>
  switch (hal_status)
 800909e:	2800      	cmp	r0, #0
 80090a0:	d003      	beq.n	80090aa <USBD_LL_OpenEP+0x1e>
 80090a2:	3802      	subs	r0, #2
 80090a4:	1e43      	subs	r3, r0, #1
 80090a6:	4198      	sbcs	r0, r3
 80090a8:	3001      	adds	r0, #1
}
 80090aa:	bd10      	pop	{r4, pc}

080090ac <USBD_LL_CloseEP>:
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80090ac:	23b0      	movs	r3, #176	@ 0xb0
 80090ae:	009b      	lsls	r3, r3, #2
{
 80090b0:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80090b2:	58c0      	ldr	r0, [r0, r3]
 80090b4:	f7fc fd3c 	bl	8005b30 <HAL_PCD_EP_Close>
  switch (hal_status)
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d003      	beq.n	80090c4 <USBD_LL_CloseEP+0x18>
 80090bc:	3802      	subs	r0, #2
 80090be:	1e43      	subs	r3, r0, #1
 80090c0:	4198      	sbcs	r0, r3
 80090c2:	3001      	adds	r0, #1
}
 80090c4:	bd10      	pop	{r4, pc}
 80090c6:	46c0      	nop			@ (mov r8, r8)

080090c8 <USBD_LL_StallEP>:
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80090c8:	23b0      	movs	r3, #176	@ 0xb0
 80090ca:	009b      	lsls	r3, r3, #2
{
 80090cc:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80090ce:	58c0      	ldr	r0, [r0, r3]
 80090d0:	f7fc fda0 	bl	8005c14 <HAL_PCD_EP_SetStall>
  switch (hal_status)
 80090d4:	2800      	cmp	r0, #0
 80090d6:	d003      	beq.n	80090e0 <USBD_LL_StallEP+0x18>
 80090d8:	3802      	subs	r0, #2
 80090da:	1e43      	subs	r3, r0, #1
 80090dc:	4198      	sbcs	r0, r3
 80090de:	3001      	adds	r0, #1
}
 80090e0:	bd10      	pop	{r4, pc}
 80090e2:	46c0      	nop			@ (mov r8, r8)

080090e4 <USBD_LL_ClearStallEP>:
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80090e4:	23b0      	movs	r3, #176	@ 0xb0
 80090e6:	009b      	lsls	r3, r3, #2
{
 80090e8:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80090ea:	58c0      	ldr	r0, [r0, r3]
 80090ec:	f7fc fdce 	bl	8005c8c <HAL_PCD_EP_ClrStall>
  switch (hal_status)
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d003      	beq.n	80090fc <USBD_LL_ClearStallEP+0x18>
 80090f4:	3802      	subs	r0, #2
 80090f6:	1e43      	subs	r3, r0, #1
 80090f8:	4198      	sbcs	r0, r3
 80090fa:	3001      	adds	r0, #1
}
 80090fc:	bd10      	pop	{r4, pc}
 80090fe:	46c0      	nop			@ (mov r8, r8)

08009100 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009100:	23b0      	movs	r3, #176	@ 0xb0
  if((ep_addr & 0x80) == 0x80)
 8009102:	b24a      	sxtb	r2, r1
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009104:	009b      	lsls	r3, r3, #2
 8009106:	58c3      	ldr	r3, [r0, r3]
  if((ep_addr & 0x80) == 0x80)
 8009108:	2a00      	cmp	r2, #0
 800910a:	db07      	blt.n	800911c <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800910c:	008a      	lsls	r2, r1, #2
 800910e:	1852      	adds	r2, r2, r1
 8009110:	00d2      	lsls	r2, r2, #3
 8009112:	189b      	adds	r3, r3, r2
 8009114:	3353      	adds	r3, #83	@ 0x53
 8009116:	33ff      	adds	r3, #255	@ 0xff
 8009118:	7818      	ldrb	r0, [r3, #0]
}
 800911a:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800911c:	227f      	movs	r2, #127	@ 0x7f
 800911e:	4011      	ands	r1, r2
 8009120:	008a      	lsls	r2, r1, #2
 8009122:	1852      	adds	r2, r2, r1
 8009124:	00d2      	lsls	r2, r2, #3
 8009126:	189b      	adds	r3, r3, r2
 8009128:	7c98      	ldrb	r0, [r3, #18]
 800912a:	e7f6      	b.n	800911a <USBD_LL_IsStallEP+0x1a>

0800912c <USBD_LL_SetUSBAddress>:
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800912c:	23b0      	movs	r3, #176	@ 0xb0
 800912e:	009b      	lsls	r3, r3, #2
{
 8009130:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009132:	58c0      	ldr	r0, [r0, r3]
 8009134:	f7fc fcb6 	bl	8005aa4 <HAL_PCD_SetAddress>
  switch (hal_status)
 8009138:	2800      	cmp	r0, #0
 800913a:	d003      	beq.n	8009144 <USBD_LL_SetUSBAddress+0x18>
 800913c:	3802      	subs	r0, #2
 800913e:	1e43      	subs	r3, r0, #1
 8009140:	4198      	sbcs	r0, r3
 8009142:	3001      	adds	r0, #1
}
 8009144:	bd10      	pop	{r4, pc}
 8009146:	46c0      	nop			@ (mov r8, r8)

08009148 <USBD_LL_Transmit>:
{
 8009148:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800914a:	24b0      	movs	r4, #176	@ 0xb0
 800914c:	00a4      	lsls	r4, r4, #2
 800914e:	5900      	ldr	r0, [r0, r4]
 8009150:	f7fc fd46 	bl	8005be0 <HAL_PCD_EP_Transmit>
  switch (hal_status)
 8009154:	2800      	cmp	r0, #0
 8009156:	d003      	beq.n	8009160 <USBD_LL_Transmit+0x18>
 8009158:	3802      	subs	r0, #2
 800915a:	1e43      	subs	r3, r0, #1
 800915c:	4198      	sbcs	r0, r3
 800915e:	3001      	adds	r0, #1
}
 8009160:	bd10      	pop	{r4, pc}
 8009162:	46c0      	nop			@ (mov r8, r8)

08009164 <USBD_LL_PrepareReceive>:
{
 8009164:	b510      	push	{r4, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009166:	24b0      	movs	r4, #176	@ 0xb0
 8009168:	00a4      	lsls	r4, r4, #2
 800916a:	5900      	ldr	r0, [r0, r4]
 800916c:	f7fc fd10 	bl	8005b90 <HAL_PCD_EP_Receive>
  switch (hal_status)
 8009170:	2800      	cmp	r0, #0
 8009172:	d003      	beq.n	800917c <USBD_LL_PrepareReceive+0x18>
 8009174:	3802      	subs	r0, #2
 8009176:	1e43      	subs	r3, r0, #1
 8009178:	4198      	sbcs	r0, r3
 800917a:	3001      	adds	r0, #1
}
 800917c:	bd10      	pop	{r4, pc}
 800917e:	46c0      	nop			@ (mov r8, r8)

08009180 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009180:	23b0      	movs	r3, #176	@ 0xb0
{
 8009182:	b510      	push	{r4, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	58c0      	ldr	r0, [r0, r3]
 8009188:	f7fc fd20 	bl	8005bcc <HAL_PCD_EP_GetRxCount>
}
 800918c:	bd10      	pop	{r4, pc}
 800918e:	46c0      	nop			@ (mov r8, r8)

08009190 <USBD_static_malloc>:
  return mem;
 8009190:	4800      	ldr	r0, [pc, #0]	@ (8009194 <USBD_static_malloc+0x4>)
}
 8009192:	4770      	bx	lr
 8009194:	20002528 	.word	0x20002528

08009198 <USBD_static_free>:
}
 8009198:	4770      	bx	lr
 800919a:	46c0      	nop			@ (mov r8, r8)

0800919c <memset>:
 800919c:	0003      	movs	r3, r0
 800919e:	1882      	adds	r2, r0, r2
 80091a0:	4293      	cmp	r3, r2
 80091a2:	d100      	bne.n	80091a6 <memset+0xa>
 80091a4:	4770      	bx	lr
 80091a6:	7019      	strb	r1, [r3, #0]
 80091a8:	3301      	adds	r3, #1
 80091aa:	e7f9      	b.n	80091a0 <memset+0x4>

080091ac <__libc_init_array>:
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	2600      	movs	r6, #0
 80091b0:	4c0c      	ldr	r4, [pc, #48]	@ (80091e4 <__libc_init_array+0x38>)
 80091b2:	4d0d      	ldr	r5, [pc, #52]	@ (80091e8 <__libc_init_array+0x3c>)
 80091b4:	1b64      	subs	r4, r4, r5
 80091b6:	10a4      	asrs	r4, r4, #2
 80091b8:	42a6      	cmp	r6, r4
 80091ba:	d109      	bne.n	80091d0 <__libc_init_array+0x24>
 80091bc:	2600      	movs	r6, #0
 80091be:	f000 f823 	bl	8009208 <_init>
 80091c2:	4c0a      	ldr	r4, [pc, #40]	@ (80091ec <__libc_init_array+0x40>)
 80091c4:	4d0a      	ldr	r5, [pc, #40]	@ (80091f0 <__libc_init_array+0x44>)
 80091c6:	1b64      	subs	r4, r4, r5
 80091c8:	10a4      	asrs	r4, r4, #2
 80091ca:	42a6      	cmp	r6, r4
 80091cc:	d105      	bne.n	80091da <__libc_init_array+0x2e>
 80091ce:	bd70      	pop	{r4, r5, r6, pc}
 80091d0:	00b3      	lsls	r3, r6, #2
 80091d2:	58eb      	ldr	r3, [r5, r3]
 80091d4:	4798      	blx	r3
 80091d6:	3601      	adds	r6, #1
 80091d8:	e7ee      	b.n	80091b8 <__libc_init_array+0xc>
 80091da:	00b3      	lsls	r3, r6, #2
 80091dc:	58eb      	ldr	r3, [r5, r3]
 80091de:	4798      	blx	r3
 80091e0:	3601      	adds	r6, #1
 80091e2:	e7f2      	b.n	80091ca <__libc_init_array+0x1e>
 80091e4:	0800938c 	.word	0x0800938c
 80091e8:	0800938c 	.word	0x0800938c
 80091ec:	08009390 	.word	0x08009390
 80091f0:	0800938c 	.word	0x0800938c

080091f4 <memcpy>:
 80091f4:	2300      	movs	r3, #0
 80091f6:	b510      	push	{r4, lr}
 80091f8:	429a      	cmp	r2, r3
 80091fa:	d100      	bne.n	80091fe <memcpy+0xa>
 80091fc:	bd10      	pop	{r4, pc}
 80091fe:	5ccc      	ldrb	r4, [r1, r3]
 8009200:	54c4      	strb	r4, [r0, r3]
 8009202:	3301      	adds	r3, #1
 8009204:	e7f8      	b.n	80091f8 <memcpy+0x4>
	...

08009208 <_init>:
 8009208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800920a:	46c0      	nop			@ (mov r8, r8)
 800920c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800920e:	bc08      	pop	{r3}
 8009210:	469e      	mov	lr, r3
 8009212:	4770      	bx	lr

08009214 <_fini>:
 8009214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009216:	46c0      	nop			@ (mov r8, r8)
 8009218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800921a:	bc08      	pop	{r3}
 800921c:	469e      	mov	lr, r3
 800921e:	4770      	bx	lr
