<stg><name>digitrec_knn_vote</name>


<trans_list>

<trans id="128" from="1" to="2">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:18  %knn_set_3_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_3_2_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:19  %knn_set_3_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_3_1_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:21  %knn_set_2_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_2_2_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:22  %knn_set_2_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_2_1_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:23  %knn_set_2_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_2_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_2_0_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:24  %knn_set_1_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_1_2_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:25  %knn_set_1_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_1_1_V_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:26  %knn_set_1_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_1_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_1_0_V_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:27  %knn_set_0_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_0_2_V_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:28  %knn_set_0_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_0_1_V_read_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:29  %knn_set_0_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_0_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_0_0_V_read_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:30  %tmp_8_cast = zext i6 %knn_set_0_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:31  %tmp_8_0_1_cast = zext i6 %knn_set_0_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_0_1_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:32  %tmp_8_0_2_cast = zext i6 %knn_set_0_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_0_2_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:33  %tmp = add i7 %tmp_8_0_2_cast, %tmp_8_0_1_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:34  %tmp_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:35  %sum_0_2 = add i8 %tmp_8_cast, %tmp_cast

]]></node>
<StgValue><ssdm name="sum_0_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:36  %tmp_8_1_cast = zext i6 %knn_set_1_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:37  %tmp_8_1_1_cast = zext i6 %knn_set_1_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_1_1_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:38  %tmp_8_1_2_cast = zext i6 %knn_set_1_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_1_2_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:39  %tmp1 = add i7 %tmp_8_1_2_cast, %tmp_8_1_1_cast

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:40  %tmp1_cast = zext i7 %tmp1 to i8

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:41  %sum_1_2 = add i8 %tmp_8_1_cast, %tmp1_cast

]]></node>
<StgValue><ssdm name="sum_1_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:42  %tmp_6_1 = icmp ult i8 %sum_1_2, %sum_0_2

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:44  %min_2_min_1 = select i1 %tmp_6_1, i8 %sum_1_2, i8 %sum_0_2

]]></node>
<StgValue><ssdm name="min_2_min_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:45  %tmp_8_2_cast = zext i6 %knn_set_2_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:46  %tmp_8_2_1_cast = zext i6 %knn_set_2_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_2_1_cast"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:47  %tmp_8_2_2_cast = zext i6 %knn_set_2_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_2_2_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:48  %tmp2 = add i7 %tmp_8_2_2_cast, %tmp_8_2_1_cast

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:49  %tmp2_cast = zext i7 %tmp2 to i8

]]></node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:50  %sum_2_2 = add i8 %tmp_8_2_cast, %tmp2_cast

]]></node>
<StgValue><ssdm name="sum_2_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:54  %tmp_8_3_1_cast = zext i6 %knn_set_3_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_3_1_cast"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:55  %tmp_8_3_2_cast = zext i6 %knn_set_3_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_3_2_cast"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:56  %tmp3 = add i7 %tmp_8_3_2_cast, %tmp_8_3_1_cast

]]></node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:12  %knn_set_5_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_5_2_V_read_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:13  %knn_set_5_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_5_1_V_read_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:15  %knn_set_4_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_4_2_V_read_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:16  %knn_set_4_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_4_1_V_read_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:17  %knn_set_4_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_4_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_4_0_V_read_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:20  %knn_set_3_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_3_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_3_0_V_read_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:51  %tmp_6_2 = icmp ult i8 %sum_2_2, %min_2_min_1

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:52  %min_2_min_2 = select i1 %tmp_6_2, i8 %sum_2_2, i8 %min_2_min_1

]]></node>
<StgValue><ssdm name="min_2_min_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:53  %tmp_8_3_cast = zext i6 %knn_set_3_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:57  %tmp3_cast = zext i7 %tmp3 to i8

]]></node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:58  %sum_3_2 = add i8 %tmp_8_3_cast, %tmp3_cast

]]></node>
<StgValue><ssdm name="sum_3_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:59  %tmp_6_3 = icmp ult i8 %sum_3_2, %min_2_min_2

]]></node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:64  %min_2_min_3 = select i1 %tmp_6_3, i8 %sum_3_2, i8 %min_2_min_2

]]></node>
<StgValue><ssdm name="min_2_min_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:65  %tmp_8_4_cast = zext i6 %knn_set_4_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:66  %tmp_8_4_1_cast = zext i6 %knn_set_4_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_4_1_cast"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:67  %tmp_8_4_2_cast = zext i6 %knn_set_4_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_4_2_cast"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:68  %tmp4 = add i7 %tmp_8_4_2_cast, %tmp_8_4_1_cast

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:69  %tmp4_cast = zext i7 %tmp4 to i8

]]></node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:70  %sum_4_2 = add i8 %tmp_8_4_cast, %tmp4_cast

]]></node>
<StgValue><ssdm name="sum_4_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:71  %tmp_6_4 = icmp ult i8 %sum_4_2, %min_2_min_3

]]></node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:74  %tmp_8_5_1_cast = zext i6 %knn_set_5_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_5_1_cast"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:75  %tmp_8_5_2_cast = zext i6 %knn_set_5_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_5_2_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:76  %tmp5 = add i7 %tmp_8_5_2_cast, %tmp_8_5_1_cast

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:3  %knn_set_8_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_8_2_V_read_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:4  %knn_set_8_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_8_1_V_read_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:6  %knn_set_7_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_7_2_V_read_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:7  %knn_set_7_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_7_1_V_read_1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:8  %knn_set_7_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_7_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_7_0_V_read_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:9  %knn_set_6_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_6_2_V_read_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:10  %knn_set_6_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_6_1_V_read_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:11  %knn_set_6_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_6_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_6_0_V_read_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:14  %knn_set_5_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_5_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_5_0_V_read_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge.0:43  %agg_result_V_0_agg_result_V_s = zext i1 %tmp_6_1 to i2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_s"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:60  %agg_result_V_0_agg_result_V_02_2 = select i1 %tmp_6_3, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_2"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:61  %tmp_s = or i1 %tmp_6_3, %tmp_6_2

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge.0:62  %agg_result_V_0_agg_result_V_02_3 = select i1 %tmp_s, i2 %agg_result_V_0_agg_result_V_02_2, i2 %agg_result_V_0_agg_result_V_s

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="2">
<![CDATA[
._crit_edge.0:63  %agg_result_V_0_agg_result_V_02_1 = zext i2 %agg_result_V_0_agg_result_V_02_3 to i3

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:72  %min_2_min_4 = select i1 %tmp_6_4, i8 %sum_4_2, i8 %min_2_min_3

]]></node>
<StgValue><ssdm name="min_2_min_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:73  %tmp_8_5_cast = zext i6 %knn_set_5_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_5_cast"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:77  %tmp5_cast = zext i7 %tmp5 to i8

]]></node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:78  %sum_5_2 = add i8 %tmp_8_5_cast, %tmp5_cast

]]></node>
<StgValue><ssdm name="sum_5_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:79  %tmp_6_5 = icmp ult i8 %sum_5_2, %min_2_min_4

]]></node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:80  %agg_result_V_0_agg_result_V_02_4 = select i1 %tmp_6_5, i3 -3, i3 -4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:81  %tmp_1 = or i1 %tmp_6_5, %tmp_6_4

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:82  %agg_result_V_0_agg_result_V_02_5 = select i1 %tmp_1, i3 %agg_result_V_0_agg_result_V_02_4, i3 %agg_result_V_0_agg_result_V_02_1

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_5"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:83  %min_2_min_5 = select i1 %tmp_6_5, i8 %sum_5_2, i8 %min_2_min_4

]]></node>
<StgValue><ssdm name="min_2_min_5"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:84  %tmp_8_6_cast = zext i6 %knn_set_6_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_6_cast"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:85  %tmp_8_6_1_cast = zext i6 %knn_set_6_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_6_1_cast"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:86  %tmp_8_6_2_cast = zext i6 %knn_set_6_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_6_2_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:87  %tmp6 = add i7 %tmp_8_6_2_cast, %tmp_8_6_1_cast

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:88  %tmp6_cast = zext i7 %tmp6 to i8

]]></node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:89  %sum_6_2 = add i8 %tmp_8_6_cast, %tmp6_cast

]]></node>
<StgValue><ssdm name="sum_6_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:90  %tmp_6_6 = icmp ult i8 %sum_6_2, %min_2_min_5

]]></node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:91  %min_2_min_6 = select i1 %tmp_6_6, i8 %sum_6_2, i8 %min_2_min_5

]]></node>
<StgValue><ssdm name="min_2_min_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:92  %tmp_8_7_cast = zext i6 %knn_set_7_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_7_cast"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:93  %tmp_8_7_1_cast = zext i6 %knn_set_7_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_7_1_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:94  %tmp_8_7_2_cast = zext i6 %knn_set_7_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_7_2_cast"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:95  %tmp7 = add i7 %tmp_8_7_2_cast, %tmp_8_7_1_cast

]]></node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:96  %tmp7_cast = zext i7 %tmp7 to i8

]]></node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:97  %sum_7_2 = add i8 %tmp_8_7_cast, %tmp7_cast

]]></node>
<StgValue><ssdm name="sum_7_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:105  %tmp_8_8_1_cast = zext i6 %knn_set_8_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_8_1_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:106  %tmp_8_8_2_cast = zext i6 %knn_set_8_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_8_2_cast"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:107  %tmp8 = add i7 %tmp_8_8_2_cast, %tmp_8_8_1_cast

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:0  %knn_set_9_2_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_2_V_read)

]]></node>
<StgValue><ssdm name="knn_set_9_2_V_read_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:1  %knn_set_9_1_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_1_V_read)

]]></node>
<StgValue><ssdm name="knn_set_9_1_V_read_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:2  %knn_set_9_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_9_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_9_0_V_read_1"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge.0:5  %knn_set_8_0_V_read_1 = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %knn_set_8_0_V_read)

]]></node>
<StgValue><ssdm name="knn_set_8_0_V_read_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:98  %tmp_6_7 = icmp ult i8 %sum_7_2, %min_2_min_6

]]></node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:99  %agg_result_V_0_agg_result_V_02 = select i1 %tmp_6_7, i3 -1, i3 -2

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:100  %tmp_2 = or i1 %tmp_6_7, %tmp_6_6

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge.0:101  %agg_result_V_0_agg_result_V_02_7 = select i1 %tmp_2, i3 %agg_result_V_0_agg_result_V_02, i3 %agg_result_V_0_agg_result_V_02_5

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_7"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="4" op_0_bw="3">
<![CDATA[
._crit_edge.0:102  %agg_result_V_0_agg_result_V_02_6 = zext i3 %agg_result_V_0_agg_result_V_02_7 to i4

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_6"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:103  %min_2_min_7 = select i1 %tmp_6_7, i8 %sum_7_2, i8 %min_2_min_6

]]></node>
<StgValue><ssdm name="min_2_min_7"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:104  %tmp_8_8_cast = zext i6 %knn_set_8_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_8_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:108  %tmp8_cast = zext i7 %tmp8 to i8

]]></node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:109  %sum_8_2 = add i8 %tmp_8_8_cast, %tmp8_cast

]]></node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:110  %tmp_6_8 = icmp ult i8 %sum_8_2, %min_2_min_7

]]></node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.0:111  %min_2_min_8 = select i1 %tmp_6_8, i8 %sum_8_2, i8 %min_2_min_7

]]></node>
<StgValue><ssdm name="min_2_min_8"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="8" op_0_bw="6">
<![CDATA[
._crit_edge.0:112  %tmp_8_9_cast = zext i6 %knn_set_9_0_V_read_1 to i8

]]></node>
<StgValue><ssdm name="tmp_8_9_cast"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:113  %tmp_8_9_1_cast = zext i6 %knn_set_9_1_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_9_1_cast"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="7" op_0_bw="6">
<![CDATA[
._crit_edge.0:114  %tmp_8_9_2_cast = zext i6 %knn_set_9_2_V_read_1 to i7

]]></node>
<StgValue><ssdm name="tmp_8_9_2_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.0:115  %tmp9 = add i7 %tmp_8_9_2_cast, %tmp_8_9_1_cast

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge.0:116  %tmp9_cast = zext i7 %tmp9 to i8

]]></node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:117  %sum_9_2 = add i8 %tmp_8_9_cast, %tmp9_cast

]]></node>
<StgValue><ssdm name="sum_9_2"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.0:118  %tmp_6_9 = icmp ult i8 %sum_9_2, %min_2_min_8

]]></node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:119  %agg_result_V_0_agg_result_V_02_8 = select i1 %tmp_6_9, i4 -7, i4 -8

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_8"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.0:120  %tmp_3 = or i1 %tmp_6_9, %tmp_6_8

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge.0:121  %agg_result_V_0_agg_result_V_02_9 = select i1 %tmp_3, i4 %agg_result_V_0_agg_result_V_02_8, i4 %agg_result_V_0_agg_result_V_02_6

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_02_9"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="4">
<![CDATA[
._crit_edge.0:122  ret i4 %agg_result_V_0_agg_result_V_02_9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
