ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_it.c"
   1:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_it.c **** /**
   3:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Core/Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_it.c ****   * @attention
   8:Core/Src/stm32f1xx_it.c ****   *
   9:Core/Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Core/Src/stm32f1xx_it.c ****   *
  12:Core/Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/stm32f1xx_it.c ****   *
  17:Core/Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_it.c ****   */
  19:Core/Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_it.c **** 
  21:Core/Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_it.c **** #include "main.h"
  23:Core/Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Core/Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_it.c **** 
  28:Core/Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_it.c **** 
  31:Core/Src/stm32f1xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_it.c **** 
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 2


  33:Core/Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f1xx_it.c **** 
  36:Core/Src/stm32f1xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f1xx_it.c **** 
  38:Core/Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f1xx_it.c **** 
  41:Core/Src/stm32f1xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f1xx_it.c **** 
  43:Core/Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_it.c **** 
  46:Core/Src/stm32f1xx_it.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_it.c **** 
  48:Core/Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_it.c **** 
  51:Core/Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_it.c **** 
  53:Core/Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  54:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  55:Core/Src/stm32f1xx_it.c **** 
  56:Core/Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  57:Core/Src/stm32f1xx_it.c **** 
  58:Core/Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  59:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_adc1;
  60:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  61:Core/Src/stm32f1xx_it.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  62:Core/Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  63:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  64:Core/Src/stm32f1xx_it.c **** 
  65:Core/Src/stm32f1xx_it.c **** /* USER CODE END EV */
  66:Core/Src/stm32f1xx_it.c **** 
  67:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */
  69:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
  70:Core/Src/stm32f1xx_it.c **** /**
  71:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  72:Core/Src/stm32f1xx_it.c ****   */
  73:Core/Src/stm32f1xx_it.c **** void NMI_Handler(void)
  74:Core/Src/stm32f1xx_it.c **** {
  27              		.loc 1 74 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  75:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  76:Core/Src/stm32f1xx_it.c **** 
  77:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  78:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  79:Core/Src/stm32f1xx_it.c **** 
  80:Core/Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32f1xx_it.c **** }
  32              		.loc 1 81 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 3


  35              	.LFE65:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB66:
  82:Core/Src/stm32f1xx_it.c **** 
  83:Core/Src/stm32f1xx_it.c **** /**
  84:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32f1xx_it.c ****   */
  86:Core/Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32f1xx_it.c **** {
  47              		.loc 1 87 1 view -0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  88:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32f1xx_it.c **** 
  90:Core/Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32f1xx_it.c ****   while (1)
  54              		.loc 1 91 3 discriminator 1 view .LVU3
  92:Core/Src/stm32f1xx_it.c ****   {
  93:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  94:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f1xx_it.c ****   }
  55              		.loc 1 95 3 discriminator 1 view .LVU4
  91:Core/Src/stm32f1xx_it.c ****   {
  56              		.loc 1 91 9 discriminator 1 view .LVU5
  57 0000 FEE7     		b	.L3
  58              		.cfi_endproc
  59              	.LFE66:
  61              		.section	.text.MemManage_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	MemManage_Handler
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	MemManage_Handler:
  70              	.LFB67:
  96:Core/Src/stm32f1xx_it.c **** }
  97:Core/Src/stm32f1xx_it.c **** 
  98:Core/Src/stm32f1xx_it.c **** /**
  99:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32f1xx_it.c ****   */
 101:Core/Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32f1xx_it.c **** {
  71              		.loc 1 102 1 view -0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 4


  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
  77              	.L5:
 103:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32f1xx_it.c **** 
 105:Core/Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32f1xx_it.c ****   while (1)
  78              		.loc 1 106 3 discriminator 1 view .LVU7
 107:Core/Src/stm32f1xx_it.c ****   {
 108:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f1xx_it.c ****   }
  79              		.loc 1 110 3 discriminator 1 view .LVU8
 106:Core/Src/stm32f1xx_it.c ****   {
  80              		.loc 1 106 9 discriminator 1 view .LVU9
  81 0000 FEE7     		b	.L5
  82              		.cfi_endproc
  83              	.LFE67:
  85              		.section	.text.BusFault_Handler,"ax",%progbits
  86              		.align	1
  87              		.global	BusFault_Handler
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  93              	BusFault_Handler:
  94              	.LFB68:
 111:Core/Src/stm32f1xx_it.c **** }
 112:Core/Src/stm32f1xx_it.c **** 
 113:Core/Src/stm32f1xx_it.c **** /**
 114:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 115:Core/Src/stm32f1xx_it.c ****   */
 116:Core/Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32f1xx_it.c **** {
  95              		.loc 1 117 1 view -0
  96              		.cfi_startproc
  97              		@ Volatile: function does not return.
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.L7:
 118:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32f1xx_it.c **** 
 120:Core/Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32f1xx_it.c ****   while (1)
 102              		.loc 1 121 3 discriminator 1 view .LVU11
 122:Core/Src/stm32f1xx_it.c ****   {
 123:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32f1xx_it.c ****   }
 103              		.loc 1 125 3 discriminator 1 view .LVU12
 121:Core/Src/stm32f1xx_it.c ****   {
 104              		.loc 1 121 9 discriminator 1 view .LVU13
 105 0000 FEE7     		b	.L7
 106              		.cfi_endproc
 107              	.LFE68:
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 5


 109              		.section	.text.UsageFault_Handler,"ax",%progbits
 110              		.align	1
 111              		.global	UsageFault_Handler
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	UsageFault_Handler:
 118              	.LFB69:
 126:Core/Src/stm32f1xx_it.c **** }
 127:Core/Src/stm32f1xx_it.c **** 
 128:Core/Src/stm32f1xx_it.c **** /**
 129:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32f1xx_it.c ****   */
 131:Core/Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32f1xx_it.c **** {
 119              		.loc 1 132 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L9:
 133:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32f1xx_it.c **** 
 135:Core/Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 136 3 discriminator 1 view .LVU15
 137:Core/Src/stm32f1xx_it.c ****   {
 138:Core/Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f1xx_it.c ****   }
 127              		.loc 1 140 3 discriminator 1 view .LVU16
 136:Core/Src/stm32f1xx_it.c ****   {
 128              		.loc 1 136 9 discriminator 1 view .LVU17
 129 0000 FEE7     		b	.L9
 130              		.cfi_endproc
 131              	.LFE69:
 133              		.section	.text.SVC_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	SVC_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 139              		.fpu softvfp
 141              	SVC_Handler:
 142              	.LFB70:
 141:Core/Src/stm32f1xx_it.c **** }
 142:Core/Src/stm32f1xx_it.c **** 
 143:Core/Src/stm32f1xx_it.c **** /**
 144:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System service call via SWI instruction.
 145:Core/Src/stm32f1xx_it.c ****   */
 146:Core/Src/stm32f1xx_it.c **** void SVC_Handler(void)
 147:Core/Src/stm32f1xx_it.c **** {
 143              		.loc 1 147 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 6


 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 148:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 0 */
 149:Core/Src/stm32f1xx_it.c **** 
 150:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 0 */
 151:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SVCall_IRQn 1 */
 152:Core/Src/stm32f1xx_it.c **** 
 153:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SVCall_IRQn 1 */
 154:Core/Src/stm32f1xx_it.c **** }
 148              		.loc 1 154 1 view .LVU19
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE70:
 153              		.section	.text.DebugMon_Handler,"ax",%progbits
 154              		.align	1
 155              		.global	DebugMon_Handler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu softvfp
 161              	DebugMon_Handler:
 162              	.LFB71:
 155:Core/Src/stm32f1xx_it.c **** 
 156:Core/Src/stm32f1xx_it.c **** /**
 157:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 158:Core/Src/stm32f1xx_it.c ****   */
 159:Core/Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 160:Core/Src/stm32f1xx_it.c **** {
 163              		.loc 1 160 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 161:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 162:Core/Src/stm32f1xx_it.c **** 
 163:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 164:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 165:Core/Src/stm32f1xx_it.c **** 
 166:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 167:Core/Src/stm32f1xx_it.c **** }
 168              		.loc 1 167 1 view .LVU21
 169 0000 7047     		bx	lr
 170              		.cfi_endproc
 171              	.LFE71:
 173              		.section	.text.PendSV_Handler,"ax",%progbits
 174              		.align	1
 175              		.global	PendSV_Handler
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu softvfp
 181              	PendSV_Handler:
 182              	.LFB72:
 168:Core/Src/stm32f1xx_it.c **** 
 169:Core/Src/stm32f1xx_it.c **** /**
 170:Core/Src/stm32f1xx_it.c ****   * @brief This function handles Pendable request for system service.
 171:Core/Src/stm32f1xx_it.c ****   */
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 7


 172:Core/Src/stm32f1xx_it.c **** void PendSV_Handler(void)
 173:Core/Src/stm32f1xx_it.c **** {
 183              		.loc 1 173 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 174:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 0 */
 175:Core/Src/stm32f1xx_it.c **** 
 176:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 0 */
 177:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN PendSV_IRQn 1 */
 178:Core/Src/stm32f1xx_it.c **** 
 179:Core/Src/stm32f1xx_it.c ****   /* USER CODE END PendSV_IRQn 1 */
 180:Core/Src/stm32f1xx_it.c **** }
 188              		.loc 1 180 1 view .LVU23
 189 0000 7047     		bx	lr
 190              		.cfi_endproc
 191              	.LFE72:
 193              		.section	.text.SysTick_Handler,"ax",%progbits
 194              		.align	1
 195              		.global	SysTick_Handler
 196              		.syntax unified
 197              		.thumb
 198              		.thumb_func
 199              		.fpu softvfp
 201              	SysTick_Handler:
 202              	.LFB73:
 181:Core/Src/stm32f1xx_it.c **** 
 182:Core/Src/stm32f1xx_it.c **** /**
 183:Core/Src/stm32f1xx_it.c ****   * @brief This function handles System tick timer.
 184:Core/Src/stm32f1xx_it.c ****   */
 185:Core/Src/stm32f1xx_it.c **** 
 186:Core/Src/stm32f1xx_it.c **** extern void Ms_Handler();
 187:Core/Src/stm32f1xx_it.c **** void SysTick_Handler(void)
 188:Core/Src/stm32f1xx_it.c **** {
 203              		.loc 1 188 1 view -0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI0:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
 211              		.cfi_offset 14, -4
 189:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 0 */
 190:Core/Src/stm32f1xx_it.c **** 
 191:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 0 */
 192:Core/Src/stm32f1xx_it.c ****   HAL_IncTick();
 212              		.loc 1 192 3 view .LVU25
 213 0002 FFF7FEFF 		bl	HAL_IncTick
 214              	.LVL0:
 193:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SysTick_IRQn 1 */
 194:Core/Src/stm32f1xx_it.c ****   Ms_Handler();
 215              		.loc 1 194 3 view .LVU26
 216 0006 FFF7FEFF 		bl	Ms_Handler
 217              	.LVL1:
 195:Core/Src/stm32f1xx_it.c ****   /* USER CODE END SysTick_IRQn 1 */
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 8


 196:Core/Src/stm32f1xx_it.c **** }
 218              		.loc 1 196 1 is_stmt 0 view .LVU27
 219 000a 08BD     		pop	{r3, pc}
 220              		.cfi_endproc
 221              	.LFE73:
 223              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 224              		.align	1
 225              		.global	DMA1_Channel1_IRQHandler
 226              		.syntax unified
 227              		.thumb
 228              		.thumb_func
 229              		.fpu softvfp
 231              	DMA1_Channel1_IRQHandler:
 232              	.LFB74:
 197:Core/Src/stm32f1xx_it.c **** 
 198:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 199:Core/Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 200:Core/Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 201:Core/Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 202:Core/Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 203:Core/Src/stm32f1xx_it.c **** /******************************************************************************/
 204:Core/Src/stm32f1xx_it.c **** 
 205:Core/Src/stm32f1xx_it.c **** /**
 206:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel1 global interrupt.
 207:Core/Src/stm32f1xx_it.c ****   */
 208:Core/Src/stm32f1xx_it.c **** void DMA1_Channel1_IRQHandler(void)
 209:Core/Src/stm32f1xx_it.c **** {
 233              		.loc 1 209 1 is_stmt 1 view -0
 234              		.cfi_startproc
 235              		@ args = 0, pretend = 0, frame = 0
 236              		@ frame_needed = 0, uses_anonymous_args = 0
 237 0000 08B5     		push	{r3, lr}
 238              	.LCFI1:
 239              		.cfi_def_cfa_offset 8
 240              		.cfi_offset 3, -8
 241              		.cfi_offset 14, -4
 210:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
 211:Core/Src/stm32f1xx_it.c **** 
 212:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 0 */
 213:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_adc1);
 242              		.loc 1 213 3 view .LVU29
 243 0002 0248     		ldr	r0, .L17
 244 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 245              	.LVL2:
 214:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
 215:Core/Src/stm32f1xx_it.c **** 
 216:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel1_IRQn 1 */
 217:Core/Src/stm32f1xx_it.c **** }
 246              		.loc 1 217 1 is_stmt 0 view .LVU30
 247 0008 08BD     		pop	{r3, pc}
 248              	.L18:
 249 000a 00BF     		.align	2
 250              	.L17:
 251 000c 00000000 		.word	hdma_adc1
 252              		.cfi_endproc
 253              	.LFE74:
 255              		.section	.text.DMA1_Channel4_IRQHandler,"ax",%progbits
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 9


 256              		.align	1
 257              		.global	DMA1_Channel4_IRQHandler
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 261              		.fpu softvfp
 263              	DMA1_Channel4_IRQHandler:
 264              	.LFB75:
 218:Core/Src/stm32f1xx_it.c **** 
 219:Core/Src/stm32f1xx_it.c **** /**
 220:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel4 global interrupt.
 221:Core/Src/stm32f1xx_it.c ****   */
 222:Core/Src/stm32f1xx_it.c **** void DMA1_Channel4_IRQHandler(void)
 223:Core/Src/stm32f1xx_it.c **** {
 265              		.loc 1 223 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269 0000 08B5     		push	{r3, lr}
 270              	.LCFI2:
 271              		.cfi_def_cfa_offset 8
 272              		.cfi_offset 3, -8
 273              		.cfi_offset 14, -4
 224:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
 225:Core/Src/stm32f1xx_it.c **** 
 226:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 0 */
 227:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_tx);
 274              		.loc 1 227 3 view .LVU32
 275 0002 0248     		ldr	r0, .L21
 276 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 277              	.LVL3:
 228:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
 229:Core/Src/stm32f1xx_it.c **** 
 230:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel4_IRQn 1 */
 231:Core/Src/stm32f1xx_it.c **** }
 278              		.loc 1 231 1 is_stmt 0 view .LVU33
 279 0008 08BD     		pop	{r3, pc}
 280              	.L22:
 281 000a 00BF     		.align	2
 282              	.L21:
 283 000c 00000000 		.word	hdma_usart1_tx
 284              		.cfi_endproc
 285              	.LFE75:
 287              		.section	.text.DMA1_Channel5_IRQHandler,"ax",%progbits
 288              		.align	1
 289              		.global	DMA1_Channel5_IRQHandler
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 293              		.fpu softvfp
 295              	DMA1_Channel5_IRQHandler:
 296              	.LFB76:
 232:Core/Src/stm32f1xx_it.c **** 
 233:Core/Src/stm32f1xx_it.c **** /**
 234:Core/Src/stm32f1xx_it.c ****   * @brief This function handles DMA1 channel5 global interrupt.
 235:Core/Src/stm32f1xx_it.c ****   */
 236:Core/Src/stm32f1xx_it.c **** void DMA1_Channel5_IRQHandler(void)
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 10


 237:Core/Src/stm32f1xx_it.c **** {
 297              		.loc 1 237 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301 0000 08B5     		push	{r3, lr}
 302              	.LCFI3:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 3, -8
 305              		.cfi_offset 14, -4
 238:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */
 239:Core/Src/stm32f1xx_it.c **** 
 240:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 0 */
 241:Core/Src/stm32f1xx_it.c ****   HAL_DMA_IRQHandler(&hdma_usart1_rx);
 306              		.loc 1 241 3 view .LVU35
 307 0002 0248     		ldr	r0, .L25
 308 0004 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 309              	.LVL4:
 242:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */
 243:Core/Src/stm32f1xx_it.c **** 
 244:Core/Src/stm32f1xx_it.c ****   /* USER CODE END DMA1_Channel5_IRQn 1 */
 245:Core/Src/stm32f1xx_it.c **** }
 310              		.loc 1 245 1 is_stmt 0 view .LVU36
 311 0008 08BD     		pop	{r3, pc}
 312              	.L26:
 313 000a 00BF     		.align	2
 314              	.L25:
 315 000c 00000000 		.word	hdma_usart1_rx
 316              		.cfi_endproc
 317              	.LFE76:
 319              		.section	.text.USART1_IRQHandler,"ax",%progbits
 320              		.align	1
 321              		.global	USART1_IRQHandler
 322              		.syntax unified
 323              		.thumb
 324              		.thumb_func
 325              		.fpu softvfp
 327              	USART1_IRQHandler:
 328              	.LFB77:
 246:Core/Src/stm32f1xx_it.c **** 
 247:Core/Src/stm32f1xx_it.c **** /**
 248:Core/Src/stm32f1xx_it.c ****   * @brief This function handles USART1 global interrupt.
 249:Core/Src/stm32f1xx_it.c ****   */
 250:Core/Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 251:Core/Src/stm32f1xx_it.c **** {
 329              		.loc 1 251 1 is_stmt 1 view -0
 330              		.cfi_startproc
 331              		@ args = 0, pretend = 0, frame = 0
 332              		@ frame_needed = 0, uses_anonymous_args = 0
 333 0000 08B5     		push	{r3, lr}
 334              	.LCFI4:
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 252:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 253:Core/Src/stm32f1xx_it.c **** 
 254:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 11


 255:Core/Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 338              		.loc 1 255 3 view .LVU38
 339 0002 0248     		ldr	r0, .L29
 340 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 341              	.LVL5:
 256:Core/Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 257:Core/Src/stm32f1xx_it.c **** 
 258:Core/Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 259:Core/Src/stm32f1xx_it.c **** }
 342              		.loc 1 259 1 is_stmt 0 view .LVU39
 343 0008 08BD     		pop	{r3, pc}
 344              	.L30:
 345 000a 00BF     		.align	2
 346              	.L29:
 347 000c 00000000 		.word	huart1
 348              		.cfi_endproc
 349              	.LFE77:
 351              		.section	.text.EXTI0_IRQHandler,"ax",%progbits
 352              		.align	1
 353              		.global	EXTI0_IRQHandler
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu softvfp
 359              	EXTI0_IRQHandler:
 360              	.LFB78:
 260:Core/Src/stm32f1xx_it.c **** 
 261:Core/Src/stm32f1xx_it.c **** /* USER CODE BEGIN 1 */
 262:Core/Src/stm32f1xx_it.c **** void EXTI0_IRQHandler(){
 361              		.loc 1 262 24 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 0
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 365 0000 08B5     		push	{r3, lr}
 366              	.LCFI5:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 3, -8
 369              		.cfi_offset 14, -4
 263:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 370              		.loc 1 263 3 view .LVU41
 371 0002 0120     		movs	r0, #1
 372 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 373              	.LVL6:
 264:Core/Src/stm32f1xx_it.c **** }
 374              		.loc 1 264 1 is_stmt 0 view .LVU42
 375 0008 08BD     		pop	{r3, pc}
 376              		.cfi_endproc
 377              	.LFE78:
 379              		.section	.text.EXTI1_IRQHandler,"ax",%progbits
 380              		.align	1
 381              		.global	EXTI1_IRQHandler
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 385              		.fpu softvfp
 387              	EXTI1_IRQHandler:
 388              	.LFB79:
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 12


 265:Core/Src/stm32f1xx_it.c **** 
 266:Core/Src/stm32f1xx_it.c **** void EXTI1_IRQHandler(){
 389              		.loc 1 266 24 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393 0000 08B5     		push	{r3, lr}
 394              	.LCFI6:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 3, -8
 397              		.cfi_offset 14, -4
 267:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 398              		.loc 1 267 3 view .LVU44
 399 0002 0220     		movs	r0, #2
 400 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 401              	.LVL7:
 268:Core/Src/stm32f1xx_it.c **** }
 402              		.loc 1 268 1 is_stmt 0 view .LVU45
 403 0008 08BD     		pop	{r3, pc}
 404              		.cfi_endproc
 405              	.LFE79:
 407              		.section	.text.EXTI2_IRQHandler,"ax",%progbits
 408              		.align	1
 409              		.global	EXTI2_IRQHandler
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 413              		.fpu softvfp
 415              	EXTI2_IRQHandler:
 416              	.LFB80:
 269:Core/Src/stm32f1xx_it.c **** 
 270:Core/Src/stm32f1xx_it.c **** void EXTI2_IRQHandler(){
 417              		.loc 1 270 24 is_stmt 1 view -0
 418              		.cfi_startproc
 419              		@ args = 0, pretend = 0, frame = 0
 420              		@ frame_needed = 0, uses_anonymous_args = 0
 421 0000 08B5     		push	{r3, lr}
 422              	.LCFI7:
 423              		.cfi_def_cfa_offset 8
 424              		.cfi_offset 3, -8
 425              		.cfi_offset 14, -4
 271:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 426              		.loc 1 271 3 view .LVU47
 427 0002 0420     		movs	r0, #4
 428 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 429              	.LVL8:
 272:Core/Src/stm32f1xx_it.c **** }
 430              		.loc 1 272 1 is_stmt 0 view .LVU48
 431 0008 08BD     		pop	{r3, pc}
 432              		.cfi_endproc
 433              	.LFE80:
 435              		.section	.text.EXTI3_IRQHandler,"ax",%progbits
 436              		.align	1
 437              		.global	EXTI3_IRQHandler
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 13


 441              		.fpu softvfp
 443              	EXTI3_IRQHandler:
 444              	.LFB81:
 273:Core/Src/stm32f1xx_it.c **** 
 274:Core/Src/stm32f1xx_it.c **** void EXTI3_IRQHandler(){
 445              		.loc 1 274 24 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449 0000 08B5     		push	{r3, lr}
 450              	.LCFI8:
 451              		.cfi_def_cfa_offset 8
 452              		.cfi_offset 3, -8
 453              		.cfi_offset 14, -4
 275:Core/Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 454              		.loc 1 275 3 view .LVU50
 455 0002 0820     		movs	r0, #8
 456 0004 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 457              	.LVL9:
 276:Core/Src/stm32f1xx_it.c **** }
 458              		.loc 1 276 1 is_stmt 0 view .LVU51
 459 0008 08BD     		pop	{r3, pc}
 460              		.cfi_endproc
 461              	.LFE81:
 463              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 464              		.align	1
 465              		.global	EXTI9_5_IRQHandler
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu softvfp
 471              	EXTI9_5_IRQHandler:
 472              	.LFB82:
 277:Core/Src/stm32f1xx_it.c **** 
 278:Core/Src/stm32f1xx_it.c **** void EXTI9_5_IRQHandler(){
 473              		.loc 1 278 26 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477 0000 08B5     		push	{r3, lr}
 478              	.LCFI9:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 3, -8
 481              		.cfi_offset 14, -4
 279:Core/Src/stm32f1xx_it.c ****   if(HAL_GPIO_ReadPin(KEY_OK_GPIO_Port,GPIO_PIN_8)){
 482              		.loc 1 279 3 view .LVU53
 483              		.loc 1 279 6 is_stmt 0 view .LVU54
 484 0002 4FF48071 		mov	r1, #256
 485 0006 0748     		ldr	r0, .L43
 486 0008 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 487              	.LVL10:
 488              		.loc 1 279 5 view .LVU55
 489 000c 20B1     		cbz	r0, .L40
 280:Core/Src/stm32f1xx_it.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8); 
 490              		.loc 1 280 5 is_stmt 1 view .LVU56
 491 000e 4FF48070 		mov	r0, #256
 492 0012 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 14


 493              	.LVL11:
 494              	.L39:
 281:Core/Src/stm32f1xx_it.c ****   }else{
 282:Core/Src/stm32f1xx_it.c ****     HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);  
 283:Core/Src/stm32f1xx_it.c ****   }
 284:Core/Src/stm32f1xx_it.c **** }
 495              		.loc 1 284 1 is_stmt 0 view .LVU57
 496 0016 08BD     		pop	{r3, pc}
 497              	.L40:
 282:Core/Src/stm32f1xx_it.c ****   }
 498              		.loc 1 282 5 is_stmt 1 view .LVU58
 499 0018 4FF40070 		mov	r0, #512
 500 001c FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 501              	.LVL12:
 502              		.loc 1 284 1 is_stmt 0 view .LVU59
 503 0020 F9E7     		b	.L39
 504              	.L44:
 505 0022 00BF     		.align	2
 506              	.L43:
 507 0024 00100140 		.word	1073811456
 508              		.cfi_endproc
 509              	.LFE82:
 511              		.text
 512              	.Letext0:
 513              		.file 2 "c:\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 514              		.file 3 "c:\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 515              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 516              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 517              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 518              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 519              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 520              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 521              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 522              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_it.c
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:16     .text.NMI_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:24     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:38     .text.HardFault_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:45     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:62     .text.MemManage_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:69     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:86     .text.BusFault_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:93     .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:110    .text.UsageFault_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:117    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:134    .text.SVC_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:141    .text.SVC_Handler:00000000 SVC_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:154    .text.DebugMon_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:161    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:174    .text.PendSV_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:181    .text.PendSV_Handler:00000000 PendSV_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:194    .text.SysTick_Handler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:201    .text.SysTick_Handler:00000000 SysTick_Handler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:224    .text.DMA1_Channel1_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:231    .text.DMA1_Channel1_IRQHandler:00000000 DMA1_Channel1_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:251    .text.DMA1_Channel1_IRQHandler:0000000c $d
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:256    .text.DMA1_Channel4_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:263    .text.DMA1_Channel4_IRQHandler:00000000 DMA1_Channel4_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:283    .text.DMA1_Channel4_IRQHandler:0000000c $d
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:288    .text.DMA1_Channel5_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:295    .text.DMA1_Channel5_IRQHandler:00000000 DMA1_Channel5_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:315    .text.DMA1_Channel5_IRQHandler:0000000c $d
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:320    .text.USART1_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:327    .text.USART1_IRQHandler:00000000 USART1_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:347    .text.USART1_IRQHandler:0000000c $d
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:352    .text.EXTI0_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:359    .text.EXTI0_IRQHandler:00000000 EXTI0_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:380    .text.EXTI1_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:387    .text.EXTI1_IRQHandler:00000000 EXTI1_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:408    .text.EXTI2_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:415    .text.EXTI2_IRQHandler:00000000 EXTI2_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:436    .text.EXTI3_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:443    .text.EXTI3_IRQHandler:00000000 EXTI3_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:464    .text.EXTI9_5_IRQHandler:00000000 $t
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:471    .text.EXTI9_5_IRQHandler:00000000 EXTI9_5_IRQHandler
C:\Users\ncer\AppData\Local\Temp\ccAY3Gs0.s:507    .text.EXTI9_5_IRQHandler:00000024 $d

UNDEFINED SYMBOLS
HAL_IncTick
Ms_Handler
HAL_DMA_IRQHandler
hdma_adc1
hdma_usart1_tx
hdma_usart1_rx
HAL_UART_IRQHandler
huart1
HAL_GPIO_EXTI_IRQHandler
HAL_GPIO_ReadPin
