$date
	Thu Jan 05 16:09:20 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_subtractor_tb $end
$var wire 1 ! d $end
$var wire 1 " bout $end
$var reg 1 # bin $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$scope module fs $end
$var wire 1 # bin $end
$var wire 1 " bout $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$var wire 1 & d1 $end
$var wire 1 ! d $end
$var wire 1 ' b2 $end
$var wire 1 ( b1 $end
$scope module hs0 $end
$var wire 1 ( bout $end
$var wire 1 & d $end
$var wire 1 $ i0 $end
$var wire 1 % i1 $end
$upscope $end
$scope module hs1 $end
$var wire 1 ' bout $end
$var wire 1 ! d $end
$var wire 1 & i0 $end
$var wire 1 # i1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1"
1!
1'
1#
#2
0'
1&
1(
0#
1%
#3
0"
0(
0%
1$
#4
1"
0!
1(
1#
1%
0$
#5
0"
0(
0%
1$
#6
0&
0#
1%
#7
1"
1!
1'
1#
