always @(posedge clk) begin
  if (reset)
    q <= 4'd0;
  else
    q <= q + 1'b1;
end

endmodule