/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Oct 29 13:14:10 2015
 *                 Full Compile MD5 Checksum  e7a8666924d6f16d6c48f8d4180ae83b
 *                     (minus title and desc)
 *                 MD5 Checksum               60098f94fd56f39bea342d634b9c6b61
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     414
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_WOD_CPU0_AUX_REGS_A_H__
#define BCHP_WOD_CPU0_AUX_REGS_A_H__

/***************************************************************************
 *WOD_CPU0_AUX_REGS_A - CPU Auxiliary Registers
 ***************************************************************************/
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS          0x02342000 /* [RO] Auxiliary Register STATUS */
#define BCHP_WOD_CPU0_AUX_REGS_A_SEMAPHORE       0x02342004 /* [RW] Inter-process/Host semaphore register */
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_START        0x02342008 /* [RW] Loop start address (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_END          0x0234200c /* [RW] Loop end address (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_A_IDENTITY        0x02342010 /* [RO] Processor Identification register */
#define BCHP_WOD_CPU0_AUX_REGS_A_DEBUG           0x02342014 /* [RW] Debug register */
#define BCHP_WOD_CPU0_AUX_REGS_A_PC              0x02342018 /* [RO] Program Counter register (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32        0x02342028 /* [RO] Status register (32-bit) */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L1     0x0234202c /* [RW] Status register save for level 1 interrupts */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L2     0x02342030 /* [RW] Status register save for level 2 interrupts */
#define BCHP_WOD_CPU0_AUX_REGS_A_INT_VEC_BASE    0x02342094 /* [RW] Interrupt Vector Base address */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LV12    0x0234210c /* [RW] Interrupt Level Status */
#define BCHP_WOD_CPU0_AUX_REGS_A_CRC_BUILD_BCR   0x02342188 /* [RO] Build configuration register for CRC instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_A_DVBF_BUILD      0x02342190 /* [RO] Build configuration register for dual viterbi butterfly instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_A_EXT_ARITH_BUILD 0x02342194 /* [RO] Build configuration register to specify that the processor has the extended arithmetic instructions. */
#define BCHP_WOD_CPU0_AUX_REGS_A_DATASPACE       0x02342198 /* [RO] Build configuration register for dataspace. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MEMSUBSYS       0x0234219c /* [RO] Build configuration register for memory subsytem. */
#define BCHP_WOD_CPU0_AUX_REGS_A_VECBASE_AC_BUILD 0x023421a0 /* [RO] Build configuration register for ARC600 interrupt vector base address. */
#define BCHP_WOD_CPU0_AUX_REGS_A_P_BASE_ADDR     0x023421a4 /* [RO] Build configuration register for peripheral base address. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MPU_BUILD       0x023421b4 /* [RO] Build configuration register for memory protection unit. */
#define BCHP_WOD_CPU0_AUX_REGS_A_RF_BUILD        0x023421b8 /* [RO] Build configuration register for register file. */
#define BCHP_WOD_CPU0_AUX_REGS_A_D_CACHE_BUILD   0x023421c8 /* [RO] Build configuration register for data cache. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MADI_BUILD      0x023421cc /* [RO] Build configuration register for multiple ARC debug interface. */
#define BCHP_WOD_CPU0_AUX_REGS_A_DCCM_BUILD      0x023421d0 /* [RO] Build configuration register for data closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_A_TIMER_BUILD     0x023421d4 /* [RO] Build configuration register for timers. */
#define BCHP_WOD_CPU0_AUX_REGS_A_AP_BUILD        0x023421d8 /* [RO] Build configuration register for actionpoints. */
#define BCHP_WOD_CPU0_AUX_REGS_A_I_CACHE_BUILD   0x023421dc /* [RO] Build configuration register for instruction cache. */
#define BCHP_WOD_CPU0_AUX_REGS_A_ICCM_BUILD      0x023421e0 /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_A_DSPRAM_BUILD    0x023421e4 /* [RO] Build configuration register for XY memory. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MAC_BUILD       0x023421e8 /* [RO] Build configuration register for Xmac. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MULTIPLY_BUILD  0x023421ec /* [RO] Build configuration register for instruction closely coupled memory. */
#define BCHP_WOD_CPU0_AUX_REGS_A_SWAP_BUILD      0x023421f0 /* [RO] Build configuration register for swap instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_A_NORM_BUILD      0x023421f4 /* [RO] Build configuration register for normalise instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_A_MINMAX_BUILD    0x023421f8 /* [RO] Build configuration register for min/max instruction. */
#define BCHP_WOD_CPU0_AUX_REGS_A_BARREL_BUILD    0x023421fc /* [RO] Build configuration register for barrel shifter. */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG0    0x023422c0 /* [RW] User Defined Auxiliary Register0 (Address Pointer0) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG1    0x023422c4 /* [RW] User Defined Auxiliary Register1 (Address Pointer1) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG2    0x023422c8 /* [RW] User Defined Auxiliary Register2 (Address Pointer2) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG3    0x023422cc /* [RW] User Defined Auxiliary Register3 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG4    0x023422d0 /* [RW] User Defined Auxiliary Register4 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG5    0x023422d4 /* [RW] User Defined Auxiliary Register5 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG6    0x023422d8 /* [RW] User Defined Auxiliary Register6 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG7    0x023422dc /* [RW] User Defined Auxiliary Register7 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG8    0x023422e0 /* [RW] User Defined Auxiliary Register8 (Data IO register0 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG9    0x023422e4 /* [RW] User Defined Auxiliary Register9 (Data IO register1 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG10   0x023422e8 /* [RW] User Defined Auxiliary Register10 (Data IO register2 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG11   0x023422ec /* [RW] User Defined Auxiliary Register11 (Data IO register3 for EALU) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12   0x023422f0 /* [RW] User Defined Auxiliary Register12 (Custom Data Path Control Register) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG13   0x023422f4 /* [RW] User Defined Auxiliary Register13 (Address Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG14   0x023422f8 /* [RW] User Defined Auxiliary Register14 (Write Data Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG15   0x023422fc /* [RW] User Defined Auxiliary Register15 (Read Data Register for indirect access to local memories) */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG16   0x02342300 /* [RW] User Defined Auxiliary Register16 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG17   0x02342304 /* [RW] User Defined Auxiliary Register17 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG18   0x02342308 /* [RW] User Defined Auxiliary Register18 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG19   0x0234230c /* [RW] User Defined Auxiliary Register19 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG20   0x02342310 /* [RW] User Defined Auxiliary Register20 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG21   0x02342314 /* [RW] User Defined Auxiliary Register21 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG22   0x02342318 /* [RW] User Defined Auxiliary Register22 */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG23   0x0234231c /* [RW] User Defined Auxiliary Register23 */
#define BCHP_WOD_CPU0_AUX_REGS_A_IFETCHQUEUE_BUILD 0x023423f8 /* [RO] Build configuration register for the InstructionFetchQueue component. */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LEV     0x02342800 /* [RW] Interrupt Level Programming */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_HINT    0x02342804 /* [RW] Software Triggered Interrupt */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_CTRL  0x02342808 /* [RW] Memory Alignment Detection Control */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_ADDR  0x0234280c /* [RO] Memory Alignment Detected Address */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_SIZE  0x02342810 /* [RO] Memory Alignment Detected Size */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_INTERRUPT 0x02342a00 /* [RO] Inter-core Interrupt Register */
#define BCHP_WOD_CPU0_AUX_REGS_A_AX_IPC_SEM_N    0x02342a04 /* [RO] Inter-core Sempahore Register */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_ACK 0x02342a08 /* [RO] Inter-core Interrupt Acknowledge Register */

/***************************************************************************
 *STATUS - Auxiliary Register STATUS
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: STATUS :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS_WORD_MASK                  0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS_WORD_SHIFT                 0

/***************************************************************************
 *SEMAPHORE - Inter-process/Host semaphore register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: SEMAPHORE :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_SEMAPHORE_WORD_MASK               0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_SEMAPHORE_WORD_SHIFT              0

/***************************************************************************
 *LP_START - Loop start address (32-bit)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: LP_START :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_START_WORD_MASK                0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_START_WORD_SHIFT               0

/***************************************************************************
 *LP_END - Loop end address (32-bit)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: LP_END :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_END_WORD_MASK                  0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_LP_END_WORD_SHIFT                 0

/***************************************************************************
 *IDENTITY - Processor Identification register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: IDENTITY :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_IDENTITY_WORD_MASK                0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_IDENTITY_WORD_SHIFT               0

/***************************************************************************
 *DEBUG - Debug register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: DEBUG :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_DEBUG_WORD_MASK                   0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_DEBUG_WORD_SHIFT                  0

/***************************************************************************
 *PC - Program Counter register (32-bit)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: PC :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_PC_WORD_MASK                      0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_PC_WORD_SHIFT                     0

/***************************************************************************
 *STATUS32 - Status register (32-bit)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: STATUS32 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_WORD_MASK                0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_WORD_SHIFT               0

/***************************************************************************
 *STATUS32_L1 - Status register save for level 1 interrupts
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: STATUS32_L1 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L1_WORD_MASK             0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L1_WORD_SHIFT            0

/***************************************************************************
 *STATUS32_L2 - Status register save for level 2 interrupts
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: STATUS32_L2 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L2_WORD_MASK             0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_STATUS32_L2_WORD_SHIFT            0

/***************************************************************************
 *INT_VEC_BASE - Interrupt Vector Base address
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: INT_VEC_BASE :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_INT_VEC_BASE_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_INT_VEC_BASE_WORD_SHIFT           0

/***************************************************************************
 *AUX_IRQ_LV12 - Interrupt Level Status
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_IRQ_LV12 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LV12_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LV12_WORD_SHIFT           0

/***************************************************************************
 *CRC_BUILD_BCR - Build configuration register for CRC instruction.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: CRC_BUILD_BCR :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_CRC_BUILD_BCR_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_CRC_BUILD_BCR_WORD_SHIFT          0

/***************************************************************************
 *DVBF_BUILD - Build configuration register for dual viterbi butterfly instruction.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: DVBF_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_DVBF_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_DVBF_BUILD_WORD_SHIFT             0

/***************************************************************************
 *EXT_ARITH_BUILD - Build configuration register to specify that the processor has the extended arithmetic instructions.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: EXT_ARITH_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_EXT_ARITH_BUILD_WORD_MASK         0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_EXT_ARITH_BUILD_WORD_SHIFT        0

/***************************************************************************
 *DATASPACE - Build configuration register for dataspace.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: DATASPACE :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_DATASPACE_WORD_MASK               0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_DATASPACE_WORD_SHIFT              0

/***************************************************************************
 *MEMSUBSYS - Build configuration register for memory subsytem.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MEMSUBSYS :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MEMSUBSYS_WORD_MASK               0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MEMSUBSYS_WORD_SHIFT              0

/***************************************************************************
 *VECBASE_AC_BUILD - Build configuration register for ARC600 interrupt vector base address.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: VECBASE_AC_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_VECBASE_AC_BUILD_WORD_MASK        0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_VECBASE_AC_BUILD_WORD_SHIFT       0

/***************************************************************************
 *P_BASE_ADDR - Build configuration register for peripheral base address.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: P_BASE_ADDR :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_P_BASE_ADDR_WORD_MASK             0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_P_BASE_ADDR_WORD_SHIFT            0

/***************************************************************************
 *MPU_BUILD - Build configuration register for memory protection unit.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MPU_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MPU_BUILD_WORD_MASK               0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MPU_BUILD_WORD_SHIFT              0

/***************************************************************************
 *RF_BUILD - Build configuration register for register file.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: RF_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_RF_BUILD_WORD_MASK                0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_RF_BUILD_WORD_SHIFT               0

/***************************************************************************
 *D_CACHE_BUILD - Build configuration register for data cache.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: D_CACHE_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_D_CACHE_BUILD_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_D_CACHE_BUILD_WORD_SHIFT          0

/***************************************************************************
 *MADI_BUILD - Build configuration register for multiple ARC debug interface.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MADI_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MADI_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MADI_BUILD_WORD_SHIFT             0

/***************************************************************************
 *DCCM_BUILD - Build configuration register for data closely coupled memory.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: DCCM_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_DCCM_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_DCCM_BUILD_WORD_SHIFT             0

/***************************************************************************
 *TIMER_BUILD - Build configuration register for timers.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: TIMER_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_TIMER_BUILD_WORD_MASK             0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_TIMER_BUILD_WORD_SHIFT            0

/***************************************************************************
 *AP_BUILD - Build configuration register for actionpoints.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AP_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AP_BUILD_WORD_MASK                0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AP_BUILD_WORD_SHIFT               0

/***************************************************************************
 *I_CACHE_BUILD - Build configuration register for instruction cache.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: I_CACHE_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_I_CACHE_BUILD_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_I_CACHE_BUILD_WORD_SHIFT          0

/***************************************************************************
 *ICCM_BUILD - Build configuration register for instruction closely coupled memory.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: ICCM_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_ICCM_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_ICCM_BUILD_WORD_SHIFT             0

/***************************************************************************
 *DSPRAM_BUILD - Build configuration register for XY memory.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: DSPRAM_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_DSPRAM_BUILD_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_DSPRAM_BUILD_WORD_SHIFT           0

/***************************************************************************
 *MAC_BUILD - Build configuration register for Xmac.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MAC_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MAC_BUILD_WORD_MASK               0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MAC_BUILD_WORD_SHIFT              0

/***************************************************************************
 *MULTIPLY_BUILD - Build configuration register for instruction closely coupled memory.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MULTIPLY_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MULTIPLY_BUILD_WORD_MASK          0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MULTIPLY_BUILD_WORD_SHIFT         0

/***************************************************************************
 *SWAP_BUILD - Build configuration register for swap instruction.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: SWAP_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_SWAP_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_SWAP_BUILD_WORD_SHIFT             0

/***************************************************************************
 *NORM_BUILD - Build configuration register for normalise instruction.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: NORM_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_NORM_BUILD_WORD_MASK              0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_NORM_BUILD_WORD_SHIFT             0

/***************************************************************************
 *MINMAX_BUILD - Build configuration register for min/max instruction.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: MINMAX_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_MINMAX_BUILD_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_MINMAX_BUILD_WORD_SHIFT           0

/***************************************************************************
 *BARREL_BUILD - Build configuration register for barrel shifter.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: BARREL_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_BARREL_BUILD_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_BARREL_BUILD_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG0 - User Defined Auxiliary Register0 (Address Pointer0)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG0 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG0_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG0_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG1 - User Defined Auxiliary Register1 (Address Pointer1)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG1 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG1_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG1_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG2 - User Defined Auxiliary Register2 (Address Pointer2)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG2 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG2_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG2_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG3 - User Defined Auxiliary Register3
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG3 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG3_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG3_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG4 - User Defined Auxiliary Register4
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG4 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG4_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG4_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG5 - User Defined Auxiliary Register5
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG5 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG5_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG5_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG6 - User Defined Auxiliary Register6
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG6 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG6_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG6_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG7 - User Defined Auxiliary Register7
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG7 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG7_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG7_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG8 - User Defined Auxiliary Register8 (Data IO register0 for EALU)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG8 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG8_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG8_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG9 - User Defined Auxiliary Register9 (Data IO register1 for EALU)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG9 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG9_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG9_WORD_SHIFT           0

/***************************************************************************
 *UDI_AUX_REG10 - User Defined Auxiliary Register10 (Data IO register2 for EALU)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG10 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG10_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG10_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG11 - User Defined Auxiliary Register11 (Data IO register3 for EALU)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG11 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG11_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG11_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG12 - User Defined Auxiliary Register12 (Custom Data Path Control Register)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: reserved0 [31:17] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved0_MASK      0xfffe0000
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved0_SHIFT     17

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: REG_IN_EN [16:16] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_IN_EN_MASK      0x00010000
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_IN_EN_SHIFT     16
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_IN_EN_DEFAULT   0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: reserved1 [15:15] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved1_MASK      0x00008000
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved1_SHIFT     15

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: EALU_SEL [14:12] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_EALU_SEL_MASK       0x00007000
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_EALU_SEL_SHIFT      12
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_EALU_SEL_DEFAULT    0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: reserved2 [11:09] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved2_MASK      0x00000e00
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved2_SHIFT     9

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: INSTR_WR [08:08] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_INSTR_WR_MASK       0x00000100
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_INSTR_WR_SHIFT      8
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_INSTR_WR_DEFAULT    0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: reserved3 [07:06] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved3_MASK      0x000000c0
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved3_SHIFT     6

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: REG_RD [05:05] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_RD_MASK         0x00000020
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_RD_SHIFT        5
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_RD_DEFAULT      0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: REG_WR [04:04] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_WR_MASK         0x00000010
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_WR_SHIFT        4
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_REG_WR_DEFAULT      0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: BANK_SEL [03:02] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_BANK_SEL_MASK       0x0000000c
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_BANK_SEL_SHIFT      2
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_BANK_SEL_DEFAULT    0x00000000

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: reserved4 [01:01] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved4_MASK      0x00000002
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_reserved4_SHIFT     1

/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG12 :: PP_SEL [00:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_PP_SEL_MASK         0x00000001
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_PP_SEL_SHIFT        0
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG12_PP_SEL_DEFAULT      0x00000000

/***************************************************************************
 *UDI_AUX_REG13 - User Defined Auxiliary Register13 (Address Register for indirect access to local memories)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG13 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG13_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG13_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG14 - User Defined Auxiliary Register14 (Write Data Register for indirect access to local memories)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG14 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG14_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG14_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG15 - User Defined Auxiliary Register15 (Read Data Register for indirect access to local memories)
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG15 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG15_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG15_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG16 - User Defined Auxiliary Register16
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG16 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG16_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG16_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG17 - User Defined Auxiliary Register17
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG17 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG17_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG17_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG18 - User Defined Auxiliary Register18
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG18 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG18_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG18_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG19 - User Defined Auxiliary Register19
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG19 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG19_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG19_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG20 - User Defined Auxiliary Register20
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG20 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG20_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG20_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG21 - User Defined Auxiliary Register21
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG21 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG21_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG21_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG22 - User Defined Auxiliary Register22
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG22 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG22_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG22_WORD_SHIFT          0

/***************************************************************************
 *UDI_AUX_REG23 - User Defined Auxiliary Register23
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: UDI_AUX_REG23 :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG23_WORD_MASK           0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_UDI_AUX_REG23_WORD_SHIFT          0

/***************************************************************************
 *IFETCHQUEUE_BUILD - Build configuration register for the InstructionFetchQueue component.
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: IFETCHQUEUE_BUILD :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_IFETCHQUEUE_BUILD_WORD_MASK       0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_IFETCHQUEUE_BUILD_WORD_SHIFT      0

/***************************************************************************
 *AUX_IRQ_LEV - Interrupt Level Programming
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_IRQ_LEV :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LEV_WORD_MASK             0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_LEV_WORD_SHIFT            0

/***************************************************************************
 *AUX_IRQ_HINT - Software Triggered Interrupt
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_IRQ_HINT :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_HINT_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_IRQ_HINT_WORD_SHIFT           0

/***************************************************************************
 *AUX_ALIGN_CTRL - Memory Alignment Detection Control
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_ALIGN_CTRL :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_CTRL_WORD_MASK          0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_CTRL_WORD_SHIFT         0

/***************************************************************************
 *AUX_ALIGN_ADDR - Memory Alignment Detected Address
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_ALIGN_ADDR :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_ADDR_WORD_MASK          0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_ADDR_WORD_SHIFT         0

/***************************************************************************
 *AUX_ALIGN_SIZE - Memory Alignment Detected Size
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_ALIGN_SIZE :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_SIZE_WORD_MASK          0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_ALIGN_SIZE_WORD_SHIFT         0

/***************************************************************************
 *AUX_INTER_CORE_INTERRUPT - Inter-core Interrupt Register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_INTER_CORE_INTERRUPT :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_INTERRUPT_WORD_MASK 0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_INTERRUPT_WORD_SHIFT 0

/***************************************************************************
 *AX_IPC_SEM_N - Inter-core Sempahore Register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AX_IPC_SEM_N :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AX_IPC_SEM_N_WORD_MASK            0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AX_IPC_SEM_N_WORD_SHIFT           0

/***************************************************************************
 *AUX_INTER_CORE_ACK - Inter-core Interrupt Acknowledge Register
 ***************************************************************************/
/* WOD_CPU0_AUX_REGS_A :: AUX_INTER_CORE_ACK :: WORD [31:00] */
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_ACK_WORD_MASK      0xffffffff
#define BCHP_WOD_CPU0_AUX_REGS_A_AUX_INTER_CORE_ACK_WORD_SHIFT     0

#endif /* #ifndef BCHP_WOD_CPU0_AUX_REGS_A_H__ */

/* End of File */
