INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUPESH KUMAR GOSWAMI/project_3/project_3.srcs/sources_1/new/spi_slave_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUPESH KUMAR GOSWAMI/project_3/project_3.srcs/sim_1/new/spi_slave_select_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_slave_select_tb
