<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <meta name="generator" content="pandoc">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes">
  <meta name="author" content="Ashwin Nanjappa">
  <title>Code Yarns ‚Äì C: Shift Operator Mayhem</title>
  <style type="text/css">code{white-space: pre;}</style>
  <link rel="stylesheet" href="../styles.css">
  <!-- RSS feed -->
  <link rel="alternate" type="application/rss+xml" href="https://codeyarns.com/tech/rss.xml" />
  <!-- Microsoft Clarity Analytics -->
  <script type="text/javascript">
      (function(c,l,a,r,i,t,y){
          c[a]=c[a]||function(){(c[a].q=c[a].q||[]).push(arguments)};
          t=l.createElement(r);t.async=1;t.src="https://www.clarity.ms/tag/"+i;
          y=l.getElementsByTagName(r)[0];y.parentNode.insertBefore(t,y);
      })(window, document, "clarity", "script", "3wadqgw95m");
  </script>
  <!-- Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=UA-143311697-1">
  </script>
  <script>
    window.dataLayer = window.dataLayer || [];
    function gtag(){dataLayer.push(arguments);}
    gtag('js', new Date());

    gtag('config', 'UA-143311697-1');
  </script>
  <!-- Google Adsense -->
  <script data-ad-client="ca-pub-1956250892185343" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js">
  </script>
  <!-- Twitter button -->
  <script async src="https://platform.twitter.com/widgets.js" charset="utf-8"></script>
</head>

<body>

<div class="contentbox">
<div class="header">
    <a href=".." class="header">Code Yarns ‚Äçüë®‚Äçüíª</a>
  </div>
  <div class="header">
    <a class="header2" href="https://codeyarns.com/tech/">Tech Blog</a> ‚ùñ <a class="header2" href="https://codeyarns.com/personal/">Personal Blog</a>
  </div>
  <div class="header">
      <script async src="https://cse.google.com/cse.js?cx=69d6be64abfa91ed2"> </script>
      <div class="gcse-search"></div>
</div>
</div>

<br />

<div class="contentbox">
<header>
<h1 class="title">C: Shift Operator Mayhem</h1>
<p class="date">üìÖ 2004-Dec-20 ‚¨© ‚úçÔ∏è Ashwin Nanjappa ‚¨© üè∑Ô∏è <a href='index.html#cpp'>cpp</a>, <a href='index.html#operators'>operators</a> ‚¨© üìö <a href="index.html">Archive</a></p>
</header>
<p>Came across a puzzling piece of code today. The actual code is confusing, however it basically boils down to this:</p>
<pre><code>#include &lt;stdint.h&gt;

int main()
{
    uint32_t val   = 1;
    uint32_t count = 32;
    val            = val &gt;&gt; count;

    return 0;
}</code></pre>
<p>What do you think will be the result in val? Me thought 0. Turned out to be 1.</p>
<p>After further investigation, I found that this was due to a combination of an undefined behaviour in C, vague behaviour of certain IA-32 architecture operations and my ignorance of both.</p>
<p>On examining the code above, it is natural to think that 32 right shifts applied on <code>val</code> would boot out the puny 1 and the result would be 0. Though this is right almost always, it has some exceptions.</p>
<p>From The C Programming Language [1]:</p>
<blockquote>
The result is undefined if the right operand is negative, or greater than or <strong>equal</strong> to the number of bits in the left expression‚Äôs type.
</blockquote>
<p>(Taking <code>val &gt;&gt; count</code> as example, left expression is <code>val</code> and right operand is <code>count</code>.)</p>
<p>So, that explains why the result should not be relied on. But why <code>val</code> is 1? On digging deeper for that, I found that the compiler [2] generated the Intel instruction <code>sar</code> or <code>shr</code> (or it‚Äôs variants) for the C shift operation. And here lies another nasty info ‚Ä¶</p>
<p>From the IA-32 Intel Architecture Software Developer‚Äôs Manual [3]:</p>
<blockquote>
The 8086 does not mask the shift count. However, all other IA-32 processors (starting with the Intel 286 processor) do mask the shift count to 5 bits, resulting in a maximum count of 31. This masking is done in all operating modes (including the virtual-8086 mode) to reduce the maximum execution time of the instructions.
</blockquote>
<p>So, not only is the behaviour in C undefined, on code generated for IA-32 processors, a 5 bit mask is applied on the shift count. This means that on IA-32 processors, the range of a shift count will be 0-31 only.</p>
<p>[1] A7.8 Shift Operators, Appendix A. Reference Manual, The C Programming Language [2] Observed with both Visual C++ and GCC compilers [3] SAL/SAR/SHL/SHR - Shift, Chapter 4. Instruction Set Reference, IA-32 Intel Architecture Software Developer‚Äôs Manual</p>
</div>

<br />

<div class="contentbox">

<div style="text-align: center">
¬© 2022 Ashwin Nanjappa
‚Ä¢
All writing under <a href="https://creativecommons.org/licenses/by-sa/4.0/">CC BY-SA</a> license
‚Ä¢
<a href="https://twitter.com/codeyarns" class="twitter-follow-button" data-show-count="false" data-size="large">Follow @codeyarns</a>
‚Ä¢
<a href="mailto:codeyarns@gmail.com" style="text-decoration: none; font-size: x-large;">üìß</a>
</div>
</div>

</body>
</html>
