var dataJson = {"arch":{"ispc":true,"isunix":false,"ismac":false},"build":"FW_control_DC","ref":false,"files":[{"name":"ert_main.c","type":"source","group":"main","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Main file","code":"/*\r\n * File: ert_main.c\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"FW_control_DC.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"MW_target_hardware_resources.h\"\r\n\r\nvolatile int IsrOverrun = 0;\r\nstatic boolean_T OverrunFlag = 0;\r\nvoid rt_OneStep(void)\r\n{\r\n  /* Check for overrun. Protect OverrunFlag against preemption */\r\n  if (OverrunFlag++) {\r\n    IsrOverrun = 1;\r\n    OverrunFlag--;\r\n    return;\r\n  }\r\n\r\n  enableTimer0Interrupt();\r\n  FW_control_DC_step();\r\n\r\n  /* Get model outputs here */\r\n  disableTimer0Interrupt();\r\n  OverrunFlag--;\r\n}\r\n\r\nvolatile boolean_T stopRequested;\r\nvolatile boolean_T runModel;\r\nint main(void)\r\n{\r\n  float modelBaseRate = 1.25E-5;\r\n  float systemClock = 90;\r\n\r\n  /* Initialize variables */\r\n  stopRequested = false;\r\n  runModel = false;\r\n  c2000_flash_init();\r\n  init_board();\r\n\r\n#if defined(MW_EXEC_PROFILER_ON) || (defined(MW_EXTMODE_RUNNING) && !defined(XCP_TIMESTAMP_BASED_ON_SIMULATION_TIME))\r\n\r\n  hardwareTimer1Init();\r\n\r\n#endif\r\n\r\n  ;\r\n  bootloaderInit();\r\n  rtmSetErrorStatus(FW_control_DC_M, 0);\r\n  FW_control_DC_initialize();\r\n  globalInterruptDisable();\r\n  configureTimer0(modelBaseRate, systemClock);\r\n  runModel = rtmGetErrorStatus(FW_control_DC_M) == (NULL);\r\n  enableTimer0Interrupt();\r\n  config_ePWM_TBSync();\r\n  globalInterruptEnable();\r\n  while (runModel) {\r\n    stopRequested = !(rtmGetErrorStatus(FW_control_DC_M) == (NULL));\r\n  }\r\n\r\n  /* Terminate model */\r\n  FW_control_DC_terminate();\r\n  globalInterruptDisable();\r\n  return 0;\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"FW_control_DC.c","type":"source","group":"model","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: FW_control_DC.c\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"FW_control_DC.h\"\r\n#include <math.h>\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC_private.h\"\r\n#include <string.h>\r\n\r\n/* Block signals (default storage) */\r\nBlockIO_FW_control_DC FW_control_DC_B;\r\n\r\n/* Block states (default storage) */\r\nD_Work_FW_control_DC FW_control_DC_DWork;\r\n\r\n/* Real-time model */\r\nstatic RT_MODEL_FW_control_DC FW_control_DC_M_;\r\nRT_MODEL_FW_control_DC *const FW_control_DC_M = &FW_control_DC_M_;\r\nstatic void rate_scheduler(void);\r\n\r\n#ifndef __TMS320C28XX_CLA__\r\n\r\nuint16_T MW_adcInitFlag = 0;\r\n\r\n#endif\r\n\r\n/*\r\n *         This function updates active task flag for each subrate.\r\n *         The function is called at model base rate, hence the\r\n *         generated code self-manages all its subrates.\r\n */\r\n#pragma CODE_SECTION (rate_scheduler, \"ramfuncs\")\r\n\r\nstatic void rate_scheduler(void)\r\n{\r\n  /* Compute which subrates run during the next base time step.  Subrates\r\n   * are an integer multiple of the base rate counter.  Therefore, the subtask\r\n   * counter is reset when it reaches its limit (zero means run).\r\n   */\r\n  (FW_control_DC_M->Timing.TaskCounters.TID[1])++;\r\n  if ((FW_control_DC_M->Timing.TaskCounters.TID[1]) > 1) {/* Sample time: [2.5E-5s, 0.0s] */\r\n    FW_control_DC_M->Timing.TaskCounters.TID[1] = 0;\r\n  }\r\n\r\n  (FW_control_DC_M->Timing.TaskCounters.TID[2])++;\r\n  if ((FW_control_DC_M->Timing.TaskCounters.TID[2]) > 9) {/* Sample time: [0.000125s, 0.0s] */\r\n    FW_control_DC_M->Timing.TaskCounters.TID[2] = 0;\r\n  }\r\n\r\n  (FW_control_DC_M->Timing.TaskCounters.TID[3])++;\r\n  if ((FW_control_DC_M->Timing.TaskCounters.TID[3]) > 79) {/* Sample time: [0.001s, 0.0s] */\r\n    FW_control_DC_M->Timing.TaskCounters.TID[3] = 0;\r\n  }\r\n}\r\n\r\n/* Model step function */\r\n#pragma CODE_SECTION (FW_control_DC_step, \"ramfuncs\")\r\n\r\nvoid FW_control_DC_step(void)\r\n{\r\n  real32_T u0;\r\n  real32_T u1;\r\n  real32_T u2;\r\n\r\n  /* RateTransition: '<Root>/Rate Transition6' */\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[1] == 0) {\r\n    /* RateTransition: '<Root>/Rate Transition6' */\r\n    FW_control_DC_B.RateTransition6 =\r\n      FW_control_DC_DWork.RateTransition6_Buffer[FW_control_DC_DWork.RateTransition6_ActiveBufIdx];\r\n\r\n    /* RateTransition: '<Root>/Rate Transition9' */\r\n    FW_control_DC_B.RateTransition9 =\r\n      FW_control_DC_DWork.RateTransition9_Buffer[FW_control_DC_DWork.RateTransition9_ActiveBufIdx];\r\n\r\n    /* Sum: '<Root>/Add7' */\r\n    FW_control_DC_B.Add7 = FW_control_DC_B.RateTransition6 -\r\n      FW_control_DC_B.RateTransition9;\r\n\r\n    /* Gain: '<S88>/Proportional Gain' */\r\n    FW_control_DC_B.ProportionalGain = FW_control_DC_P.kpW *\r\n      FW_control_DC_B.Add7;\r\n\r\n    /* RateTransition: '<Root>/Rate Transition1' */\r\n    FW_control_DC_B.en = FW_control_DC_DWork.RateTransition1_Buffer0;\r\n\r\n    /* DiscreteIntegrator: '<S83>/Integrator' */\r\n    if (FW_control_DC_B.en && (FW_control_DC_DWork.Integrator_PrevResetState <=\r\n         0)) {\r\n      FW_control_DC_DWork.Integrator_DSTATE =\r\n        FW_control_DC_P.PIDController4_InitialCondition;\r\n    }\r\n\r\n    /* DiscreteIntegrator: '<S83>/Integrator' */\r\n    FW_control_DC_B.Integrator = FW_control_DC_DWork.Integrator_DSTATE;\r\n\r\n    /* Sum: '<S92>/Sum' */\r\n    FW_control_DC_B.Sum = FW_control_DC_B.ProportionalGain +\r\n      FW_control_DC_B.Integrator;\r\n\r\n    /* Saturate: '<S90>/Saturation' */\r\n    u0 = FW_control_DC_B.Sum;\r\n    u1 = FW_control_DC_P.PIDController4_LowerSaturationL;\r\n    u2 = FW_control_DC_P.PIDController4_UpperSaturationL;\r\n    if (u0 > u2) {\r\n      /* Saturate: '<S90>/Saturation' */\r\n      FW_control_DC_B.Saturation = u2;\r\n    } else if (u0 < u1) {\r\n      /* Saturate: '<S90>/Saturation' */\r\n      FW_control_DC_B.Saturation = u1;\r\n    } else {\r\n      /* Saturate: '<S90>/Saturation' */\r\n      FW_control_DC_B.Saturation = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S90>/Saturation' */\r\n\r\n    /* Gain: '<Root>/Gain12' */\r\n    FW_control_DC_B.i = FW_control_DC_P.Gain12_Gain * FW_control_DC_B.Saturation;\r\n\r\n    /* Saturate: '<Root>/Saturation4' */\r\n    u0 = FW_control_DC_B.i;\r\n    u1 = FW_control_DC_P.Saturation4_LowerSat;\r\n    u2 = FW_control_DC_P.imax;\r\n    if (u0 > u2) {\r\n      /* Saturate: '<Root>/Saturation4' */\r\n      FW_control_DC_B.Saturation4 = u2;\r\n    } else if (u0 < u1) {\r\n      /* Saturate: '<Root>/Saturation4' */\r\n      FW_control_DC_B.Saturation4 = u1;\r\n    } else {\r\n      /* Saturate: '<Root>/Saturation4' */\r\n      FW_control_DC_B.Saturation4 = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<Root>/Saturation4' */\r\n  }\r\n\r\n  /* End of RateTransition: '<Root>/Rate Transition6' */\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[3] == 0) {\r\n    /* S-Function (c2802xadc): '<Root>/shunt A' */\r\n    {\r\n      /*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */\r\n      /*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */\r\n      FW_control_DC_B.shuntA = (AdcResult.ADCRESULT0);\r\n    }\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion' */\r\n    FW_control_DC_B.DataTypeConversion = (int16_T)FW_control_DC_B.shuntA;\r\n  }\r\n\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[1] == 0) {\r\n    /* Sum: '<Root>/Add4' incorporates:\r\n     *  Constant: '<Root>/Constant3'\r\n     */\r\n    FW_control_DC_B.Add4 = FW_control_DC_B.DataTypeConversion -\r\n      FW_control_DC_P.Constant3_Value;\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion19' */\r\n    FW_control_DC_B.DataTypeConversion19 = FW_control_DC_B.Add4;\r\n\r\n    /* Gain: '<Root>/Gain11' */\r\n    FW_control_DC_B.Gain11 = FW_control_DC_P.g_adc *\r\n      FW_control_DC_B.DataTypeConversion19;\r\n\r\n    /* Sum: '<Root>/Add' */\r\n    FW_control_DC_B.Add = FW_control_DC_B.Saturation4 - FW_control_DC_B.Gain11;\r\n\r\n    /* Gain: '<S40>/Proportional Gain' */\r\n    FW_control_DC_B.ProportionalGain_n = FW_control_DC_P.kpI *\r\n      FW_control_DC_B.Add;\r\n\r\n    /* DiscreteIntegrator: '<S35>/Integrator' */\r\n    if (FW_control_DC_B.en && (FW_control_DC_DWork.Integrator_PrevResetState_c <=\r\n         0)) {\r\n      FW_control_DC_DWork.Integrator_DSTATE_k =\r\n        FW_control_DC_P.PIDController2_InitialCondition;\r\n    }\r\n\r\n    /* DiscreteIntegrator: '<S35>/Integrator' */\r\n    FW_control_DC_B.Integrator_a = FW_control_DC_DWork.Integrator_DSTATE_k;\r\n\r\n    /* Sum: '<S44>/Sum' */\r\n    FW_control_DC_B.Sum_k = FW_control_DC_B.ProportionalGain_n +\r\n      FW_control_DC_B.Integrator_a;\r\n\r\n    /* Saturate: '<S42>/Saturation' */\r\n    u0 = FW_control_DC_B.Sum_k;\r\n    u1 = FW_control_DC_P.PIDController2_LowerSaturationL;\r\n    u2 = FW_control_DC_P.PIDController2_UpperSaturationL;\r\n    if (u0 > u2) {\r\n      /* Saturate: '<S42>/Saturation' */\r\n      FW_control_DC_B.Saturation_a = u2;\r\n    } else if (u0 < u1) {\r\n      /* Saturate: '<S42>/Saturation' */\r\n      FW_control_DC_B.Saturation_a = u1;\r\n    } else {\r\n      /* Saturate: '<S42>/Saturation' */\r\n      FW_control_DC_B.Saturation_a = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<S42>/Saturation' */\r\n\r\n    /* Saturate: '<Root>/Saturation' */\r\n    u0 = FW_control_DC_B.Saturation_a;\r\n    u1 = FW_control_DC_P.Saturation_LowerSat;\r\n    u2 = FW_control_DC_P.Saturation_UpperSat;\r\n    if (u0 > u2) {\r\n      /* Saturate: '<Root>/Saturation' */\r\n      FW_control_DC_B.Saturation_g = u2;\r\n    } else if (u0 < u1) {\r\n      /* Saturate: '<Root>/Saturation' */\r\n      FW_control_DC_B.Saturation_g = u1;\r\n    } else {\r\n      /* Saturate: '<Root>/Saturation' */\r\n      FW_control_DC_B.Saturation_g = u0;\r\n    }\r\n\r\n    /* End of Saturate: '<Root>/Saturation' */\r\n\r\n    /* Sum: '<Root>/Add8' incorporates:\r\n     *  Constant: '<Root>/Constant'\r\n     */\r\n    FW_control_DC_B.Add8 = FW_control_DC_B.Saturation_g +\r\n      FW_control_DC_P.Constant_Value;\r\n\r\n    /* Gain: '<Root>/Gain2' */\r\n    FW_control_DC_B.da = (real32_T)(FW_control_DC_P.Gain2_Gain *\r\n      FW_control_DC_B.Add8);\r\n\r\n    /* Product: '<Root>/Product' */\r\n    FW_control_DC_B.Product = FW_control_DC_B.da * (real32_T)FW_control_DC_B.en;\r\n\r\n    /* Gain: '<Root>/Gain5' */\r\n    FW_control_DC_B.Gain5 = FW_control_DC_P.PWM_CounterPeriod *\r\n      FW_control_DC_B.Product;\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion2' */\r\n    FW_control_DC_B.DataTypeConversion2 = (int16_T)(real32_T)floor\r\n      (FW_control_DC_B.Gain5);\r\n\r\n    /* S-Function (c2802xpwm): '<Root>/A' */\r\n\r\n    /*-- Update CMPA value for ePWM1 --*/\r\n    {\r\n      EPwm1Regs.CMPA.half.CMPA = (uint16_T)(FW_control_DC_B.DataTypeConversion2);\r\n    }\r\n\r\n    /* Sum: '<Root>/Add2' incorporates:\r\n     *  Constant: '<Root>/Constant2'\r\n     */\r\n    FW_control_DC_B.db = FW_control_DC_P.Constant2_Value - FW_control_DC_B.da;\r\n\r\n    /* Product: '<Root>/Product3' */\r\n    FW_control_DC_B.Product3 = FW_control_DC_B.db * (real32_T)FW_control_DC_B.en;\r\n\r\n    /* Gain: '<Root>/Gain1' */\r\n    FW_control_DC_B.Gain1 = FW_control_DC_P.PWM_CounterPeriod *\r\n      FW_control_DC_B.Product3;\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion1' */\r\n    FW_control_DC_B.DataTypeConversion1 = (int16_T)(real32_T)floor\r\n      (FW_control_DC_B.Gain1);\r\n\r\n    /* S-Function (c2802xpwm): '<Root>/B' */\r\n\r\n    /*-- Update CMPA value for ePWM2 --*/\r\n    {\r\n      EPwm2Regs.CMPA.half.CMPA = (uint16_T)(FW_control_DC_B.DataTypeConversion1);\r\n    }\r\n  }\r\n\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[3] == 0) {\r\n    /* S-Function (c2802xadc): '<Root>/traction' */\r\n    {\r\n      /*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */\r\n      /*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */\r\n      FW_control_DC_B.traction = (AdcResult.ADCRESULT2);\r\n    }\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion11' */\r\n    FW_control_DC_B.DataTypeConversion11 = (int16_T)FW_control_DC_B.traction;\r\n\r\n    /* Gain: '<Root>/Gain4' */\r\n    FW_control_DC_B.Gain4 = (int32_T)FW_control_DC_P.Gain4_Gain *\r\n      FW_control_DC_B.DataTypeConversion11;\r\n\r\n    /* Sum: '<Root>/Add1' incorporates:\r\n     *  Constant: '<Root>/Constant4'\r\n     *  Gain: '<Root>/Gain4'\r\n     */\r\n    FW_control_DC_B.Add1 = (real_T)FW_control_DC_B.Gain4 * 1.9073486328125E-6 -\r\n      FW_control_DC_P.Constant4_Value;\r\n\r\n    /* S-Function (c2802xadc): '<Root>/enable' */\r\n    {\r\n      /*  Internal Reference Voltage : Fixed scale 0 to 3.3 V range.  */\r\n      /*  External Reference Voltage : Allowable ranges of VREFHI(ADCINA0) = 3.3 and VREFLO(tied to ground) = 0  */\r\n      FW_control_DC_B.enable = (AdcResult.ADCRESULT4);\r\n    }\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion8' */\r\n    FW_control_DC_B.DataTypeConversion8 = (int16_T)FW_control_DC_B.enable;\r\n\r\n    /* Gain: '<Root>/Gain3' */\r\n    FW_control_DC_B.Gain3 = (int32_T)FW_control_DC_P.Gain3_Gain *\r\n      FW_control_DC_B.DataTypeConversion8;\r\n\r\n    /* RelationalOperator: '<S1>/Compare' incorporates:\r\n     *  Constant: '<S1>/Constant'\r\n     *  Gain: '<Root>/Gain3'\r\n     */\r\n    FW_control_DC_B.Compare = (FW_control_DC_B.Gain3 >=\r\n      FW_control_DC_P.CompareToConstant_const);\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion12' */\r\n    FW_control_DC_B.DataTypeConversion12 = (real32_T)FW_control_DC_B.Add1;\r\n  }\r\n\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[2] == 0) {\r\n    /* S-Function (c280xqep): '<Root>/encoder' */\r\n    {\r\n      FW_control_DC_B.encoder = EQep2Regs.QPOSCNT;/*eQEP Position Counter*/\r\n    }\r\n\r\n    /* Delay: '<Root>/Delay' */\r\n    FW_control_DC_B.Delay = FW_control_DC_DWork.Delay_DSTATE;\r\n\r\n    /* Sum: '<Root>/Subtract' */\r\n    FW_control_DC_B.Subtract = FW_control_DC_B.encoder - FW_control_DC_B.Delay;\r\n\r\n    /* DataTypeConversion: '<Root>/Data Type Conversion7' */\r\n    FW_control_DC_B.DataTypeConversion7 = (real32_T)FW_control_DC_B.Subtract;\r\n\r\n    /* Gain: '<Root>/Gain6' */\r\n    FW_control_DC_B.Gain6 = FW_control_DC_P.Gain6_Gain *\r\n      FW_control_DC_B.DataTypeConversion7;\r\n\r\n    /* Gain: '<Root>/Gain8' */\r\n    FW_control_DC_B.w = FW_control_DC_P.Gain8_Gain * FW_control_DC_B.Gain6;\r\n  }\r\n\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[1] == 0) {\r\n    /* Sum: '<S28>/SumI2' */\r\n    FW_control_DC_B.SumI2 = FW_control_DC_B.Saturation_a - FW_control_DC_B.Sum_k;\r\n\r\n    /* Gain: '<S28>/Kb' */\r\n    FW_control_DC_B.Kb = FW_control_DC_P.PIDController2_Kb *\r\n      FW_control_DC_B.SumI2;\r\n\r\n    /* Gain: '<S32>/Integral Gain' */\r\n    FW_control_DC_B.IntegralGain = FW_control_DC_P.kiI * FW_control_DC_B.Add;\r\n\r\n    /* Sum: '<S28>/SumI4' */\r\n    FW_control_DC_B.SumI4 = FW_control_DC_B.Kb + FW_control_DC_B.IntegralGain;\r\n\r\n    /* Sum: '<S76>/SumI2' */\r\n    FW_control_DC_B.SumI2_g = FW_control_DC_B.Saturation - FW_control_DC_B.Sum;\r\n\r\n    /* Gain: '<S76>/Kb' */\r\n    FW_control_DC_B.Kb_c = FW_control_DC_P.PIDController4_Kb *\r\n      FW_control_DC_B.SumI2_g;\r\n\r\n    /* Gain: '<S80>/Integral Gain' */\r\n    FW_control_DC_B.IntegralGain_l = FW_control_DC_P.kiW * FW_control_DC_B.Add7;\r\n\r\n    /* Sum: '<S76>/SumI4' */\r\n    FW_control_DC_B.SumI4_c = FW_control_DC_B.Kb_c +\r\n      FW_control_DC_B.IntegralGain_l;\r\n\r\n    /* S-Function (c280xgpio_do): '<Root>/DRV8301 enable' incorporates:\r\n     *  Constant: '<Root>/Constant1'\r\n     */\r\n    {\r\n      if (FW_control_DC_P.Constant1_Value) {\r\n        GpioDataRegs.GPBSET.bit.GPIO50 = 1U;\r\n      } else {\r\n        GpioDataRegs.GPBCLEAR.bit.GPIO50 = 1U;\r\n      }\r\n    }\r\n  }\r\n\r\n  /* Update for RateTransition: '<Root>/Rate Transition6' incorporates:\r\n   *  RateTransition: '<Root>/Rate Transition1'\r\n   */\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[3] == 0) {\r\n    FW_control_DC_DWork.RateTransition6_Buffer[FW_control_DC_DWork.RateTransition6_ActiveBufIdx\r\n      == 0] = FW_control_DC_B.DataTypeConversion12;\r\n    FW_control_DC_DWork.RateTransition6_ActiveBufIdx =\r\n      (FW_control_DC_DWork.RateTransition6_ActiveBufIdx == 0);\r\n    FW_control_DC_DWork.RateTransition1_Buffer0 = FW_control_DC_B.Compare;\r\n  }\r\n\r\n  /* End of Update for RateTransition: '<Root>/Rate Transition6' */\r\n\r\n  /* Update for RateTransition: '<Root>/Rate Transition9' */\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[2] == 0) {\r\n    FW_control_DC_DWork.RateTransition9_Buffer[FW_control_DC_DWork.RateTransition9_ActiveBufIdx\r\n      == 0] = FW_control_DC_B.w;\r\n    FW_control_DC_DWork.RateTransition9_ActiveBufIdx =\r\n      (FW_control_DC_DWork.RateTransition9_ActiveBufIdx == 0);\r\n\r\n    /* Update for Delay: '<Root>/Delay' */\r\n    FW_control_DC_DWork.Delay_DSTATE = FW_control_DC_B.encoder;\r\n  }\r\n\r\n  /* End of Update for RateTransition: '<Root>/Rate Transition9' */\r\n  if (FW_control_DC_M->Timing.TaskCounters.TID[1] == 0) {\r\n    /* Update for DiscreteIntegrator: '<S83>/Integrator' */\r\n    FW_control_DC_DWork.Integrator_DSTATE += FW_control_DC_P.Integrator_gainval *\r\n      FW_control_DC_B.SumI4_c;\r\n    FW_control_DC_DWork.Integrator_PrevResetState = (int16_T)FW_control_DC_B.en;\r\n\r\n    /* Update for DiscreteIntegrator: '<S35>/Integrator' */\r\n    FW_control_DC_DWork.Integrator_DSTATE_k +=\r\n      FW_control_DC_P.Integrator_gainval_n * FW_control_DC_B.SumI4;\r\n    FW_control_DC_DWork.Integrator_PrevResetState_c = (int16_T)\r\n      FW_control_DC_B.en;\r\n  }\r\n\r\n  rate_scheduler();\r\n}\r\n\r\n/* Model initialize function */\r\nvoid FW_control_DC_initialize(void)\r\n{\r\n  /* Registration code */\r\n\r\n  /* initialize real-time model */\r\n  (void) memset((void *)FW_control_DC_M, 0,\r\n                sizeof(RT_MODEL_FW_control_DC));\r\n\r\n  /* block I/O */\r\n  (void) memset(((void *) &FW_control_DC_B), 0,\r\n                sizeof(BlockIO_FW_control_DC));\r\n\r\n  {\r\n    FW_control_DC_B.Add8 = 0.0;\r\n    FW_control_DC_B.Add1 = 0.0;\r\n    FW_control_DC_B.RateTransition6 = 0.0F;\r\n    FW_control_DC_B.RateTransition9 = 0.0F;\r\n    FW_control_DC_B.Add7 = 0.0F;\r\n    FW_control_DC_B.ProportionalGain = 0.0F;\r\n    FW_control_DC_B.Integrator = 0.0F;\r\n    FW_control_DC_B.Sum = 0.0F;\r\n    FW_control_DC_B.Saturation = 0.0F;\r\n    FW_control_DC_B.i = 0.0F;\r\n    FW_control_DC_B.Saturation4 = 0.0F;\r\n    FW_control_DC_B.DataTypeConversion19 = 0.0F;\r\n    FW_control_DC_B.Gain11 = 0.0F;\r\n    FW_control_DC_B.Add = 0.0F;\r\n    FW_control_DC_B.ProportionalGain_n = 0.0F;\r\n    FW_control_DC_B.Integrator_a = 0.0F;\r\n    FW_control_DC_B.Sum_k = 0.0F;\r\n    FW_control_DC_B.Saturation_a = 0.0F;\r\n    FW_control_DC_B.Saturation_g = 0.0F;\r\n    FW_control_DC_B.da = 0.0F;\r\n    FW_control_DC_B.Product = 0.0F;\r\n    FW_control_DC_B.Gain5 = 0.0F;\r\n    FW_control_DC_B.db = 0.0F;\r\n    FW_control_DC_B.Product3 = 0.0F;\r\n    FW_control_DC_B.Gain1 = 0.0F;\r\n    FW_control_DC_B.DataTypeConversion12 = 0.0F;\r\n    FW_control_DC_B.DataTypeConversion7 = 0.0F;\r\n    FW_control_DC_B.Gain6 = 0.0F;\r\n    FW_control_DC_B.w = 0.0F;\r\n    FW_control_DC_B.SumI2 = 0.0F;\r\n    FW_control_DC_B.Kb = 0.0F;\r\n    FW_control_DC_B.IntegralGain = 0.0F;\r\n    FW_control_DC_B.SumI4 = 0.0F;\r\n    FW_control_DC_B.SumI2_g = 0.0F;\r\n    FW_control_DC_B.Kb_c = 0.0F;\r\n    FW_control_DC_B.IntegralGain_l = 0.0F;\r\n    FW_control_DC_B.SumI4_c = 0.0F;\r\n  }\r\n\r\n  /* states (dwork) */\r\n  (void) memset((void *)&FW_control_DC_DWork, 0,\r\n                sizeof(D_Work_FW_control_DC));\r\n  FW_control_DC_DWork.Add8_DWORK1 = 0.0;\r\n  FW_control_DC_DWork.Add1_DWORK1 = 0.0;\r\n  FW_control_DC_DWork.Integrator_DSTATE = 0.0F;\r\n  FW_control_DC_DWork.Integrator_DSTATE_k = 0.0F;\r\n  FW_control_DC_DWork.RateTransition6_Buffer[0] = 0.0F;\r\n  FW_control_DC_DWork.RateTransition6_Buffer[1] = 0.0F;\r\n  FW_control_DC_DWork.RateTransition9_Buffer[0] = 0.0F;\r\n  FW_control_DC_DWork.RateTransition9_Buffer[1] = 0.0F;\r\n\r\n  /* Start for S-Function (c2802xadc): '<Root>/shunt A' */\r\n  if (MW_adcInitFlag == 0U) {\r\n    InitAdc();\r\n    MW_adcInitFlag = 1U;\r\n  }\r\n\r\n  config_ADC_SOC0 ();\r\n\r\n  /* Start for S-Function (c2802xpwm): '<Root>/A' */\r\n\r\n  /*** Initialize ePWM1 modules ***/\r\n  {\r\n    /*  // Time Base Control Register\r\n       EPwm1Regs.TBCTL.bit.CTRMODE              = 2U;          // Counter Mode\r\n       EPwm1Regs.TBCTL.bit.SYNCOSEL             = 3U;          // Sync Output Select\r\n\r\n       EPwm1Regs.TBCTL.bit.PRDLD                = 0U;          // Shadow select\r\n\r\n       EPwm1Regs.TBCTL.bit.PHSEN                = 0U;          // Phase Load Enable\r\n       EPwm1Regs.TBCTL.bit.PHSDIR               = 1U;          // Phase Direction Bit\r\n       EPwm1Regs.TBCTL.bit.HSPCLKDIV            = 0U;          // High Speed TBCLK Pre-scaler\r\n       EPwm1Regs.TBCTL.bit.CLKDIV               = 0U;          // Time Base Clock Pre-scaler\r\n       EPwm1Regs.TBCTL.bit.SWFSYNC              = 0U;          // Software Force Sync Pulse\r\n     */\r\n    EPwm1Regs.TBCTL.all = (EPwm1Regs.TBCTL.all & ~0x3FFFU) | 0x2032U;\r\n\r\n    /*-- Setup Time-Base (TB) Submodule --*/\r\n    EPwm1Regs.TBPRD = 1125U;           // Time Base Period Register\r\n\r\n    /* // Time-Base Phase Register\r\n       EPwm1Regs.TBPHS.half.TBPHS               = 0U;         // Phase offset register\r\n     */\r\n    EPwm1Regs.TBPHS.all = (EPwm1Regs.TBPHS.all & ~0xFFFF0000U) | 0x0U;\r\n\r\n    // Time Base Counter Register\r\n    EPwm1Regs.TBCTR = 0x0000U;         /* Clear counter*/\r\n\r\n    /*-- Setup Counter_Compare (CC) Submodule --*/\r\n    /*\t// Counter Compare Control Register\r\n\r\n       EPwm1Regs.CMPCTL.bit.LOADAMODE           = 2U;          // Active Compare A Load\r\n       EPwm1Regs.CMPCTL.bit.LOADBMODE           = 0U;          // Active Compare B Load\r\n       EPwm1Regs.CMPCTL.bit.SHDWAMODE           = 0U;          // Compare A Register Block Operating Mode\r\n       EPwm1Regs.CMPCTL.bit.SHDWBMODE           = 0U;          // Compare B Register Block Operating Mode\r\n     */\r\n    EPwm1Regs.CMPCTL.all = (EPwm1Regs.CMPCTL.all & ~0x5FU) | 0x2U;\r\n    EPwm1Regs.CMPA.half.CMPA = 0U;     // Counter Compare A Register\r\n    EPwm1Regs.CMPB = 0U;               // Counter Compare B Register\r\n\r\n    /*-- Setup Action-Qualifier (AQ) Submodule --*/\r\n    EPwm1Regs.AQCTLA.all = 144U;\r\n                               // Action Qualifier Control Register For Output A\r\n    EPwm1Regs.AQCTLB.all = 264U;\r\n                               // Action Qualifier Control Register For Output B\r\n\r\n    /*\t// Action Qualifier Software Force Register\r\n       EPwm1Regs.AQSFRC.bit.RLDCSF              = 0U;          // Reload from Shadow Options\r\n     */\r\n    EPwm1Regs.AQSFRC.all = (EPwm1Regs.AQSFRC.all & ~0xC0U) | 0x0U;\r\n\r\n    /*\t// Action Qualifier Continuous S/W Force Register\r\n       EPwm1Regs.AQCSFRC.bit.CSFA               = 0U;          // Continuous Software Force on output A\r\n       EPwm1Regs.AQCSFRC.bit.CSFB               = 0U;          // Continuous Software Force on output B\r\n     */\r\n    EPwm1Regs.AQCSFRC.all = (EPwm1Regs.AQCSFRC.all & ~0xFU) | 0x0U;\r\n\r\n    /*-- Setup Dead-Band Generator (DB) Submodule --*/\r\n    /*\t// Dead-Band Generator Control Register\r\n       EPwm1Regs.DBCTL.bit.OUT_MODE             = 3U;          // Dead Band Output Mode Control\r\n       EPwm1Regs.DBCTL.bit.IN_MODE              = 0U;          // Dead Band Input Select Mode Control\r\n       EPwm1Regs.DBCTL.bit.POLSEL               = 2U;          // Polarity Select Control\r\n       EPwm1Regs.DBCTL.bit.HALFCYCLE            = 0U;          // Half Cycle Clocking Enable\r\n     */\r\n    EPwm1Regs.DBCTL.all = (EPwm1Regs.DBCTL.all & ~0x803FU) | 0xBU;\r\n    EPwm1Regs.DBRED = 0U;// Dead-Band Generator Rising Edge Delay Count Register\r\n    EPwm1Regs.DBFED = 0U;\r\n                        // Dead-Band Generator Falling Edge Delay Count Register\r\n\r\n    /*-- Setup Event-Trigger (ET) Submodule --*/\r\n    /*\t// Event Trigger Selection and Pre-Scale Register\r\n       EPwm1Regs.ETSEL.bit.SOCAEN               = 1U;          // Start of Conversion A Enable\r\n       EPwm1Regs.ETSEL.bit.SOCASEL              = 2U;          // Start of Conversion A Select\r\n       EPwm1Regs.ETPS.bit.SOCAPRD               = 1U;          // EPWM1SOCA Period Select\r\n       EPwm1Regs.ETSEL.bit.SOCBEN               = 0U;          // Start of Conversion B Enable\r\n       EPwm1Regs.ETSEL.bit.SOCBSEL              = 1U;          // Start of Conversion B Select\r\n       EPwm1Regs.ETPS.bit.SOCBPRD               = 1U;          // EPWM1SOCB Period Select\r\n       EPwm1Regs.ETSEL.bit.INTEN                = 0U;          // EPWM1INTn Enable\r\n       EPwm1Regs.ETSEL.bit.INTSEL               = 1U;          // EPWM1INTn Select\r\n       EPwm1Regs.ETPS.bit.INTPRD                = 1U;          // EPWM1INTn Period Select\r\n     */\r\n    EPwm1Regs.ETSEL.all = (EPwm1Regs.ETSEL.all & ~0xFF0FU) | 0x1A01U;\r\n    EPwm1Regs.ETPS.all = (EPwm1Regs.ETPS.all & ~0x3303U) | 0x1101U;\r\n\r\n    /*-- Setup PWM-Chopper (PC) Submodule --*/\r\n    /*\t// PWM Chopper Control Register\r\n       EPwm1Regs.PCCTL.bit.CHPEN                = 0U;          // PWM chopping enable\r\n       EPwm1Regs.PCCTL.bit.CHPFREQ              = 0U;          // Chopping clock frequency\r\n       EPwm1Regs.PCCTL.bit.OSHTWTH              = 0U;          // One-shot pulse width\r\n       EPwm1Regs.PCCTL.bit.CHPDUTY              = 0U;          // Chopping clock Duty cycle\r\n     */\r\n    EPwm1Regs.PCCTL.all = (EPwm1Regs.PCCTL.all & ~0x7FFU) | 0x0U;\r\n\r\n    /*-- Set up Trip-Zone (TZ) Submodule --*/\r\n    EALLOW;\r\n    EPwm1Regs.TZSEL.all = 0U;          // Trip Zone Select Register\r\n\r\n    /*\t// Trip Zone Control Register\r\n       EPwm1Regs.TZCTL.bit.TZA                  = 3U;          // TZ1 to TZ6 Trip Action On EPWM1A\r\n       EPwm1Regs.TZCTL.bit.TZB                  = 3U;          // TZ1 to TZ6 Trip Action On EPWM1B\r\n       EPwm1Regs.TZCTL.bit.DCAEVT1              = 3U;          // EPWM1A action on DCAEVT1\r\n       EPwm1Regs.TZCTL.bit.DCAEVT2              = 3U;          // EPWM1A action on DCAEVT2\r\n       EPwm1Regs.TZCTL.bit.DCBEVT1              = 3U;          // EPWM1B action on DCBEVT1\r\n       EPwm1Regs.TZCTL.bit.DCBEVT2              = 3U;          // EPWM1B action on DCBEVT2\r\n     */\r\n    EPwm1Regs.TZCTL.all = (EPwm1Regs.TZCTL.all & ~0xFFFU) | 0xFFFU;\r\n\r\n    /*\t// Trip Zone Enable Interrupt Register\r\n       EPwm1Regs.TZEINT.bit.OST                 = 0U;          // Trip Zones One Shot Int Enable\r\n       EPwm1Regs.TZEINT.bit.CBC                 = 0U;          // Trip Zones Cycle By Cycle Int Enable\r\n       EPwm1Regs.TZEINT.bit.DCAEVT1             = 0U;          // Digital Compare A Event 1 Int Enable\r\n       EPwm1Regs.TZEINT.bit.DCAEVT2             = 0U;          // Digital Compare A Event 2 Int Enable\r\n       EPwm1Regs.TZEINT.bit.DCBEVT1             = 0U;          // Digital Compare B Event 1 Int Enable\r\n       EPwm1Regs.TZEINT.bit.DCBEVT2             = 0U;          // Digital Compare B Event 2 Int Enable\r\n     */\r\n    EPwm1Regs.TZEINT.all = (EPwm1Regs.TZEINT.all & ~0x7EU) | 0x0U;\r\n\r\n    /*\t// Digital Compare A Control Register\r\n       EPwm1Regs.DCACTL.bit.EVT1SYNCE           = 0U;          // DCAEVT1 SYNC Enable\r\n       EPwm1Regs.DCACTL.bit.EVT1SOCE            = 0U;          // DCAEVT1 SOC Enable\r\n       EPwm1Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0U;          // DCAEVT1 Force Sync Signal\r\n       EPwm1Regs.DCACTL.bit.EVT1SRCSEL          = 0U;          // DCAEVT1 Source Signal\r\n       EPwm1Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0U;          // DCAEVT2 Force Sync Signal\r\n       EPwm1Regs.DCACTL.bit.EVT2SRCSEL          = 0U;          // DCAEVT2 Source Signal\r\n     */\r\n    EPwm1Regs.DCACTL.all = (EPwm1Regs.DCACTL.all & ~0x30FU) | 0x0U;\r\n\r\n    /*\t// Digital Compare B Control Register\r\n       EPwm1Regs.DCBCTL.bit.EVT1SYNCE           = 0U;          // DCBEVT1 SYNC Enable\r\n       EPwm1Regs.DCBCTL.bit.EVT1SOCE            = 0U;          // DCBEVT1 SOC Enable\r\n       EPwm1Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0U;          // DCBEVT1 Force Sync Signal\r\n       EPwm1Regs.DCBCTL.bit.EVT1SRCSEL          = 0U;          // DCBEVT1 Source Signal\r\n       EPwm1Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0U;          // DCBEVT2 Force Sync Signal\r\n       EPwm1Regs.DCBCTL.bit.EVT2SRCSEL          = 0U;          // DCBEVT2 Source Signal\r\n     */\r\n    EPwm1Regs.DCBCTL.all = (EPwm1Regs.DCBCTL.all & ~0x30FU) | 0x0U;\r\n\r\n    /*\t// Digital Compare Trip Select Register\r\n       EPwm1Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0U;          // Digital Compare A High COMP Input Select\r\n\r\n       EPwm1Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1U;          // Digital Compare A Low COMP Input Select\r\n       EPwm1Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0U;          // Digital Compare B High COMP Input Select\r\n       EPwm1Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1U;          // Digital Compare B Low COMP Input Select\r\n     */\r\n    EPwm1Regs.DCTRIPSEL.all = (EPwm1Regs.DCTRIPSEL.all & ~ 0xFFFFU) | 0x1010U;\r\n\r\n    /*\t// Trip Zone Digital Comparator Select Register\r\n       EPwm1Regs.TZDCSEL.bit.DCAEVT1            = 0U;          // Digital Compare Output A Event 1\r\n       EPwm1Regs.TZDCSEL.bit.DCAEVT2            = 0U;          // Digital Compare Output A Event 2\r\n       EPwm1Regs.TZDCSEL.bit.DCBEVT1            = 0U;          // Digital Compare Output B Event 1\r\n       EPwm1Regs.TZDCSEL.bit.DCBEVT2            = 0U;          // Digital Compare Output B Event 2\r\n     */\r\n    EPwm1Regs.TZDCSEL.all = (EPwm1Regs.TZDCSEL.all & ~0xFFFU) | 0x0U;\r\n\r\n    /*\t// Digital Compare Filter Control Register\r\n       EPwm1Regs.DCFCTL.bit.BLANKE              = 0U;          // Blanking Enable/Disable\r\n       EPwm1Regs.DCFCTL.bit.PULSESEL            = 1U;          // Pulse Select for Blanking & Capture Alignment\r\n       EPwm1Regs.DCFCTL.bit.BLANKINV            = 0U;          // Blanking Window Inversion\r\n       EPwm1Regs.DCFCTL.bit.SRCSEL              = 0U;          // Filter Block Signal Source Select\r\n     */\r\n    EPwm1Regs.DCFCTL.all = (EPwm1Regs.DCFCTL.all & ~0x3FU) | 0x10U;\r\n    EPwm1Regs.DCFOFFSET = 0U;          // Digital Compare Filter Offset Register\r\n    EPwm1Regs.DCFWINDOW = 0U;          // Digital Compare Filter Window Register\r\n\r\n    /*\t// Digital Compare Capture Control Register\r\n       EPwm1Regs.DCCAPCTL.bit.CAPE              = 0U;          // Counter Capture Enable\r\n     */\r\n    EPwm1Regs.DCCAPCTL.all = (EPwm1Regs.DCCAPCTL.all & ~0x1U) | 0x0U;\r\n\r\n    /*\t// HRPWM Configuration Register\r\n       EPwm1Regs.HRCNFG.bit.SWAPAB              = 0U;          // Swap EPWMA and EPWMB Outputs Bit\r\n       EPwm1Regs.HRCNFG.bit.SELOUTB             = 1U;          // EPWMB Output Selection Bit\r\n     */\r\n    EPwm1Regs.HRCNFG.all = (EPwm1Regs.HRCNFG.all & ~0xA0U) | 0x20U;\r\n    EDIS;\r\n  }\r\n\r\n  /* Start for S-Function (c2802xpwm): '<Root>/B' */\r\n\r\n  /*** Initialize ePWM2 modules ***/\r\n  {\r\n    /*  // Time Base Control Register\r\n       EPwm2Regs.TBCTL.bit.CTRMODE              = 2U;          // Counter Mode\r\n       EPwm2Regs.TBCTL.bit.SYNCOSEL             = 3U;          // Sync Output Select\r\n\r\n       EPwm2Regs.TBCTL.bit.PRDLD                = 0U;          // Shadow select\r\n\r\n       EPwm2Regs.TBCTL.bit.PHSEN                = 0U;          // Phase Load Enable\r\n       EPwm2Regs.TBCTL.bit.PHSDIR               = 1U;          // Phase Direction Bit\r\n       EPwm2Regs.TBCTL.bit.HSPCLKDIV            = 0U;          // High Speed TBCLK Pre-scaler\r\n       EPwm2Regs.TBCTL.bit.CLKDIV               = 0U;          // Time Base Clock Pre-scaler\r\n       EPwm2Regs.TBCTL.bit.SWFSYNC              = 0U;          // Software Force Sync Pulse\r\n     */\r\n    EPwm2Regs.TBCTL.all = (EPwm2Regs.TBCTL.all & ~0x3FFFU) | 0x2032U;\r\n\r\n    /*-- Setup Time-Base (TB) Submodule --*/\r\n    EPwm2Regs.TBPRD = 1125U;           // Time Base Period Register\r\n\r\n    /* // Time-Base Phase Register\r\n       EPwm2Regs.TBPHS.half.TBPHS               = 0U;         // Phase offset register\r\n     */\r\n    EPwm2Regs.TBPHS.all = (EPwm2Regs.TBPHS.all & ~0xFFFF0000U) | 0x0U;\r\n\r\n    // Time Base Counter Register\r\n    EPwm2Regs.TBCTR = 0x0000U;         /* Clear counter*/\r\n\r\n    /*-- Setup Counter_Compare (CC) Submodule --*/\r\n    /*\t// Counter Compare Control Register\r\n\r\n       EPwm2Regs.CMPCTL.bit.LOADAMODE           = 2U;          // Active Compare A Load\r\n       EPwm2Regs.CMPCTL.bit.LOADBMODE           = 0U;          // Active Compare B Load\r\n       EPwm2Regs.CMPCTL.bit.SHDWAMODE           = 0U;          // Compare A Register Block Operating Mode\r\n       EPwm2Regs.CMPCTL.bit.SHDWBMODE           = 0U;          // Compare B Register Block Operating Mode\r\n     */\r\n    EPwm2Regs.CMPCTL.all = (EPwm2Regs.CMPCTL.all & ~0x5FU) | 0x2U;\r\n    EPwm2Regs.CMPA.half.CMPA = 0U;     // Counter Compare A Register\r\n    EPwm2Regs.CMPB = 0U;               // Counter Compare B Register\r\n\r\n    /*-- Setup Action-Qualifier (AQ) Submodule --*/\r\n    EPwm2Regs.AQCTLA.all = 144U;\r\n                               // Action Qualifier Control Register For Output A\r\n    EPwm2Regs.AQCTLB.all = 264U;\r\n                               // Action Qualifier Control Register For Output B\r\n\r\n    /*\t// Action Qualifier Software Force Register\r\n       EPwm2Regs.AQSFRC.bit.RLDCSF              = 0U;          // Reload from Shadow Options\r\n     */\r\n    EPwm2Regs.AQSFRC.all = (EPwm2Regs.AQSFRC.all & ~0xC0U) | 0x0U;\r\n\r\n    /*\t// Action Qualifier Continuous S/W Force Register\r\n       EPwm2Regs.AQCSFRC.bit.CSFA               = 0U;          // Continuous Software Force on output A\r\n       EPwm2Regs.AQCSFRC.bit.CSFB               = 0U;          // Continuous Software Force on output B\r\n     */\r\n    EPwm2Regs.AQCSFRC.all = (EPwm2Regs.AQCSFRC.all & ~0xFU) | 0x0U;\r\n\r\n    /*-- Setup Dead-Band Generator (DB) Submodule --*/\r\n    /*\t// Dead-Band Generator Control Register\r\n       EPwm2Regs.DBCTL.bit.OUT_MODE             = 3U;          // Dead Band Output Mode Control\r\n       EPwm2Regs.DBCTL.bit.IN_MODE              = 0U;          // Dead Band Input Select Mode Control\r\n       EPwm2Regs.DBCTL.bit.POLSEL               = 2U;          // Polarity Select Control\r\n       EPwm2Regs.DBCTL.bit.HALFCYCLE            = 0U;          // Half Cycle Clocking Enable\r\n     */\r\n    EPwm2Regs.DBCTL.all = (EPwm2Regs.DBCTL.all & ~0x803FU) | 0xBU;\r\n    EPwm2Regs.DBRED = 0U;// Dead-Band Generator Rising Edge Delay Count Register\r\n    EPwm2Regs.DBFED = 0U;\r\n                        // Dead-Band Generator Falling Edge Delay Count Register\r\n\r\n    /*-- Setup Event-Trigger (ET) Submodule --*/\r\n    /*\t// Event Trigger Selection and Pre-Scale Register\r\n       EPwm2Regs.ETSEL.bit.SOCAEN               = 0U;          // Start of Conversion A Enable\r\n       EPwm2Regs.ETSEL.bit.SOCASEL              = 2U;          // Start of Conversion A Select\r\n       EPwm2Regs.ETPS.bit.SOCAPRD               = 1U;          // EPWM2SOCA Period Select\r\n       EPwm2Regs.ETSEL.bit.SOCBEN               = 0U;          // Start of Conversion B Enable\r\n       EPwm2Regs.ETSEL.bit.SOCBSEL              = 1U;          // Start of Conversion B Select\r\n       EPwm2Regs.ETPS.bit.SOCBPRD               = 1U;          // EPWM2SOCB Period Select\r\n       EPwm2Regs.ETSEL.bit.INTEN                = 0U;          // EPWM2INTn Enable\r\n       EPwm2Regs.ETSEL.bit.INTSEL               = 1U;          // EPWM2INTn Select\r\n       EPwm2Regs.ETPS.bit.INTPRD                = 1U;          // EPWM2INTn Period Select\r\n     */\r\n    EPwm2Regs.ETSEL.all = (EPwm2Regs.ETSEL.all & ~0xFF0FU) | 0x1201U;\r\n    EPwm2Regs.ETPS.all = (EPwm2Regs.ETPS.all & ~0x3303U) | 0x1101U;\r\n\r\n    /*-- Setup PWM-Chopper (PC) Submodule --*/\r\n    /*\t// PWM Chopper Control Register\r\n       EPwm2Regs.PCCTL.bit.CHPEN                = 0U;          // PWM chopping enable\r\n       EPwm2Regs.PCCTL.bit.CHPFREQ              = 0U;          // Chopping clock frequency\r\n       EPwm2Regs.PCCTL.bit.OSHTWTH              = 0U;          // One-shot pulse width\r\n       EPwm2Regs.PCCTL.bit.CHPDUTY              = 0U;          // Chopping clock Duty cycle\r\n     */\r\n    EPwm2Regs.PCCTL.all = (EPwm2Regs.PCCTL.all & ~0x7FFU) | 0x0U;\r\n\r\n    /*-- Set up Trip-Zone (TZ) Submodule --*/\r\n    EALLOW;\r\n    EPwm2Regs.TZSEL.all = 0U;          // Trip Zone Select Register\r\n\r\n    /*\t// Trip Zone Control Register\r\n       EPwm2Regs.TZCTL.bit.TZA                  = 3U;          // TZ1 to TZ6 Trip Action On EPWM2A\r\n       EPwm2Regs.TZCTL.bit.TZB                  = 3U;          // TZ1 to TZ6 Trip Action On EPWM2B\r\n       EPwm2Regs.TZCTL.bit.DCAEVT1              = 3U;          // EPWM2A action on DCAEVT1\r\n       EPwm2Regs.TZCTL.bit.DCAEVT2              = 3U;          // EPWM2A action on DCAEVT2\r\n       EPwm2Regs.TZCTL.bit.DCBEVT1              = 3U;          // EPWM2B action on DCBEVT1\r\n       EPwm2Regs.TZCTL.bit.DCBEVT2              = 3U;          // EPWM2B action on DCBEVT2\r\n     */\r\n    EPwm2Regs.TZCTL.all = (EPwm2Regs.TZCTL.all & ~0xFFFU) | 0xFFFU;\r\n\r\n    /*\t// Trip Zone Enable Interrupt Register\r\n       EPwm2Regs.TZEINT.bit.OST                 = 0U;          // Trip Zones One Shot Int Enable\r\n       EPwm2Regs.TZEINT.bit.CBC                 = 0U;          // Trip Zones Cycle By Cycle Int Enable\r\n       EPwm2Regs.TZEINT.bit.DCAEVT1             = 0U;          // Digital Compare A Event 1 Int Enable\r\n       EPwm2Regs.TZEINT.bit.DCAEVT2             = 0U;          // Digital Compare A Event 2 Int Enable\r\n       EPwm2Regs.TZEINT.bit.DCBEVT1             = 0U;          // Digital Compare B Event 1 Int Enable\r\n       EPwm2Regs.TZEINT.bit.DCBEVT2             = 0U;          // Digital Compare B Event 2 Int Enable\r\n     */\r\n    EPwm2Regs.TZEINT.all = (EPwm2Regs.TZEINT.all & ~0x7EU) | 0x0U;\r\n\r\n    /*\t// Digital Compare A Control Register\r\n       EPwm2Regs.DCACTL.bit.EVT1SYNCE           = 0U;          // DCAEVT1 SYNC Enable\r\n       EPwm2Regs.DCACTL.bit.EVT1SOCE            = 0U;          // DCAEVT1 SOC Enable\r\n       EPwm2Regs.DCACTL.bit.EVT1FRCSYNCSEL      = 0U;          // DCAEVT1 Force Sync Signal\r\n       EPwm2Regs.DCACTL.bit.EVT1SRCSEL          = 0U;          // DCAEVT1 Source Signal\r\n       EPwm2Regs.DCACTL.bit.EVT2FRCSYNCSEL      = 0U;          // DCAEVT2 Force Sync Signal\r\n       EPwm2Regs.DCACTL.bit.EVT2SRCSEL          = 0U;          // DCAEVT2 Source Signal\r\n     */\r\n    EPwm2Regs.DCACTL.all = (EPwm2Regs.DCACTL.all & ~0x30FU) | 0x0U;\r\n\r\n    /*\t// Digital Compare B Control Register\r\n       EPwm2Regs.DCBCTL.bit.EVT1SYNCE           = 0U;          // DCBEVT1 SYNC Enable\r\n       EPwm2Regs.DCBCTL.bit.EVT1SOCE            = 0U;          // DCBEVT1 SOC Enable\r\n       EPwm2Regs.DCBCTL.bit.EVT1FRCSYNCSEL      = 0U;          // DCBEVT1 Force Sync Signal\r\n       EPwm2Regs.DCBCTL.bit.EVT1SRCSEL          = 0U;          // DCBEVT1 Source Signal\r\n       EPwm2Regs.DCBCTL.bit.EVT2FRCSYNCSEL      = 0U;          // DCBEVT2 Force Sync Signal\r\n       EPwm2Regs.DCBCTL.bit.EVT2SRCSEL          = 0U;          // DCBEVT2 Source Signal\r\n     */\r\n    EPwm2Regs.DCBCTL.all = (EPwm2Regs.DCBCTL.all & ~0x30FU) | 0x0U;\r\n\r\n    /*\t// Digital Compare Trip Select Register\r\n       EPwm2Regs.DCTRIPSEL.bit.DCAHCOMPSEL      = 0U;          // Digital Compare A High COMP Input Select\r\n\r\n       EPwm2Regs.DCTRIPSEL.bit.DCALCOMPSEL      = 1U;          // Digital Compare A Low COMP Input Select\r\n       EPwm2Regs.DCTRIPSEL.bit.DCBHCOMPSEL      = 0U;          // Digital Compare B High COMP Input Select\r\n       EPwm2Regs.DCTRIPSEL.bit.DCBLCOMPSEL      = 1U;          // Digital Compare B Low COMP Input Select\r\n     */\r\n    EPwm2Regs.DCTRIPSEL.all = (EPwm2Regs.DCTRIPSEL.all & ~ 0xFFFFU) | 0x1010U;\r\n\r\n    /*\t// Trip Zone Digital Comparator Select Register\r\n       EPwm2Regs.TZDCSEL.bit.DCAEVT1            = 0U;          // Digital Compare Output A Event 1\r\n       EPwm2Regs.TZDCSEL.bit.DCAEVT2            = 0U;          // Digital Compare Output A Event 2\r\n       EPwm2Regs.TZDCSEL.bit.DCBEVT1            = 0U;          // Digital Compare Output B Event 1\r\n       EPwm2Regs.TZDCSEL.bit.DCBEVT2            = 0U;          // Digital Compare Output B Event 2\r\n     */\r\n    EPwm2Regs.TZDCSEL.all = (EPwm2Regs.TZDCSEL.all & ~0xFFFU) | 0x0U;\r\n\r\n    /*\t// Digital Compare Filter Control Register\r\n       EPwm2Regs.DCFCTL.bit.BLANKE              = 0U;          // Blanking Enable/Disable\r\n       EPwm2Regs.DCFCTL.bit.PULSESEL            = 1U;          // Pulse Select for Blanking & Capture Alignment\r\n       EPwm2Regs.DCFCTL.bit.BLANKINV            = 0U;          // Blanking Window Inversion\r\n       EPwm2Regs.DCFCTL.bit.SRCSEL              = 0U;          // Filter Block Signal Source Select\r\n     */\r\n    EPwm2Regs.DCFCTL.all = (EPwm2Regs.DCFCTL.all & ~0x3FU) | 0x10U;\r\n    EPwm2Regs.DCFOFFSET = 0U;          // Digital Compare Filter Offset Register\r\n    EPwm2Regs.DCFWINDOW = 0U;          // Digital Compare Filter Window Register\r\n\r\n    /*\t// Digital Compare Capture Control Register\r\n       EPwm2Regs.DCCAPCTL.bit.CAPE              = 0U;          // Counter Capture Enable\r\n     */\r\n    EPwm2Regs.DCCAPCTL.all = (EPwm2Regs.DCCAPCTL.all & ~0x1U) | 0x0U;\r\n\r\n    /*\t// HRPWM Configuration Register\r\n       EPwm2Regs.HRCNFG.bit.SWAPAB              = 0U;          // Swap EPWMA and EPWMB Outputs Bit\r\n       EPwm2Regs.HRCNFG.bit.SELOUTB             = 1U;          // EPWMB Output Selection Bit\r\n     */\r\n    EPwm2Regs.HRCNFG.all = (EPwm2Regs.HRCNFG.all & ~0xA0U) | 0x20U;\r\n    EDIS;\r\n  }\r\n\r\n  /* Start for S-Function (c2802xadc): '<Root>/traction' */\r\n  if (MW_adcInitFlag == 0U) {\r\n    InitAdc();\r\n    MW_adcInitFlag = 1U;\r\n  }\r\n\r\n  config_ADC_SOC2 ();\r\n\r\n  /* Start for S-Function (c2802xadc): '<Root>/enable' */\r\n  if (MW_adcInitFlag == 0U) {\r\n    InitAdc();\r\n    MW_adcInitFlag = 1U;\r\n  }\r\n\r\n  config_ADC_SOC4 ();\r\n\r\n  /* Start for S-Function (c280xqep): '<Root>/encoder' */\r\n  config_QEP_eQEP2((uint32_T)4294967295U,(uint32_T)0U, (uint32_T)0, (uint32_T)0,\r\n                   (uint16_T)0, (uint16_T)0, (uint16_T)4232, (uint16_T)32768,\r\n                   (uint16_T)0,(uint16_T)0);\r\n\r\n  /* Start for S-Function (c280xgpio_do): '<Root>/DRV8301 enable' incorporates:\r\n   *  Constant: '<Root>/Constant1'\r\n   */\r\n  EALLOW;\r\n  GpioCtrlRegs.GPBMUX2.all &= 0xFFFFFFCFU;\r\n  GpioCtrlRegs.GPBDIR.all |= 0x40000U;\r\n  EDIS;\r\n\r\n  /* InitializeConditions for RateTransition: '<Root>/Rate Transition6' */\r\n  FW_control_DC_DWork.RateTransition6_Buffer[0] =\r\n    FW_control_DC_P.RateTransition6_InitialConditio;\r\n\r\n  /* InitializeConditions for RateTransition: '<Root>/Rate Transition9' */\r\n  FW_control_DC_DWork.RateTransition9_Buffer[0] =\r\n    FW_control_DC_P.RateTransition9_InitialConditio;\r\n\r\n  /* InitializeConditions for RateTransition: '<Root>/Rate Transition1' */\r\n  FW_control_DC_DWork.RateTransition1_Buffer0 =\r\n    FW_control_DC_P.RateTransition1_InitialConditio;\r\n\r\n  /* InitializeConditions for DiscreteIntegrator: '<S83>/Integrator' */\r\n  FW_control_DC_DWork.Integrator_DSTATE =\r\n    FW_control_DC_P.PIDController4_InitialCondition;\r\n  FW_control_DC_DWork.Integrator_PrevResetState = 2;\r\n\r\n  /* InitializeConditions for DiscreteIntegrator: '<S35>/Integrator' */\r\n  FW_control_DC_DWork.Integrator_DSTATE_k =\r\n    FW_control_DC_P.PIDController2_InitialCondition;\r\n  FW_control_DC_DWork.Integrator_PrevResetState_c = 2;\r\n\r\n  /* InitializeConditions for Delay: '<Root>/Delay' */\r\n  FW_control_DC_DWork.Delay_DSTATE = FW_control_DC_P.Delay_InitialCondition;\r\n}\r\n\r\n/* Model terminate function */\r\nvoid FW_control_DC_terminate(void)\r\n{\r\n  /* (no terminate code required) */\r\n}\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"FW_control_DC.h","type":"header","group":"model","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: FW_control_DC.h\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_FW_control_DC_h_\r\n#define RTW_HEADER_FW_control_DC_h_\r\n#ifndef FW_control_DC_COMMON_INCLUDES_\r\n#define FW_control_DC_COMMON_INCLUDES_\r\n#include \"rtwtypes.h\"\r\n#include \"rtw_continuous.h\"\r\n#include \"rtw_solver.h\"\r\n#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"IQmathLib.h\"\r\n#include \"F2806x_Gpio.h\"\r\n#endif                                 /* FW_control_DC_COMMON_INCLUDES_ */\r\n\r\n#include \"FW_control_DC_types.h\"\r\n#include <string.h>\r\n#include <stddef.h>\r\n#include \"MW_target_hardware_resources.h\"\r\n\r\n/* Macros for accessing real-time model data structure */\r\n#ifndef rtmGetErrorStatus\r\n#define rtmGetErrorStatus(rtm)         ((rtm)->errorStatus)\r\n#endif\r\n\r\n#ifndef rtmSetErrorStatus\r\n#define rtmSetErrorStatus(rtm, val)    ((rtm)->errorStatus = (val))\r\n#endif\r\n\r\nextern void config_ePWM_GPIO (void);\r\nextern void config_ePWM_TBSync (void);\r\nextern void config_ePWM_GPIO (void);\r\nextern void config_ePWM_XBAR(void);\r\nextern void config_ePWM_TBSync(void);\r\n\r\n/* Block signals (default storage) */\r\ntypedef struct {\r\n  real_T Add8;                         /* '<Root>/Add8' */\r\n  real_T Add1;                         /* '<Root>/Add1' */\r\n  real32_T RateTransition6;            /* '<Root>/Rate Transition6' */\r\n  real32_T RateTransition9;            /* '<Root>/Rate Transition9' */\r\n  real32_T Add7;                       /* '<Root>/Add7' */\r\n  real32_T ProportionalGain;           /* '<S88>/Proportional Gain' */\r\n  real32_T Integrator;                 /* '<S83>/Integrator' */\r\n  real32_T Sum;                        /* '<S92>/Sum' */\r\n  real32_T Saturation;                 /* '<S90>/Saturation' */\r\n  real32_T i;                          /* '<Root>/Gain12' */\r\n  real32_T Saturation4;                /* '<Root>/Saturation4' */\r\n  real32_T DataTypeConversion19;       /* '<Root>/Data Type Conversion19' */\r\n  real32_T Gain11;                     /* '<Root>/Gain11' */\r\n  real32_T Add;                        /* '<Root>/Add' */\r\n  real32_T ProportionalGain_n;         /* '<S40>/Proportional Gain' */\r\n  real32_T Integrator_a;               /* '<S35>/Integrator' */\r\n  real32_T Sum_k;                      /* '<S44>/Sum' */\r\n  real32_T Saturation_a;               /* '<S42>/Saturation' */\r\n  real32_T Saturation_g;               /* '<Root>/Saturation' */\r\n  real32_T da;                         /* '<Root>/Gain2' */\r\n  real32_T Product;                    /* '<Root>/Product' */\r\n  real32_T Gain5;                      /* '<Root>/Gain5' */\r\n  real32_T db;                         /* '<Root>/Add2' */\r\n  real32_T Product3;                   /* '<Root>/Product3' */\r\n  real32_T Gain1;                      /* '<Root>/Gain1' */\r\n  real32_T DataTypeConversion12;       /* '<Root>/Data Type Conversion12' */\r\n  real32_T DataTypeConversion7;        /* '<Root>/Data Type Conversion7' */\r\n  real32_T Gain6;                      /* '<Root>/Gain6' */\r\n  real32_T w;                          /* '<Root>/Gain8' */\r\n  real32_T SumI2;                      /* '<S28>/SumI2' */\r\n  real32_T Kb;                         /* '<S28>/Kb' */\r\n  real32_T IntegralGain;               /* '<S32>/Integral Gain' */\r\n  real32_T SumI4;                      /* '<S28>/SumI4' */\r\n  real32_T SumI2_g;                    /* '<S76>/SumI2' */\r\n  real32_T Kb_c;                       /* '<S76>/Kb' */\r\n  real32_T IntegralGain_l;             /* '<S80>/Integral Gain' */\r\n  real32_T SumI4_c;                    /* '<S76>/SumI4' */\r\n  int32_T Gain3;                       /* '<Root>/Gain3' */\r\n  int32_T Gain4;                       /* '<Root>/Gain4' */\r\n  int32_T encoder;                     /* '<Root>/encoder' */\r\n  int32_T Delay;                       /* '<Root>/Delay' */\r\n  int32_T Subtract;                    /* '<Root>/Subtract' */\r\n  uint16_T shuntA;                     /* '<Root>/shunt A' */\r\n  uint16_T traction;                   /* '<Root>/traction' */\r\n  uint16_T enable;                     /* '<Root>/enable' */\r\n  int16_T DataTypeConversion;          /* '<Root>/Data Type Conversion' */\r\n  int16_T Add4;                        /* '<Root>/Add4' */\r\n  int16_T DataTypeConversion2;         /* '<Root>/Data Type Conversion2' */\r\n  int16_T DataTypeConversion1;         /* '<Root>/Data Type Conversion1' */\r\n  int16_T DataTypeConversion11;        /* '<Root>/Data Type Conversion11' */\r\n  int16_T DataTypeConversion8;         /* '<Root>/Data Type Conversion8' */\r\n  boolean_T en;                        /* '<Root>/Rate Transition1' */\r\n  boolean_T Compare;                   /* '<S1>/Compare' */\r\n} BlockIO_FW_control_DC;\r\n\r\n/* Block states (default storage) for system '<Root>' */\r\ntypedef struct {\r\n  real_T Add8_DWORK1;                  /* '<Root>/Add8' */\r\n  real_T Add1_DWORK1;                  /* '<Root>/Add1' */\r\n  real32_T Integrator_DSTATE;          /* '<S83>/Integrator' */\r\n  real32_T Integrator_DSTATE_k;        /* '<S35>/Integrator' */\r\n  int32_T Delay_DSTATE;                /* '<Root>/Delay' */\r\n  volatile real32_T RateTransition6_Buffer[2];/* '<Root>/Rate Transition6' */\r\n  volatile real32_T RateTransition9_Buffer[2];/* '<Root>/Rate Transition9' */\r\n  volatile int16_T RateTransition6_ActiveBufIdx;/* '<Root>/Rate Transition6' */\r\n  volatile int16_T RateTransition9_ActiveBufIdx;/* '<Root>/Rate Transition9' */\r\n  int16_T Integrator_PrevResetState;   /* '<S83>/Integrator' */\r\n  int16_T Integrator_PrevResetState_c; /* '<S35>/Integrator' */\r\n  volatile boolean_T RateTransition1_Buffer0;/* '<Root>/Rate Transition1' */\r\n} D_Work_FW_control_DC;\r\n\r\n/* Parameters (default storage) */\r\nstruct Parameters_FW_control_DC_ {\r\n  real32_T PWM_CounterPeriod;          /* Variable: PWM_CounterPeriod\r\n                                        * Referenced by:\r\n                                        *   '<Root>/Gain1'\r\n                                        *   '<Root>/Gain5'\r\n                                        */\r\n  real32_T g_adc;                      /* Variable: g_adc\r\n                                        * Referenced by: '<Root>/Gain11'\r\n                                        */\r\n  real32_T imax;                       /* Variable: imax\r\n                                        * Referenced by: '<Root>/Saturation4'\r\n                                        */\r\n  real32_T kiI;                        /* Variable: kiI\r\n                                        * Referenced by: '<S32>/Integral Gain'\r\n                                        */\r\n  real32_T kiW;                        /* Variable: kiW\r\n                                        * Referenced by: '<S80>/Integral Gain'\r\n                                        */\r\n  real32_T kpI;                        /* Variable: kpI\r\n                                        * Referenced by: '<S40>/Proportional Gain'\r\n                                        */\r\n  real32_T kpW;                        /* Variable: kpW\r\n                                        * Referenced by: '<S88>/Proportional Gain'\r\n                                        */\r\n  int32_T CompareToConstant_const;    /* Mask Parameter: CompareToConstant_const\r\n                                       * Referenced by: '<S1>/Constant'\r\n                                       */\r\n  real32_T PIDController4_InitialCondition;\r\n                              /* Mask Parameter: PIDController4_InitialCondition\r\n                               * Referenced by: '<S83>/Integrator'\r\n                               */\r\n  real32_T PIDController2_InitialCondition;\r\n                              /* Mask Parameter: PIDController2_InitialCondition\r\n                               * Referenced by: '<S35>/Integrator'\r\n                               */\r\n  real32_T PIDController2_Kb;          /* Mask Parameter: PIDController2_Kb\r\n                                        * Referenced by: '<S28>/Kb'\r\n                                        */\r\n  real32_T PIDController4_Kb;          /* Mask Parameter: PIDController4_Kb\r\n                                        * Referenced by: '<S76>/Kb'\r\n                                        */\r\n  real32_T PIDController4_LowerSaturationL;\r\n                              /* Mask Parameter: PIDController4_LowerSaturationL\r\n                               * Referenced by: '<S90>/Saturation'\r\n                               */\r\n  real32_T PIDController2_LowerSaturationL;\r\n                              /* Mask Parameter: PIDController2_LowerSaturationL\r\n                               * Referenced by: '<S42>/Saturation'\r\n                               */\r\n  real32_T PIDController4_UpperSaturationL;\r\n                              /* Mask Parameter: PIDController4_UpperSaturationL\r\n                               * Referenced by: '<S90>/Saturation'\r\n                               */\r\n  real32_T PIDController2_UpperSaturationL;\r\n                              /* Mask Parameter: PIDController2_UpperSaturationL\r\n                               * Referenced by: '<S42>/Saturation'\r\n                               */\r\n  real_T Constant_Value;               /* Expression: 0\r\n                                        * Referenced by: '<Root>/Constant'\r\n                                        */\r\n  real_T Gain2_Gain;                   /* Expression: 1/(Vdc)\r\n                                        * Referenced by: '<Root>/Gain2'\r\n                                        */\r\n  real_T Constant4_Value;              /* Expression: 0\r\n                                        * Referenced by: '<Root>/Constant4'\r\n                                        */\r\n  real_T Constant1_Value;              /* Expression: 1\r\n                                        * Referenced by: '<Root>/Constant1'\r\n                                        */\r\n  int32_T Delay_InitialCondition;  /* Computed Parameter: Delay_InitialCondition\r\n                                    * Referenced by: '<Root>/Delay'\r\n                                    */\r\n  real32_T RateTransition6_InitialConditio;\r\n                          /* Computed Parameter: RateTransition6_InitialConditio\r\n                           * Referenced by: '<Root>/Rate Transition6'\r\n                           */\r\n  real32_T RateTransition9_InitialConditio;\r\n                          /* Computed Parameter: RateTransition9_InitialConditio\r\n                           * Referenced by: '<Root>/Rate Transition9'\r\n                           */\r\n  real32_T Integrator_gainval;         /* Computed Parameter: Integrator_gainval\r\n                                        * Referenced by: '<S83>/Integrator'\r\n                                        */\r\n  real32_T Gain12_Gain;                /* Computed Parameter: Gain12_Gain\r\n                                        * Referenced by: '<Root>/Gain12'\r\n                                        */\r\n  real32_T Saturation4_LowerSat;     /* Computed Parameter: Saturation4_LowerSat\r\n                                      * Referenced by: '<Root>/Saturation4'\r\n                                      */\r\n  real32_T Integrator_gainval_n;     /* Computed Parameter: Integrator_gainval_n\r\n                                      * Referenced by: '<S35>/Integrator'\r\n                                      */\r\n  real32_T Saturation_UpperSat;        /* Expression: Vdc\r\n                                        * Referenced by: '<Root>/Saturation'\r\n                                        */\r\n  real32_T Saturation_LowerSat;       /* Computed Parameter: Saturation_LowerSat\r\n                                       * Referenced by: '<Root>/Saturation'\r\n                                       */\r\n  real32_T Constant2_Value;            /* Computed Parameter: Constant2_Value\r\n                                        * Referenced by: '<Root>/Constant2'\r\n                                        */\r\n  real32_T Gain6_Gain;                 /* Computed Parameter: Gain6_Gain\r\n                                        * Referenced by: '<Root>/Gain6'\r\n                                        */\r\n  real32_T Gain8_Gain;                 /* Computed Parameter: Gain8_Gain\r\n                                        * Referenced by: '<Root>/Gain8'\r\n                                        */\r\n  int16_T Constant3_Value;             /* Computed Parameter: Constant3_Value\r\n                                        * Referenced by: '<Root>/Constant3'\r\n                                        */\r\n  int16_T Gain4_Gain;                  /* Computed Parameter: Gain4_Gain\r\n                                        * Referenced by: '<Root>/Gain4'\r\n                                        */\r\n  int16_T Gain3_Gain;                  /* Computed Parameter: Gain3_Gain\r\n                                        * Referenced by: '<Root>/Gain3'\r\n                                        */\r\n  boolean_T RateTransition1_InitialConditio;\r\n                          /* Computed Parameter: RateTransition1_InitialConditio\r\n                           * Referenced by: '<Root>/Rate Transition1'\r\n                           */\r\n};\r\n\r\n/* Real-time Model Data Structure */\r\nstruct tag_RTM_FW_control_DC {\r\n  const char_T * volatile errorStatus;\r\n\r\n  /*\r\n   * Timing:\r\n   * The following substructure contains information regarding\r\n   * the timing information for the model.\r\n   */\r\n  struct {\r\n    struct {\r\n      uint16_T TID[4];\r\n    } TaskCounters;\r\n  } Timing;\r\n};\r\n\r\n/* Block parameters (default storage) */\r\nextern Parameters_FW_control_DC FW_control_DC_P;\r\n\r\n/* Block signals (default storage) */\r\nextern BlockIO_FW_control_DC FW_control_DC_B;\r\n\r\n/* Block states (default storage) */\r\nextern D_Work_FW_control_DC FW_control_DC_DWork;\r\n\r\n/* Model entry point functions */\r\nextern void FW_control_DC_initialize(void);\r\n\r\n#pragma CODE_SECTION (FW_control_DC_step, \"ramfuncs\")\r\n\r\nextern void FW_control_DC_step(void);\r\nextern void FW_control_DC_terminate(void);\r\n\r\n/* Real-time Model object */\r\nextern RT_MODEL_FW_control_DC *const FW_control_DC_M;\r\nextern volatile boolean_T stopRequested;\r\nextern volatile boolean_T runModel;\r\n\r\n/*-\r\n * The generated code includes comments that allow you to trace directly\r\n * back to the appropriate location in the model.  The basic format\r\n * is <system>/block_name, where system is the system number (uniquely\r\n * assigned by Simulink) and block_name is the name of the block.\r\n *\r\n * Use the MATLAB hilite_system command to trace the generated code back\r\n * to the model.  For example,\r\n *\r\n * hilite_system('<S3>')    - opens system 3\r\n * hilite_system('<S3>/Kp') - opens and selects block Kp which resides in S3\r\n *\r\n * Here is the system hierarchy for this model\r\n *\r\n * '<Root>' : 'FW_control_DC'\r\n * '<S1>'   : 'FW_control_DC/Compare To Constant'\r\n * '<S2>'   : 'FW_control_DC/PID Controller2'\r\n * '<S3>'   : 'FW_control_DC/PID Controller4'\r\n * '<S4>'   : 'FW_control_DC/PID Controller2/Anti-windup'\r\n * '<S5>'   : 'FW_control_DC/PID Controller2/D Gain'\r\n * '<S6>'   : 'FW_control_DC/PID Controller2/Filter'\r\n * '<S7>'   : 'FW_control_DC/PID Controller2/Filter ICs'\r\n * '<S8>'   : 'FW_control_DC/PID Controller2/I Gain'\r\n * '<S9>'   : 'FW_control_DC/PID Controller2/Ideal P Gain'\r\n * '<S10>'  : 'FW_control_DC/PID Controller2/Ideal P Gain Fdbk'\r\n * '<S11>'  : 'FW_control_DC/PID Controller2/Integrator'\r\n * '<S12>'  : 'FW_control_DC/PID Controller2/Integrator ICs'\r\n * '<S13>'  : 'FW_control_DC/PID Controller2/N Copy'\r\n * '<S14>'  : 'FW_control_DC/PID Controller2/N Gain'\r\n * '<S15>'  : 'FW_control_DC/PID Controller2/P Copy'\r\n * '<S16>'  : 'FW_control_DC/PID Controller2/Parallel P Gain'\r\n * '<S17>'  : 'FW_control_DC/PID Controller2/Reset Signal'\r\n * '<S18>'  : 'FW_control_DC/PID Controller2/Saturation'\r\n * '<S19>'  : 'FW_control_DC/PID Controller2/Saturation Fdbk'\r\n * '<S20>'  : 'FW_control_DC/PID Controller2/Sum'\r\n * '<S21>'  : 'FW_control_DC/PID Controller2/Sum Fdbk'\r\n * '<S22>'  : 'FW_control_DC/PID Controller2/Tracking Mode'\r\n * '<S23>'  : 'FW_control_DC/PID Controller2/Tracking Mode Sum'\r\n * '<S24>'  : 'FW_control_DC/PID Controller2/Tsamp - Integral'\r\n * '<S25>'  : 'FW_control_DC/PID Controller2/Tsamp - Ngain'\r\n * '<S26>'  : 'FW_control_DC/PID Controller2/postSat Signal'\r\n * '<S27>'  : 'FW_control_DC/PID Controller2/preSat Signal'\r\n * '<S28>'  : 'FW_control_DC/PID Controller2/Anti-windup/Back Calculation'\r\n * '<S29>'  : 'FW_control_DC/PID Controller2/D Gain/Disabled'\r\n * '<S30>'  : 'FW_control_DC/PID Controller2/Filter/Disabled'\r\n * '<S31>'  : 'FW_control_DC/PID Controller2/Filter ICs/Disabled'\r\n * '<S32>'  : 'FW_control_DC/PID Controller2/I Gain/Internal Parameters'\r\n * '<S33>'  : 'FW_control_DC/PID Controller2/Ideal P Gain/Passthrough'\r\n * '<S34>'  : 'FW_control_DC/PID Controller2/Ideal P Gain Fdbk/Disabled'\r\n * '<S35>'  : 'FW_control_DC/PID Controller2/Integrator/Discrete'\r\n * '<S36>'  : 'FW_control_DC/PID Controller2/Integrator ICs/Internal IC'\r\n * '<S37>'  : 'FW_control_DC/PID Controller2/N Copy/Disabled wSignal Specification'\r\n * '<S38>'  : 'FW_control_DC/PID Controller2/N Gain/Disabled'\r\n * '<S39>'  : 'FW_control_DC/PID Controller2/P Copy/Disabled'\r\n * '<S40>'  : 'FW_control_DC/PID Controller2/Parallel P Gain/Internal Parameters'\r\n * '<S41>'  : 'FW_control_DC/PID Controller2/Reset Signal/External Reset'\r\n * '<S42>'  : 'FW_control_DC/PID Controller2/Saturation/Enabled'\r\n * '<S43>'  : 'FW_control_DC/PID Controller2/Saturation Fdbk/Disabled'\r\n * '<S44>'  : 'FW_control_DC/PID Controller2/Sum/Sum_PI'\r\n * '<S45>'  : 'FW_control_DC/PID Controller2/Sum Fdbk/Disabled'\r\n * '<S46>'  : 'FW_control_DC/PID Controller2/Tracking Mode/Disabled'\r\n * '<S47>'  : 'FW_control_DC/PID Controller2/Tracking Mode Sum/Passthrough'\r\n * '<S48>'  : 'FW_control_DC/PID Controller2/Tsamp - Integral/Passthrough'\r\n * '<S49>'  : 'FW_control_DC/PID Controller2/Tsamp - Ngain/Passthrough'\r\n * '<S50>'  : 'FW_control_DC/PID Controller2/postSat Signal/Forward_Path'\r\n * '<S51>'  : 'FW_control_DC/PID Controller2/preSat Signal/Forward_Path'\r\n * '<S52>'  : 'FW_control_DC/PID Controller4/Anti-windup'\r\n * '<S53>'  : 'FW_control_DC/PID Controller4/D Gain'\r\n * '<S54>'  : 'FW_control_DC/PID Controller4/Filter'\r\n * '<S55>'  : 'FW_control_DC/PID Controller4/Filter ICs'\r\n * '<S56>'  : 'FW_control_DC/PID Controller4/I Gain'\r\n * '<S57>'  : 'FW_control_DC/PID Controller4/Ideal P Gain'\r\n * '<S58>'  : 'FW_control_DC/PID Controller4/Ideal P Gain Fdbk'\r\n * '<S59>'  : 'FW_control_DC/PID Controller4/Integrator'\r\n * '<S60>'  : 'FW_control_DC/PID Controller4/Integrator ICs'\r\n * '<S61>'  : 'FW_control_DC/PID Controller4/N Copy'\r\n * '<S62>'  : 'FW_control_DC/PID Controller4/N Gain'\r\n * '<S63>'  : 'FW_control_DC/PID Controller4/P Copy'\r\n * '<S64>'  : 'FW_control_DC/PID Controller4/Parallel P Gain'\r\n * '<S65>'  : 'FW_control_DC/PID Controller4/Reset Signal'\r\n * '<S66>'  : 'FW_control_DC/PID Controller4/Saturation'\r\n * '<S67>'  : 'FW_control_DC/PID Controller4/Saturation Fdbk'\r\n * '<S68>'  : 'FW_control_DC/PID Controller4/Sum'\r\n * '<S69>'  : 'FW_control_DC/PID Controller4/Sum Fdbk'\r\n * '<S70>'  : 'FW_control_DC/PID Controller4/Tracking Mode'\r\n * '<S71>'  : 'FW_control_DC/PID Controller4/Tracking Mode Sum'\r\n * '<S72>'  : 'FW_control_DC/PID Controller4/Tsamp - Integral'\r\n * '<S73>'  : 'FW_control_DC/PID Controller4/Tsamp - Ngain'\r\n * '<S74>'  : 'FW_control_DC/PID Controller4/postSat Signal'\r\n * '<S75>'  : 'FW_control_DC/PID Controller4/preSat Signal'\r\n * '<S76>'  : 'FW_control_DC/PID Controller4/Anti-windup/Back Calculation'\r\n * '<S77>'  : 'FW_control_DC/PID Controller4/D Gain/Disabled'\r\n * '<S78>'  : 'FW_control_DC/PID Controller4/Filter/Disabled'\r\n * '<S79>'  : 'FW_control_DC/PID Controller4/Filter ICs/Disabled'\r\n * '<S80>'  : 'FW_control_DC/PID Controller4/I Gain/Internal Parameters'\r\n * '<S81>'  : 'FW_control_DC/PID Controller4/Ideal P Gain/Passthrough'\r\n * '<S82>'  : 'FW_control_DC/PID Controller4/Ideal P Gain Fdbk/Disabled'\r\n * '<S83>'  : 'FW_control_DC/PID Controller4/Integrator/Discrete'\r\n * '<S84>'  : 'FW_control_DC/PID Controller4/Integrator ICs/Internal IC'\r\n * '<S85>'  : 'FW_control_DC/PID Controller4/N Copy/Disabled wSignal Specification'\r\n * '<S86>'  : 'FW_control_DC/PID Controller4/N Gain/Disabled'\r\n * '<S87>'  : 'FW_control_DC/PID Controller4/P Copy/Disabled'\r\n * '<S88>'  : 'FW_control_DC/PID Controller4/Parallel P Gain/Internal Parameters'\r\n * '<S89>'  : 'FW_control_DC/PID Controller4/Reset Signal/External Reset'\r\n * '<S90>'  : 'FW_control_DC/PID Controller4/Saturation/Enabled'\r\n * '<S91>'  : 'FW_control_DC/PID Controller4/Saturation Fdbk/Disabled'\r\n * '<S92>'  : 'FW_control_DC/PID Controller4/Sum/Sum_PI'\r\n * '<S93>'  : 'FW_control_DC/PID Controller4/Sum Fdbk/Disabled'\r\n * '<S94>'  : 'FW_control_DC/PID Controller4/Tracking Mode/Disabled'\r\n * '<S95>'  : 'FW_control_DC/PID Controller4/Tracking Mode Sum/Passthrough'\r\n * '<S96>'  : 'FW_control_DC/PID Controller4/Tsamp - Integral/Passthrough'\r\n * '<S97>'  : 'FW_control_DC/PID Controller4/Tsamp - Ngain/Passthrough'\r\n * '<S98>'  : 'FW_control_DC/PID Controller4/postSat Signal/Forward_Path'\r\n * '<S99>'  : 'FW_control_DC/PID Controller4/preSat Signal/Forward_Path'\r\n */\r\n#endif                                 /* RTW_HEADER_FW_control_DC_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"FW_control_DC_private.h","type":"header","group":"model","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: FW_control_DC_private.h\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_FW_control_DC_private_h_\r\n#define RTW_HEADER_FW_control_DC_private_h_\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC_types.h\"\r\n#ifndef UCHAR_MAX\r\n#include <limits.h>\r\n#endif\r\n\r\n#if ( UCHAR_MAX != (0xFFFFU) ) || ( SCHAR_MAX != (0x7FFF) )\r\n#error Code was generated for compiler with different sized uchar/char. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )\r\n#error Code was generated for compiler with different sized ushort/short. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( UINT_MAX != (0xFFFFU) ) || ( INT_MAX != (0x7FFF) )\r\n#error Code was generated for compiler with different sized uint/int. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n#if ( ULONG_MAX != (0xFFFFFFFFUL) ) || ( LONG_MAX != (0x7FFFFFFFL) )\r\n#error Code was generated for compiler with different sized ulong/long. \\\r\nConsider adjusting Test hardware word size settings on the \\\r\nHardware Implementation pane to match your compiler word sizes as \\\r\ndefined in limits.h of the compiler. Alternatively, you can \\\r\nselect the Test hardware is the same as production hardware option and \\\r\nselect the Enable portable word sizes option on the Code Generation > \\\r\nVerification pane for ERT based targets, which will disable the \\\r\npreprocessor word size checks.\r\n#endif\r\n\r\n/* Skipping ulong_long/long_long check: insufficient preprocessor integer range. */\r\nvoid config_QEP_eQEP2(uint32_T pcmaximumvalue, uint32_T pcInitialvalue, uint32_T\r\n                      unittimerperiod, uint32_T comparevalue, uint16_T\r\n                      watchdogtimer, uint16_T qdecctl, uint16_T qepctl, uint16_T\r\n                      qposctl, uint16_T qcapctl, uint16_T qeint);\r\nvoid InitAdc (void);\r\nvoid config_ADC_SOC0 (void);\r\nvoid config_ADC_SOC2 (void);\r\nvoid config_ADC_SOC4 (void);\r\nextern uint16_T MW_adcInitFlag;\r\n\r\n#endif                                 /* RTW_HEADER_FW_control_DC_private_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"FW_control_DC_types.h","type":"header","group":"model","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Model files","code":"/*\r\n * File: FW_control_DC_types.h\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_FW_control_DC_types_h_\r\n#define RTW_HEADER_FW_control_DC_types_h_\r\n\r\n/* Parameters (default storage) */\r\ntypedef struct Parameters_FW_control_DC_ Parameters_FW_control_DC;\r\n\r\n/* Forward declaration for rtModel */\r\ntypedef struct tag_RTM_FW_control_DC RT_MODEL_FW_control_DC;\r\n\r\n#endif                                 /* RTW_HEADER_FW_control_DC_types_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"FW_control_DC_data.c","type":"source","group":"data","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Data files","code":"/*\r\n * File: FW_control_DC_data.c\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#include \"FW_control_DC.h\"\r\n\r\n/* Block parameters (default storage) */\r\nParameters_FW_control_DC FW_control_DC_P = {\r\n  /* Variable: PWM_CounterPeriod\r\n   * Referenced by:\r\n   *   '<Root>/Gain1'\r\n   *   '<Root>/Gain5'\r\n   */\r\n  1125.0F,\r\n\r\n  /* Variable: g_adc\r\n   * Referenced by: '<Root>/Gain11'\r\n   */\r\n  0.008F,\r\n\r\n  /* Variable: imax\r\n   * Referenced by: '<Root>/Saturation4'\r\n   */\r\n  10.0F,\r\n\r\n  /* Variable: kiI\r\n   * Referenced by: '<S32>/Integral Gain'\r\n   */\r\n  3234.89429F,\r\n\r\n  /* Variable: kiW\r\n   * Referenced by: '<S80>/Integral Gain'\r\n   */\r\n  0.00275577535F,\r\n\r\n  /* Variable: kpI\r\n   * Referenced by: '<S40>/Proportional Gain'\r\n   */\r\n  5.29F,\r\n\r\n  /* Variable: kpW\r\n   * Referenced by: '<S88>/Proportional Gain'\r\n   */\r\n  0.000217636843F,\r\n\r\n  /* Mask Parameter: CompareToConstant_const\r\n   * Referenced by: '<S1>/Constant'\r\n   */\r\n  33554432,\r\n\r\n  /* Mask Parameter: PIDController4_InitialCondition\r\n   * Referenced by: '<S83>/Integrator'\r\n   */\r\n  0.0F,\r\n\r\n  /* Mask Parameter: PIDController2_InitialCondition\r\n   * Referenced by: '<S35>/Integrator'\r\n   */\r\n  0.0F,\r\n\r\n  /* Mask Parameter: PIDController2_Kb\r\n   * Referenced by: '<S28>/Kb'\r\n   */\r\n  611.51123F,\r\n\r\n  /* Mask Parameter: PIDController4_Kb\r\n   * Referenced by: '<S76>/Kb'\r\n   */\r\n  12.6622648F,\r\n\r\n  /* Mask Parameter: PIDController4_LowerSaturationL\r\n   * Referenced by: '<S90>/Saturation'\r\n   */\r\n  -0.232F,\r\n\r\n  /* Mask Parameter: PIDController2_LowerSaturationL\r\n   * Referenced by: '<S42>/Saturation'\r\n   */\r\n  0.0F,\r\n\r\n  /* Mask Parameter: PIDController4_UpperSaturationL\r\n   * Referenced by: '<S90>/Saturation'\r\n   */\r\n  0.232F,\r\n\r\n  /* Mask Parameter: PIDController2_UpperSaturationL\r\n   * Referenced by: '<S42>/Saturation'\r\n   */\r\n  9.8F,\r\n\r\n  /* Expression: 0\r\n   * Referenced by: '<Root>/Constant'\r\n   */\r\n  0.0,\r\n\r\n  /* Expression: 1/(Vdc)\r\n   * Referenced by: '<Root>/Gain2'\r\n   */\r\n  0.1,\r\n\r\n  /* Expression: 0\r\n   * Referenced by: '<Root>/Constant4'\r\n   */\r\n  0.0,\r\n\r\n  /* Expression: 1\r\n   * Referenced by: '<Root>/Constant1'\r\n   */\r\n  1.0,\r\n\r\n  /* Computed Parameter: Delay_InitialCondition\r\n   * Referenced by: '<Root>/Delay'\r\n   */\r\n  0,\r\n\r\n  /* Computed Parameter: RateTransition6_InitialConditio\r\n   * Referenced by: '<Root>/Rate Transition6'\r\n   */\r\n  0.0F,\r\n\r\n  /* Computed Parameter: RateTransition9_InitialConditio\r\n   * Referenced by: '<Root>/Rate Transition9'\r\n   */\r\n  0.0F,\r\n\r\n  /* Computed Parameter: Integrator_gainval\r\n   * Referenced by: '<S83>/Integrator'\r\n   */\r\n  2.5E-5F,\r\n\r\n  /* Computed Parameter: Gain12_Gain\r\n   * Referenced by: '<Root>/Gain12'\r\n   */\r\n  43.103447F,\r\n\r\n  /* Computed Parameter: Saturation4_LowerSat\r\n   * Referenced by: '<Root>/Saturation4'\r\n   */\r\n  -10.0F,\r\n\r\n  /* Computed Parameter: Integrator_gainval_n\r\n   * Referenced by: '<S35>/Integrator'\r\n   */\r\n  2.5E-5F,\r\n\r\n  /* Expression: Vdc\r\n   * Referenced by: '<Root>/Saturation'\r\n   */\r\n  10.0F,\r\n\r\n  /* Computed Parameter: Saturation_LowerSat\r\n   * Referenced by: '<Root>/Saturation'\r\n   */\r\n  0.0F,\r\n\r\n  /* Computed Parameter: Constant2_Value\r\n   * Referenced by: '<Root>/Constant2'\r\n   */\r\n  1.0F,\r\n\r\n  /* Computed Parameter: Gain6_Gain\r\n   * Referenced by: '<Root>/Gain6'\r\n   */\r\n  200.0F,\r\n\r\n  /* Computed Parameter: Gain8_Gain\r\n   * Referenced by: '<Root>/Gain8'\r\n   */\r\n  0.104719758F,\r\n\r\n  /* Computed Parameter: Constant3_Value\r\n   * Referenced by: '<Root>/Constant3'\r\n   */\r\n  2048,\r\n\r\n  /* Computed Parameter: Gain4_Gain\r\n   * Referenced by: '<Root>/Gain4'\r\n   */\r\n  25600,\r\n\r\n  /* Computed Parameter: Gain3_Gain\r\n   * Referenced by: '<Root>/Gain3'\r\n   */\r\n  16384,\r\n\r\n  /* Computed Parameter: RateTransition1_InitialConditio\r\n   * Referenced by: '<Root>/Rate Transition1'\r\n   */\r\n  false\r\n};\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtwtypes.h","type":"header","group":"utility","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Utility files","code":"/*\r\n * File: rtwtypes.h\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTWTYPES_H\r\n#define RTWTYPES_H\r\n\r\n/* Logical type definitions */\r\n#if (!defined(__cplusplus))\r\n#ifndef false\r\n#define false                          (0U)\r\n#endif\r\n\r\n#ifndef true\r\n#define true                           (1U)\r\n#endif\r\n#endif\r\n\r\n/*=======================================================================*\r\n * Target hardware information\r\n *   Device type: Texas Instruments->C2000\r\n *   Number of bits:     char:  16    short:   16    int:  16\r\n *                       long:  32    long long:  64\r\n *                       native word size:  16\r\n *   Byte ordering: LittleEndian\r\n *   Signed integer division rounds to: Zero\r\n *   Shift right on a signed integer as arithmetic shift: on\r\n *=======================================================================*/\r\n\r\n/*=======================================================================*\r\n * Fixed width word size data types:                                     *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *   real32_T, real64_T           - 32 and 64 bit floating point numbers *\r\n *                                                                       *\r\n *                                                                       *\r\n *   Note:  Because the specified hardware does not have native support  *\r\n *          for all data sizes, some data types are actually typedef'ed  *\r\n *          from larger native data sizes.  The following data types are *\r\n *          not in the ideal native data types:                          *\r\n *                                                                       *\r\n *          int8_T, uint8_T                                              *\r\n *=======================================================================*/\r\ntypedef int int8_T;\r\ntypedef unsigned int uint8_T;\r\ntypedef int int16_T;\r\ntypedef unsigned int uint16_T;\r\ntypedef long int32_T;\r\ntypedef unsigned long uint32_T;\r\ntypedef long long int64_T;\r\ntypedef unsigned long long uint64_T;\r\ntypedef float real32_T;\r\ntypedef double real64_T;\r\n\r\n/*===========================================================================*\r\n * Generic type definitions: boolean_T, char_T, byte_T, int_T, uint_T,       *\r\n *                           real_T, time_T, ulong_T, ulonglong_T.           *\r\n *===========================================================================*/\r\ntypedef double real_T;\r\ntypedef double time_T;\r\ntypedef unsigned int boolean_T;\r\ntypedef int int_T;\r\ntypedef unsigned int uint_T;\r\ntypedef unsigned long ulong_T;\r\ntypedef unsigned long long ulonglong_T;\r\ntypedef char char_T;\r\ntypedef unsigned char uchar_T;\r\ntypedef char_T byte_T;\r\n\r\n/*===========================================================================*\r\n * Complex number type definitions                                           *\r\n *===========================================================================*/\r\n#define CREAL_T\r\n\r\ntypedef struct {\r\n  real32_T re;\r\n  real32_T im;\r\n} creal32_T;\r\n\r\ntypedef struct {\r\n  real64_T re;\r\n  real64_T im;\r\n} creal64_T;\r\n\r\ntypedef struct {\r\n  real_T re;\r\n  real_T im;\r\n} creal_T;\r\n\r\n#define CINT8_T\r\n\r\ntypedef struct {\r\n  int8_T re;\r\n  int8_T im;\r\n} cint8_T;\r\n\r\n#define CUINT8_T\r\n\r\ntypedef struct {\r\n  uint8_T re;\r\n  uint8_T im;\r\n} cuint8_T;\r\n\r\n#define CINT16_T\r\n\r\ntypedef struct {\r\n  int16_T re;\r\n  int16_T im;\r\n} cint16_T;\r\n\r\n#define CUINT16_T\r\n\r\ntypedef struct {\r\n  uint16_T re;\r\n  uint16_T im;\r\n} cuint16_T;\r\n\r\n#define CINT32_T\r\n\r\ntypedef struct {\r\n  int32_T re;\r\n  int32_T im;\r\n} cint32_T;\r\n\r\n#define CUINT32_T\r\n\r\ntypedef struct {\r\n  uint32_T re;\r\n  uint32_T im;\r\n} cuint32_T;\r\n\r\n#define CINT64_T\r\n\r\ntypedef struct {\r\n  int64_T re;\r\n  int64_T im;\r\n} cint64_T;\r\n\r\n#define CUINT64_T\r\n\r\ntypedef struct {\r\n  uint64_T re;\r\n  uint64_T im;\r\n} cuint64_T;\r\n\r\n/*=======================================================================*\r\n * Min and Max:                                                          *\r\n *   int8_T, int16_T, int32_T     - signed 8, 16, or 32 bit integers     *\r\n *   uint8_T, uint16_T, uint32_T  - unsigned 8, 16, or 32 bit integers   *\r\n *=======================================================================*/\r\n#define MAX_int8_T                     ((int8_T)(127))\r\n#define MIN_int8_T                     ((int8_T)(-128))\r\n#define MAX_uint8_T                    ((uint8_T)(255U))\r\n#define MAX_int16_T                    ((int16_T)(32767))\r\n#define MIN_int16_T                    ((int16_T)(-32768))\r\n#define MAX_uint16_T                   ((uint16_T)(65535U))\r\n#define MAX_int32_T                    ((int32_T)(2147483647L))\r\n#define MIN_int32_T                    ((int32_T)(-2147483647L-1L))\r\n#define MAX_uint32_T                   ((uint32_T)(0xFFFFFFFFUL))\r\n#define MAX_int64_T                    ((int64_T)(9223372036854775807LL))\r\n#define MIN_int64_T                    ((int64_T)(-9223372036854775807LL-1LL))\r\n#define MAX_uint64_T                   ((uint64_T)(0xFFFFFFFFFFFFFFFFULL))\r\n\r\n/* Block D-Work pointer type */\r\ntypedef void * pointer_T;\r\n\r\n#endif                                 /* RTWTYPES_H */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"rtmodel.h","type":"header","group":"interface","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Interface files","code":"/*\r\n * File: rtmodel.h\r\n *\r\n * Code generated for Simulink model 'FW_control_DC'.\r\n *\r\n * Model version                  : 9.36\r\n * Simulink Coder version         : 9.8 (R2022b) 13-May-2022\r\n * C/C++ source code generated on : Fri Dec 23 12:16:43 2022\r\n *\r\n * Target selection: ert.tlc\r\n * Embedded hardware selection: Texas Instruments->C2000\r\n * Code generation objectives: Unspecified\r\n * Validation result: Not run\r\n */\r\n\r\n#ifndef RTW_HEADER_rtmodel_h_\r\n#define RTW_HEADER_rtmodel_h_\r\n#include \"FW_control_DC.h\"\r\n\r\n/* Macros generated for backwards compatibility  */\r\n#ifndef rtmGetStopRequested\r\n#define rtmGetStopRequested(rtm)       ((void*) 0)\r\n#endif\r\n#endif                                 /* RTW_HEADER_rtmodel_h_ */\r\n\r\n/*\r\n * File trailer for generated code.\r\n *\r\n * [EOF]\r\n */\r\n"},{"name":"F2806x_Adc.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:    F2806x_Adc.c\r\n//\r\n// TITLE:   F2806x ADC Initialization & Support Functions.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\r\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // F2806x Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // F2806x Examples Include File\r\n\r\n#define ADC_usDELAY  1000L\r\n\r\n//---------------------------------------------------------------------------\r\n// InitAdc:\r\n//---------------------------------------------------------------------------\r\n// This function initializes ADC to a known state.\r\n//\r\n// NOTE: ADC INIT IS DIFFERENT ON F2806x DEVICES COMPARED TO OTHER 28X DEVICES\r\n//\r\n//  *IMPORTANT*\r\n//  IF RUNNING FROM FLASH, PLEASE COPY OVER THE SECTION \"ramfuncs\"  FROM FLASH\r\n//  TO RAM PRIOR TO CALLING InitSysCtrl(). THIS PREVENTS THE MCU FROM THROWING \r\n//  AN EXCEPTION WHEN A CALL TO DELAY_US() IS MADE. \r\n//\r\nvoid InitAdc(void)\r\n{\r\n    extern void DSP28x_usDelay(Uint32 Count);\r\n\r\n    // *IMPORTANT*\r\n    // The Device_cal function, which copies the ADC calibration values from TI reserved\r\n    // OTP into the ADCREFSEL and ADCOFFTRIM registers, occurs automatically in the\r\n    // Boot ROM. If the boot ROM code is bypassed during the debug process, the\r\n    // following function MUST be called for the ADC to function according\r\n    // to specification. The clocks to the ADC MUST be enabled before calling this\r\n    // function.\r\n    // See the device data manual and/or the ADC Reference\r\n    // Manual for more information.\r\n\r\n        EALLOW;\r\n        SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 1;\r\n        (*Device_cal)();\r\n        EDIS;\r\n\r\n    // To powerup the ADC the ADCENCLK bit should be set first to enable\r\n    // clocks, followed by powering up the bandgap, reference circuitry, and ADC core.\r\n    // Before the first conversion is performed a 5ms delay must be observed\r\n    // after power up to give all analog circuits time to power up and settle\r\n\r\n    // Please note that for the delay function below to operate correctly the\r\n    // CPU_RATE define statement in the F2806x_Examples.h file must\r\n    // contain the correct CPU clock period in nanoseconds.\r\n    EALLOW;\r\n    AdcRegs.ADCCTL1.bit.ADCBGPWD  = 1;      // Power ADC BG\r\n    AdcRegs.ADCCTL1.bit.ADCREFPWD = 1;      // Power reference\r\n    AdcRegs.ADCCTL1.bit.ADCPWDN   = 1;      // Power ADC\r\n    AdcRegs.ADCCTL1.bit.ADCENABLE = 1;      // Enable ADC\r\n    AdcRegs.ADCCTL1.bit.ADCREFSEL = 0;      // Select interal BG\r\n    EDIS;\r\n\r\n    DELAY_US(ADC_usDELAY);         // Delay before converting ADC channels\r\n\r\n    EALLOW;\r\n    AdcRegs.ADCCTL2.bit.CLKDIV2EN = 1;\r\n    EDIS;\r\n\r\n    DELAY_US(ADC_usDELAY);         // Delay before converting ADC channels\r\n}\r\n\r\nvoid InitAdcAio()\r\n{\r\n\r\n   EALLOW;\r\n\r\n/* Configure ADC pins using AIO regs*/\r\n// This specifies which of the possible AIO pins will be Analog input pins.\r\n// NOTE: AIO1,3,5,7-9,11,13,15 are analog inputs in all AIOMUX1 configurations.\r\n// Comment out other unwanted lines.\r\n\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO2 = 2;    // Configure AIO2 for A2 (analog input) operation\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO4 = 2;    // Configure AIO4 for A4 (analog input) operation\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO6 = 2;    // Configure AIO6 for A6 (analog input) operation\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO10 = 2;   // Configure AIO10 for B2 (analog input) operation\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO12 = 2;   // Configure AIO12 for B4 (analog input) operation\r\n    GpioCtrlRegs.AIOMUX1.bit.AIO14 = 2;   // Configure AIO14 for B6 (analog input) operation\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\n/* AdcoffsetSelfCal-\r\n   This function re-calibrates the ADC zero offset error by converting the VREFLO reference with\r\n   the ADC and modifying the ADCOFFTRIM register. VREFLO is sampled by the ADC using an internal\r\n   MUX select which connects VREFLO to A5 without sacrificing an external ADC pin. This\r\n   function calls two other functions:\r\n   - AdcChanSelect(channel) – selects the ADC channel to convert\r\n   - AdcConversion() – initiates several ADC conversions and returns the average\r\n*/\r\nvoid AdcOffsetSelfCal()\r\n{\r\n    Uint16 AdcConvMean;\r\n    EALLOW;\r\n    AdcRegs.ADCCTL1.bit.ADCREFSEL = 0;                  //Select internal reference mode\r\n    AdcRegs.ADCCTL1.bit.VREFLOCONV = 1;                 //Select VREFLO internal connection on B5\r\n    AdcChanSelect(13);                                  //Select channel B5 for all SOC\r\n    AdcRegs.ADCOFFTRIM.bit.OFFTRIM = 80;                //Apply artificial offset (+80) to account for a negative offset that may reside in the ADC core\r\n    AdcConvMean = AdcConversion();                      //Capture ADC conversion on VREFLO\r\n    AdcRegs.ADCOFFTRIM.bit.OFFTRIM = 80 - AdcConvMean;  //Set offtrim register with new value (i.e remove artical offset (+80) and create a two's compliment of the offset error)\r\n    AdcRegs.ADCCTL1.bit.VREFLOCONV = 0;                 //Select external ADCIN5 input pin on B5\r\n    EDIS;\r\n}\r\n\r\n/*  AdcChanSelect-\r\n    This function selects the ADC channel to convert by setting all SOC channel selects to a single channel.\r\n\r\n     * IMPORTANT * This function will overwrite previous SOC channel select settings. Recommend saving\r\n           the previous settings.\r\n */\r\nvoid AdcChanSelect(Uint16 ch_no)\r\n{\r\n    AdcRegs.ADCSOC0CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC1CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC2CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC3CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC4CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC5CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC6CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC7CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC8CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC9CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC10CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC11CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC12CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC13CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC14CTL.bit.CHSEL= ch_no;\r\n    AdcRegs.ADCSOC15CTL.bit.CHSEL= ch_no;\r\n} //end AdcChanSelect\r\n\r\n/* AdcConversion -\r\n   This function initiates several ADC conversions and returns the average. It uses ADCINT1 and ADCINT2\r\n   to \"ping-pong\" between SOC0-7 and SOC8-15 and is referred to as \"ping-pong\" sampling.\r\n\r\n     * IMPORTANT * This function will overwrite previous ADC settings. Recommend saving previous settings.\r\n*/\r\nUint16 AdcConversion(void)\r\n{\r\n    Uint16 index, SampleSize, Mean, ACQPS_Value;\r\n    Uint32 Sum;\r\n\r\n    index       = 0;            //initialize index to 0\r\n    SampleSize  = 256;          //set sample size to 256 (**NOTE: Sample size must be multiples of 2^x where is an integer >= 4)\r\n    Sum         = 0;            //set sum to 0\r\n    Mean        = 999;          //initialize mean to known value\r\n\r\n    //Set the ADC sample window to the desired value (Sample window = ACQPS + 1)\r\n    ACQPS_Value = 6;\r\n    AdcRegs.ADCSOC0CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC1CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC2CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC3CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC4CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC5CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC6CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC7CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC8CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC9CTL.bit.ACQPS  = ACQPS_Value;\r\n    AdcRegs.ADCSOC10CTL.bit.ACQPS = ACQPS_Value;\r\n    AdcRegs.ADCSOC11CTL.bit.ACQPS = ACQPS_Value;\r\n    AdcRegs.ADCSOC12CTL.bit.ACQPS = ACQPS_Value;\r\n    AdcRegs.ADCSOC13CTL.bit.ACQPS = ACQPS_Value;\r\n    AdcRegs.ADCSOC14CTL.bit.ACQPS = ACQPS_Value;\r\n    AdcRegs.ADCSOC15CTL.bit.ACQPS = ACQPS_Value;\r\n\r\n\r\n    //Enable ping-pong sampling\r\n\r\n    // Enabled ADCINT1 and ADCINT2\r\n    AdcRegs.INTSEL1N2.bit.INT1E = 1;\r\n    AdcRegs.INTSEL1N2.bit.INT2E = 1;\r\n\r\n    // Disable continuous sampling for ADCINT1 and ADCINT2\r\n    AdcRegs.INTSEL1N2.bit.INT1CONT = 0;\r\n    AdcRegs.INTSEL1N2.bit.INT2CONT = 0;\r\n\r\n    AdcRegs.ADCCTL1.bit.INTPULSEPOS = 1;    //ADCINTs trigger at end of conversion\r\n\r\n    // Setup ADCINT1 and ADCINT2 trigger source\r\n    AdcRegs.INTSEL1N2.bit.INT1SEL = 6;      //EOC6 triggers ADCINT1\r\n    AdcRegs.INTSEL1N2.bit.INT2SEL = 14;     //EOC14 triggers ADCINT2\r\n\r\n    // Setup each SOC's ADCINT trigger source\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC0  = 2;    //ADCINT2 starts SOC0-7\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC1  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC2  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC3  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC4  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC5  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC6  = 2;\r\n    AdcRegs.ADCINTSOCSEL1.bit.SOC7  = 2;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC8  = 1;    //ADCINT1 starts SOC8-15\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC9  = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC10 = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC11 = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC12 = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC13 = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC14 = 1;\r\n    AdcRegs.ADCINTSOCSEL2.bit.SOC15 = 1;\r\n\r\n    DELAY_US(ADC_usDELAY);                  // Delay before converting ADC channels\r\n\r\n\r\n    //ADC Conversion\r\n\r\n    AdcRegs.ADCSOCFRC1.all = 0x00FF;  // Force Start SOC0-7 to begin ping-pong sampling\r\n\r\n    while( index < SampleSize ){\r\n\r\n        //Wait for ADCINT1 to trigger, then add ADCRESULT0-7 registers to sum\r\n        while (AdcRegs.ADCINTFLG.bit.ADCINT1 == 0){}\r\n        AdcRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;   //Must clear ADCINT1 flag since INT1CONT = 0\r\n        Sum += AdcResult.ADCRESULT0;\r\n        Sum += AdcResult.ADCRESULT1;\r\n        Sum += AdcResult.ADCRESULT2;\r\n        Sum += AdcResult.ADCRESULT3;\r\n        Sum += AdcResult.ADCRESULT4;\r\n        Sum += AdcResult.ADCRESULT5;\r\n        Sum += AdcResult.ADCRESULT6;\r\n        // Wait for SOC9 conversion to start, which gives time for SOC7 conversion result\r\n        while( AdcRegs.ADCSOCFLG1.bit.SOC9 == 1 ){}\r\n        Sum += AdcResult.ADCRESULT7;\r\n\r\n        //Wait for ADCINT2 to trigger, then add ADCRESULT8-15 registers to sum\r\n        while (AdcRegs.ADCINTFLG.bit.ADCINT2 == 0){}\r\n        AdcRegs.ADCINTFLGCLR.bit.ADCINT2 = 1;   //Must clear ADCINT2 flag since INT2CONT = 0\r\n        Sum += AdcResult.ADCRESULT8;\r\n        Sum += AdcResult.ADCRESULT9;\r\n        Sum += AdcResult.ADCRESULT10;\r\n        Sum += AdcResult.ADCRESULT11;\r\n        Sum += AdcResult.ADCRESULT12;\r\n        Sum += AdcResult.ADCRESULT13;\r\n        Sum += AdcResult.ADCRESULT14;\r\n        // Wait for SOC1 conversion to start, which gives time for SOC15 conversion result\r\n        while( AdcRegs.ADCSOCFLG1.bit.SOC1 == 1 ){}\r\n        Sum += AdcResult.ADCRESULT15;\r\n\r\n        index+=16;\r\n\r\n    } // end data collection\r\n\r\n    //Disable ADCINT1 and ADCINT2 to STOP the ping-pong sampling\r\n    AdcRegs.INTSEL1N2.bit.INT1E = 0;\r\n    AdcRegs.INTSEL1N2.bit.INT2E = 0;\r\n\r\n    while(AdcRegs.ADCSOCFLG1.all != 0){} // Wait for any pending SOCs to complete\r\n\r\n    // Clear any pending interrupts\r\n    AdcRegs.ADCINTFLGCLR.bit.ADCINT1 = 1;\r\n    AdcRegs.ADCINTFLGCLR.bit.ADCINT2 = 1;\r\n    AdcRegs.ADCINTOVFCLR.bit.ADCINT1 = 1;\r\n    AdcRegs.ADCINTOVFCLR.bit.ADCINT2 = 1;\r\n\r\n    //reset RR pointer to 32, so that next SOC is SOC0\r\n    AdcRegs.SOCPRICTL.bit.SOCPRIORITY = 1;\r\n    while( AdcRegs.SOCPRICTL.bit.SOCPRIORITY != 1 );\r\n    AdcRegs.SOCPRICTL.bit.SOCPRIORITY = 0;\r\n    while( AdcRegs.SOCPRICTL.bit.SOCPRIORITY != 0 );\r\n\r\n    Mean = Sum / SampleSize;    //Calculate average ADC sample value\r\n\r\n    return Mean;                //return the average\r\n\r\n}//end AdcConversion\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n"},{"name":"F2806x_CodeStartBranch.asm","type":"other","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":";//###########################################################################\r\n;//\r\n;// FILE:  F2806x_CodeStartBranch.asm\t\r\n;//\r\n;// TITLE: Branch for redirecting code execution after boot. \r\n;//\r\n;// For these examples, code_start is the first code that is executed after\r\n;// exiting the boot ROM code. \r\n;//\r\n;// The codestart section in the linker cmd file is used to physically place\r\n;// this code at the correct memory location.  This section should be placed \r\n;// at the location the BOOT ROM will re-direct the code to.  For example, \r\n;// for boot to FLASH this code will be located at 0x3f7ff6. \r\n;//\r\n;// In addition, the example F2806x projects are setup such that the codegen\r\n;// entry point is also set to the code_start label.  This is done by linker \r\n;// option -e in the project build options.  When the debugger loads the code,\r\n;// it will automatically set the PC to the \"entry point\" address indicated by\r\n;// the -e linker option.  In this case the debugger is simply assigning the PC, \r\n;// it is not the same as a full reset of the device. \r\n;// \r\n;// The compiler may warn that the entry point for the project is other then\r\n;//  _c_init00.  _c_init00 is the C environment setup and is run before \r\n;// main() is entered. The code_start code will re-direct the execution \r\n;// to _c_init00 and thus there is no worry and this warning can be ignored. \r\n;// \r\n;//###########################################################################\r\n;// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $ \r\n;// $Release Date: February  2, 2016 $ \r\n;// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n;//             http://www.ti.com/ ALL RIGHTS RESERVED $\n;//###########################################################################\r\n\r\n***********************************************************************\r\n\r\nWD_DISABLE\t.set\t1\t\t;set to 1 to disable WD, else set to 0\r\n\r\n    .ref _c_int00\r\n    .global code_start\r\n\r\n***********************************************************************\r\n* Function: codestart section\r\n*\r\n* Description: Branch to code starting point\r\n***********************************************************************\r\n\r\n    .sect \"codestart\"\r\n\r\ncode_start:\r\n    .if WD_DISABLE == 1\r\n        LB wd_disable       ;Branch to watchdog disable code\r\n    .else\r\n        LB _c_int00         ;Branch to start of boot.asm in RTS library\r\n    .endif\r\n\r\n;end codestart section\r\n\r\n***********************************************************************\r\n* Function: wd_disable\r\n*\r\n* Description: Disables the watchdog timer\r\n***********************************************************************\r\n    .if WD_DISABLE == 1\r\n\r\n    .text\r\nwd_disable:\r\n    SETC OBJMODE        ;Set OBJMODE for 28x object code\r\n    EALLOW              ;Enable EALLOW protected register access\r\n    MOVZ DP, #7029h>>6  ;Set data page for WDCR register\r\n    MOV @7029h, #0068h  ;Set WDDIS bit in WDCR to disable WD\r\n    EDIS                ;Disable EALLOW protected register access\r\n    LB _c_int00         ;Branch to start of boot.asm in RTS library\r\n\r\n    .endif\r\n\r\n;end wd_disable\r\n\r\n\t.end\r\n\t\r\n;//===========================================================================\r\n;// End of file.\r\n;//===========================================================================\r\n"},{"name":"F2806x_CpuTimers.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:\tF2806x_CpuTimers.c\r\n//\r\n// TITLE:\tCPU 32-bit Timers Initialization & Support Functions.\r\n//\r\n// NOTES:\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // Examples Include File\r\n\r\n\r\nstruct CPUTIMER_VARS CpuTimer0;\r\nstruct CPUTIMER_VARS CpuTimer1;\r\nstruct CPUTIMER_VARS CpuTimer2;\r\n\r\n//---------------------------------------------------------------------------\r\n// InitCpuTimers:\r\n//---------------------------------------------------------------------------\r\n// This function initializes all three CPU timers to a known state.\r\n//\r\nvoid InitCpuTimers(void)\r\n{\r\n    // CPU Timer 0\r\n\t// Initialize address pointers to respective timer registers:\r\n\tCpuTimer0.RegsAddr = &CpuTimer0Regs;\r\n\t// Initialize timer period to maximum:\r\n\tCpuTimer0Regs.PRD.all  = 0xFFFFFFFF;\r\n\t// Initialize pre-scale counter to divide by 1 (SYSCLKOUT):\r\n\tCpuTimer0Regs.TPR.all  = 0;\r\n\tCpuTimer0Regs.TPRH.all = 0;\r\n\t// Make sure timer is stopped:\r\n\tCpuTimer0Regs.TCR.bit.TSS = 1;\r\n\t// Reload all counter register with period value:\r\n\tCpuTimer0Regs.TCR.bit.TRB = 1;\r\n\t// Reset interrupt counters:\r\n\t//CpuTimer0.InterruptCount = 0;\r\n\r\n\r\n// Initialize address pointers to respective timer registers:\r\n\tCpuTimer1.RegsAddr = &CpuTimer1Regs;\r\n\tCpuTimer2.RegsAddr = &CpuTimer2Regs;\r\n\t// Initialize timer period to maximum:\r\n\tCpuTimer1Regs.PRD.all  = 0xFFFFFFFF;\r\n\tCpuTimer2Regs.PRD.all  = 0xFFFFFFFF;\r\n    // Initialize pre-scale counter to divide by 1 (SYSCLKOUT):\r\n\tCpuTimer1Regs.TPR.all  = 0;\r\n\tCpuTimer1Regs.TPRH.all = 0;\r\n\tCpuTimer2Regs.TPR.all  = 0;\r\n\tCpuTimer2Regs.TPRH.all = 0;\r\n    // Make sure timers are stopped:\r\n\tCpuTimer1Regs.TCR.bit.TSS = 1;\r\n\tCpuTimer2Regs.TCR.bit.TSS = 1;\r\n\t// Reload all counter register with period value:\r\n\tCpuTimer1Regs.TCR.bit.TRB = 1;\r\n\tCpuTimer2Regs.TCR.bit.TRB = 1;\r\n\t// Reset interrupt counters:\r\n\t//CpuTimer1.InterruptCount = 0;\r\n\t//CpuTimer2.InterruptCount = 0;\r\n\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// ConfigCpuTimer:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the selected timer to the period specified\r\n// by the \"Freq\" and \"Period\" parameters. The \"Freq\" is entered as \"MHz\"\r\n// and the period in \"uSeconds\". The timer is held in the stopped state\r\n// after configuration.\r\n//\r\nvoid ConfigCpuTimer(struct CPUTIMER_VARS *Timer, float Freq, float Period)\r\n{\r\n\tUint32 \tPeriodInClocks;\r\n\r\n\t// Initialize timer period:\r\n\tTimer->CPUFreqInMHz = Freq;\r\n\tTimer->PeriodInUSec = Period;\r\n\tPeriodInClocks = (long) (Freq * Period);\r\n\tTimer->RegsAddr->PRD.all = PeriodInClocks - 1; // Counter decrements PRD+1 times each period\r\n\r\n\t// Set pre-scale counter to divide by 1 (SYSCLKOUT):\r\n\tTimer->RegsAddr->TPR.all  = 0;\r\n\tTimer->RegsAddr->TPRH.all  = 0;\r\n\r\n\t// Initialize timer control register:\r\n\tTimer->RegsAddr->TCR.bit.TSS = 1;      // 1 = Stop timer, 0 = Start/Restart Timer\r\n\tTimer->RegsAddr->TCR.bit.TRB = 1;      // 1 = reload timer\r\n\tTimer->RegsAddr->TCR.bit.SOFT = 0;\r\n\tTimer->RegsAddr->TCR.bit.FREE = 0;     // Timer Free Run Disabled\r\n\tTimer->RegsAddr->TCR.bit.TIE = 1;      // 0 = Disable/ 1 = Enable Timer Interrupt\r\n\r\n\t// Reset interrupt counter:\r\n\tTimer->InterruptCount = 0;\r\n\r\n}\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n"},{"name":"F2806x_DefaultIsr.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:\tF2806x_DefaultIsr.c\r\n//\r\n// TITLE:\tF2806x Device Default Interrupt Service Routines.\r\n//\r\n// This file contains shell ISR routines for the 2803x PIE vector table.\r\n// Typically these shell ISR routines can be used to populate the entire PIE\r\n// vector table during device debug.  In this manner if an interrupt is taken\r\n// during firmware development, there will always be an ISR to catch it.\r\n//\r\n// As development progresses, these ISR routines can be eliminated and replaced\r\n// with the user's own ISR routines for each interrupt.  Since these shell ISRs\r\n// include infinite loops they will typically not be included as-is in the final\r\n// production firmware.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // F2806x Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // F2806x Examples Include File\r\n\r\n// Connected to INT13 of CPU (use MINT13 mask):\r\n// ISR can be used by the user.\r\n__interrupt void INT13_ISR(void)     // INT13 or CPU-Timer1\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void INT14_ISR(void)     // INT14 or CPU-Timer2\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void DATALOG_ISR(void)   // Datalogging interrupt\n{\r\n   // Insert ISR Code here\r\n\r\n   // Next two lines for debug only to halt the processor here\r\n   // Remove after inserting ISR Code\r\n  __asm (\"      ESTOP0\");\n   for(;;);\r\n}\r\n\r\n__interrupt void RTOSINT_ISR(void)   // RTOS interrupt\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void EMUINT_ISR(void)    // Emulation interrupt\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void NMI_ISR(void)       // Non-maskable interrupt\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void ILLEGAL_ISR(void)   // Illegal operation TRAP\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm(\"          ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n__interrupt void USER1_ISR(void)     // User Defined trap 1\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n__interrupt void USER2_ISR(void)     // User Defined trap 2\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n__interrupt void USER3_ISR(void)     // User Defined trap 3\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER4_ISR(void)     // User Defined trap 4\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER5_ISR(void)     // User Defined trap 5\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER6_ISR(void)     // User Defined trap 6\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER7_ISR(void)     // User Defined trap 7\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER8_ISR(void)     // User Defined trap 8\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER9_ISR(void)     // User Defined trap 9\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER10_ISR(void)    // User Defined trap 10\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER11_ISR(void)    // User Defined trap 11\n{\r\n  // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void USER12_ISR(void)     // User Defined trap 12\n{\r\n // Insert ISR Code here\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 1 - MUXed into CPU INT1\r\n// -----------------------------------------------------------\r\n// INT1.1\r\n__interrupt void ADCINT1_ISR(void)   // ADC  (Can also be ISR for INT10.1 when enabled)\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT1.2\r\n__interrupt void ADCINT2_ISR(void)  // ADC  (Can also be ISR for INT10.2 when enabled)\n{\r\n\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n\r\n __asm(\"\t  ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT1.3 - Reserved\r\n\r\n// INT1.4\r\n__interrupt void  XINT1_ISR(void)\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT1.5\r\n__interrupt void  XINT2_ISR(void)\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT1.6\r\n__interrupt void  ADCINT9_ISR(void)\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT1.7\r\n__interrupt void  TINT0_ISR(void)      // CPU-Timer 0\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT1.8\r\n__interrupt void  WAKEINT_ISR(void)    // WD, LOW Power\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 2 - MUXed into CPU INT2\r\n// -----------------------------------------------------------\r\n\r\n// INT2.1\r\n__interrupt void EPWM1_TZINT_ISR(void)    // EPWM Trip Zone-1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.2\r\n__interrupt void EPWM2_TZINT_ISR(void)    // EPWM Trip Zone-2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.3\r\n__interrupt void EPWM3_TZINT_ISR(void)    // EPWM Trip Zone-3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.4\r\n__interrupt void EPWM4_TZINT_ISR(void)    // EPWM Trip Zone-4\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.5\r\n__interrupt void EPWM5_TZINT_ISR(void)    // EPWM Trip Zone-5\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.6\r\n__interrupt void EPWM6_TZINT_ISR(void)    // EPWM Trip Zone-6\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.7\r\n__interrupt void EPWM7_TZINT_ISR(void)    // EPWM Trip Zone-7\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT2.8\r\n__interrupt void EPWM8_TZINT_ISR(void)    // EPWM Trip Zone-8\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP2;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 3 - MUXed into CPU INT3\r\n// -----------------------------------------------------------\r\n\r\n// INT 3.1\r\n__interrupt void EPWM1_INT_ISR(void)     // EPWM-1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.2\r\n__interrupt void EPWM2_INT_ISR(void)     // EPWM-2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.3\r\n__interrupt void EPWM3_INT_ISR(void)    // EPWM-3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.4\r\n__interrupt void EPWM4_INT_ISR(void)    // EPWM-4\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.5\r\n__interrupt void EPWM5_INT_ISR(void)    // EPWM-5\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.6\r\n__interrupt void EPWM6_INT_ISR(void)    // EPWM-6\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.7\r\n__interrupt void EPWM7_INT_ISR(void)    // EPWM-7\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT3.8\r\n__interrupt void EPWM8_INT_ISR(void)    // EPWM-8\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 4 - MUXed into CPU INT4\r\n// -----------------------------------------------------------\r\n\r\n// INT 4.1\r\n__interrupt void ECAP1_INT_ISR(void)    // ECAP-1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT4.2\r\n__interrupt void ECAP2_INT_ISR(void)    // ECAP-2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT4.3\r\n__interrupt void ECAP3_INT_ISR(void)    // ECAP-3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT4.4 - Reserved\r\n// INT4.5 - Reserved\r\n// INT4.6 - Reserved\r\n\r\n// INT4.7\r\n__interrupt void HRCAP1_INT_ISR(void)    // HRCAP-1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT4.8\r\n__interrupt void HRCAP2_INT_ISR(void)    // HRCAP-2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP4;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 5 - MUXed into CPU INT5\r\n// -----------------------------------------------------------\r\n\r\n// INT 5.1\r\n__interrupt void EQEP1_INT_ISR(void)    // EQEP-1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT5.2\r\n__interrupt void EQEP2_INT_ISR(void)    // EQEP-2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT5.3 - Reserved\r\n\r\n// INT5.4\r\n__interrupt void HRCAP3_INT_ISR(void)    // HRCAP-3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT5.5\r\n__interrupt void HRCAP4_INT_ISR(void)    // HRCAP-4\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT5.6 - Reserved\r\n// INT5.7 - Reserved\r\n\r\n// INT5.8\r\n__interrupt void USB0_INT_ISR(void)    // USB-0\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP5;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 6 - MUXed into CPU INT6\r\n// -----------------------------------------------------------\r\n\r\n// INT6.1\r\n__interrupt void SPIRXINTA_ISR(void)    // SPI-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.2\r\n__interrupt void SPITXINTA_ISR(void)     // SPI-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.3\r\n__interrupt void SPIRXINTB_ISR(void)    // SPI-B\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.4\r\n__interrupt void SPITXINTB_ISR(void)     // SPI-B\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.5\r\n__interrupt void MRINTA_ISR(void)     // McBSP-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.6\r\n__interrupt void MXINTA_ISR(void)     // McBSP-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP6;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT6.7 - Reserved\r\n// INT6.8 - Reserved\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 7 - MUXed into CPU INT7\r\n// -----------------------------------------------------------\r\n\r\n// INT7.1\r\n__interrupt void DINTCH1_ISR(void)     // DMA Channel 1\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.2\r\n__interrupt void DINTCH2_ISR(void)     // DMA Channel 2\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.3\r\n__interrupt void DINTCH3_ISR(void)     // DMA Channel 3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.4\r\n__interrupt void DINTCH4_ISR(void)     // DMA Channel 4\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.5\r\n__interrupt void DINTCH5_ISR(void)     // DMA Channel 5\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.6\r\n__interrupt void DINTCH6_ISR(void)     // DMA Channel 6\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP7;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT7.7 - Reserved\r\n// INT7.8 - Reserved\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 8 - MUXed into CPU INT8\r\n// -----------------------------------------------------------\r\n\r\n// INT8.1\r\n__interrupt void I2CINT1A_ISR(void)     // I2C-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT8.2\r\n__interrupt void I2CINT2A_ISR(void)     // I2C-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP8;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT8.3 - Reserved\r\n// INT8.4 - Reserved\r\n// INT8.5 - Reserved\r\n// INT8.6 - Reserved\r\n// INT8.7 - Reserved\r\n// INT8.8 - Reserved\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 9 - MUXed into CPU INT9\r\n// -----------------------------------------------------------\r\n\r\n// INT9.1\r\n__interrupt void SCIRXINTA_ISR(void)     // SCI-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.2\r\n__interrupt void SCITXINTA_ISR(void)     // SCI-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.3\r\n__interrupt void SCIRXINTB_ISR(void)     // SCI-B\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.4\r\n__interrupt void SCITXINTB_ISR(void)     // SCI-B\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.5\r\n__interrupt void ECAN0INTA_ISR(void)     // ECAN-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.6\r\n__interrupt void ECAN1INTA_ISR(void)     // ECAN-A\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP9;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT9.7 - Reserved\r\n// INT9.8 - Reserved\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 10 - MUXed into CPU INT10\r\n// -----------------------------------------------------------\r\n\r\n// INT10.1 - Reserved or ADCINT1_ISR\r\n// INT10.2 - Reserved or ADCINT2_ISR\r\n\r\n// INT10.3\r\n__interrupt void ADCINT3_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT10.4\r\n__interrupt void ADCINT4_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT10.5\r\n__interrupt void ADCINT5_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT10.6\r\n__interrupt void ADCINT6_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT10.7\r\n__interrupt void ADCINT7_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT10.8\r\n__interrupt void ADCINT8_ISR(void)    // ADC\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP10;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 11 - MUXed into CPU INT11\r\n// -----------------------------------------------------------\r\n\r\n// INT11.1\r\n__interrupt void CLA1_INT1_ISR(void)   // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT11.2\r\n__interrupt void CLA1_INT2_ISR(void)  // MCLA\n{\r\n\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n\r\n __asm(\"\t  ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT11.3\r\n__interrupt void CLA1_INT3_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT11.4\r\n__interrupt void CLA1_INT4_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT11.5\r\n__interrupt void CLA1_INT5_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT11.6\r\n__interrupt void CLA1_INT6_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT11.7\r\n__interrupt void CLA1_INT7_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// INT11.8\r\n__interrupt void CLA1_INT8_ISR(void)    // MCLA\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP11;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n// -----------------------------------------------------------\r\n// PIE Group 12 - MUXed into CPU INT12\r\n// -----------------------------------------------------------\r\n\r\n// INT12.1\r\n__interrupt void XINT3_ISR(void)  // External interrupt 3\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT12.2 - Reserved\r\n// INT12.3 - Reserved\r\n// INT12.4 - Reserved\r\n// INT12.5 - Reserved\r\n// INT12.6 - Reserved\r\n\r\n// INT12.7\r\n__interrupt void LVF_ISR(void)  // Latched overflow\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n// INT12.8\r\n__interrupt void LUF_ISR(void)  // Latched underflow\n{\r\n  // Insert ISR Code here\r\n\r\n  // To receive more interrupts from this PIE group, acknowledge this interrupt\r\n  // PieCtrlRegs.PIEACK.all = PIEACK_GROUP12;\r\n\r\n  // Next two lines for debug only to halt the processor here\r\n  // Remove after inserting ISR Code\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Catch All Default ISRs:\r\n//\r\n\r\n__interrupt void EMPTY_ISR(void)  // Empty ISR - only does a return.\n{\r\n\r\n}\r\n\r\n__interrupt void PIE_RESERVED(void)  // Reserved space.  For test.\n{\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n__interrupt void rsvd_ISR(void)      // For test\n{\r\n __asm (\"      ESTOP0\");\n  for(;;);\r\n}\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n\r\n"},{"name":"F2806x_Dma.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:    F2806x_DMA.c\r\n//\r\n// TITLE:   F2806x Device DMA Initialization & Support Functions.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // Examples Include File\r\n\r\n// This function initializes the DMA to a known state.\r\n//\r\nvoid DMAInitialize(void)\r\n{\r\n    EALLOW;\r\n\r\n    // Perform a hard reset on DMA\r\n    DmaRegs.DMACTRL.bit.HARDRESET = 1;\r\n   __asm (\" nop\"); // one NOP required after HARDRESET\n\r\n    // Allow DMA to run free on emulation suspend\r\n    DmaRegs.DEBUGCTRL.bit.FREE = 1;\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH1AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH1.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH1.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH1.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH1.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH1BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH1.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH1.SRC_BURST_STEP = srcbstep;              // Increment source addr between each word x-ferred\r\n    DmaRegs.CH1.DST_BURST_STEP = desbstep;              // Increment dest addr between each word x-ferred\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH1TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up TRANSFER registers:\r\n    DmaRegs.CH1.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH1.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH1.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH1WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up WRAP registers:\r\n    DmaRegs.CH1.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH1.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH1.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH1.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH1ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up MODE Register:\r\n    DmaRegs.CH1.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH1.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH1.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH1.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH1.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH1.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH1.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH1.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH1.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH1.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx1 = 1;              // Enable DMA CH1 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n// This function starts DMA Channel 1.\r\nvoid StartDMACH1(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH1.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH2AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH2.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH2.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH2.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH2.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH2BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH2.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH2.SRC_BURST_STEP = srcbstep;              // Increment source addr between each word x-ferred\r\n    DmaRegs.CH2.DST_BURST_STEP = desbstep;              // Increment dest addr between each word x-ferred\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH2TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up TRANSFER registers:\r\n    DmaRegs.CH2.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH2.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH2.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH2WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up WRAP registers:\r\n    DmaRegs.CH2.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH2.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH2.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH2.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH2ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up MODE Register:\r\n    DmaRegs.CH2.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH2.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH2.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH2.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH2.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH2.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH2.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH2.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH2.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH2.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx2 = 1;              // Enable DMA CH2 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\n\r\n// This function starts DMA Channel 2.\r\nvoid StartDMACH2(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH2.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\n\r\n\r\nvoid DMACH3AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH3.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH3.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH3.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH3.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH3BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH3.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH3.SRC_BURST_STEP = srcbstep;              // Increment source addr between each word x-ferred\r\n    DmaRegs.CH3.DST_BURST_STEP = desbstep;              // Increment dest addr between each word x-ferred\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH3TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up TRANSFER registers:\r\n    DmaRegs.CH3.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH3.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH3.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH3WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n            // Set up WRAP registers:\r\n    DmaRegs.CH3.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH3.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH3.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH3.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH3ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up MODE Register:\r\n    DmaRegs.CH3.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH3.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH3.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH3.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH3.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH3.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH3.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH3.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH3.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH3.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx3 = 1;              // Enable DMA CH3 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n// This function starts DMA Channel 3.\r\nvoid StartDMACH3(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH3.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH4AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH4.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH4.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH4.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH4.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH4BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH4.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH4.SRC_BURST_STEP = srcbstep;              // Increment source addr between each word x-ferred\r\n    DmaRegs.CH4.DST_BURST_STEP = desbstep;              // Increment dest addr between each word x-ferred\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH4TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up TRANSFER registers:\r\n    DmaRegs.CH4.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH4.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH4.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH4WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up WRAP registers:\r\n    DmaRegs.CH4.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH4.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH4.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH4.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH4ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up MODE Register:\r\n    DmaRegs.CH4.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH4.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH4.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH4.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH4.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH4.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH4.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH4.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH4.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH4.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx4 = 1;              // Enable DMA CH4 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\n// This function starts DMA Channel 4.\r\nvoid StartDMACH4(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH4.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH5AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH5.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH5.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH5.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH5.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH5BurstConfig(Uint16 bsize, int16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH5.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH5.SRC_BURST_STEP = srcbstep;              // Increment source addr between each word x-ferred\r\n    DmaRegs.CH5.DST_BURST_STEP = desbstep;              // Increment dest addr between each word x-ferred\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH5TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n\r\n        // Set up TRANSFER registers:\r\n    DmaRegs.CH5.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH5.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH5.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH5WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n\r\n        // Set up WRAP registers:\r\n    DmaRegs.CH5.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH5.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH5.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH5.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH5ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up MODE Register:\r\n    DmaRegs.CH5.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH5.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH5.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH5.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH5.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH5.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH5.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH5.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH5.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH5.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx5 = 1;              // Enable DMA CH5 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n// This function starts DMA Channel 5.\r\nvoid StartDMACH5(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH5.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\n\r\n\r\nvoid DMACH6AddrConfig(volatile Uint16 *DMA_Dest,volatile Uint16 *DMA_Source)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up SOURCE address:\r\n    DmaRegs.CH6.SRC_BEG_ADDR_SHADOW = (Uint32)DMA_Source;   // Point to beginning of source buffer\r\n    DmaRegs.CH6.SRC_ADDR_SHADOW =     (Uint32)DMA_Source;\r\n\r\n    // Set up DESTINATION address:\r\n    DmaRegs.CH6.DST_BEG_ADDR_SHADOW = (Uint32)DMA_Dest;     // Point to beginning of destination buffer\r\n    DmaRegs.CH6.DST_ADDR_SHADOW =     (Uint32)DMA_Dest;\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH6BurstConfig(Uint16 bsize,Uint16 srcbstep, int16 desbstep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up BURST registers:\r\n    DmaRegs.CH6.BURST_SIZE.all = bsize;                 // Number of words(X-1) x-ferred in a burst\r\n    DmaRegs.CH6.SRC_BURST_STEP = srcbstep;                  // Increment source addr between each word x-ferred\r\n    DmaRegs.CH6.DST_BURST_STEP = desbstep;                // Increment dest addr between each word x-ferred\r\n\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH6TransferConfig(Uint16 tsize, int16 srctstep, int16 deststep)\r\n{\r\n    EALLOW;\r\n\r\n    // Set up TRANSFER registers:\r\n    DmaRegs.CH6.TRANSFER_SIZE = tsize;                  // Number of bursts per transfer, DMA interrupt will occur after completed transfer\r\n    DmaRegs.CH6.SRC_TRANSFER_STEP = srctstep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n    DmaRegs.CH6.DST_TRANSFER_STEP = deststep;           // TRANSFER_STEP is ignored when WRAP occurs\r\n\r\n    EDIS;\r\n}\r\n\r\nvoid DMACH6WrapConfig(Uint16 srcwsize, int16 srcwstep, Uint16 deswsize, int16 deswstep)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up WRAP registers:\r\n    DmaRegs.CH6.SRC_WRAP_SIZE = srcwsize;               // Wrap source address after N bursts\r\n    DmaRegs.CH6.SRC_WRAP_STEP = srcwstep;               // Step for source wrap\r\n\r\n    DmaRegs.CH6.DST_WRAP_SIZE = deswsize;               // Wrap destination address after N bursts\r\n    DmaRegs.CH6.DST_WRAP_STEP = deswstep;               // Step for destination wrap\r\n\r\n    EDIS;\r\n}\r\n\r\n\r\nvoid DMACH6ModeConfig(Uint16 persel, Uint16 perinte, Uint16 oneshot, Uint16 cont, Uint16 synce, Uint16 syncsel, Uint16 ovrinte, Uint16 datasize, Uint16 chintmode, Uint16 chinte)\r\n{\r\n    EALLOW;\r\n\r\n        // Set up MODE Register:\r\n    DmaRegs.CH6.MODE.bit.PERINTSEL = persel;        // Passed DMA channel as peripheral interrupt source\r\n    DmaRegs.CH6.MODE.bit.PERINTE = perinte;         // Peripheral interrupt enable\r\n    DmaRegs.CH6.MODE.bit.ONESHOT = oneshot;         // Oneshot enable\r\n    DmaRegs.CH6.MODE.bit.CONTINUOUS = cont;         // Continous enable\r\n\r\n\r\n    DmaRegs.CH6.MODE.bit.OVRINTE = ovrinte;         // Enable/disable the overflow interrupt\r\n    DmaRegs.CH6.MODE.bit.DATASIZE = datasize;       // 16-bit/32-bit data size transfers\r\n    DmaRegs.CH6.MODE.bit.CHINTMODE = chintmode;     // Generate interrupt to CPU at beginning/end of transfer\r\n    DmaRegs.CH6.MODE.bit.CHINTE = chinte;           // Channel Interrupt to CPU enable\r\n\r\n    // Clear any spurious flags:\r\n    DmaRegs.CH6.CONTROL.bit.PERINTCLR = 1;          // Clear any spurious interrupt flags\r\n\r\n    DmaRegs.CH6.CONTROL.bit.ERRCLR = 1;             // Clear any spurious sync error flags\r\n\r\n    // Initialize PIE vector for CPU interrupt:\r\n    PieCtrlRegs.PIEIER7.bit.INTx6 = 1;              // Enable DMA CH6 interrupt in PIE\r\n\r\n    EDIS;\r\n}\r\n\r\n// This function starts DMA Channel 6.\r\nvoid StartDMACH6(void)\r\n{\r\n    EALLOW;\r\n    DmaRegs.CH6.CONTROL.bit.RUN = 1;\r\n    EDIS;\r\n}\r\n\r\n//===========================================================================\r\n// No more.\r\n//===========================================================================\r\n"},{"name":"F2806x_GlobalVariableDefs.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_headers\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:    F2806x_GlobalVariableDefs.c\r\n//\r\n// TITLE:   F2806x Global Variables and Data Section Pragmas.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // F2806x Headerfile Include File\r\n\r\n//---------------------------------------------------------------------------\r\n// Define Global Peripheral Variables:\r\n//\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"AdcRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(AdcRegs,\"AdcRegsFile\");\r\n#endif\r\nvolatile struct ADC_REGS AdcRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"AdcResultFile\")\r\n#else\r\n#pragma DATA_SECTION(AdcResult,\"AdcResultFile\");\r\n#endif\r\nvolatile struct ADC_RESULT_REGS AdcResult;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"Cla1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(Cla1Regs,\"Cla1RegsFile\");\r\n#endif\r\nvolatile struct CLA_REGS Cla1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"Comp1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(Comp1Regs,\"Comp1RegsFile\");\r\n#endif\r\nvolatile struct COMP_REGS Comp1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"Comp2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(Comp2Regs,\"Comp2RegsFile\");\r\n#endif\r\nvolatile struct COMP_REGS Comp2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"Comp3RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(Comp3Regs,\"Comp3RegsFile\");\r\n#endif\r\nvolatile struct COMP_REGS Comp3Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"CpuTimer0RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(CpuTimer0Regs,\"CpuTimer0RegsFile\");\r\n#endif\r\nvolatile struct CPUTIMER_REGS CpuTimer0Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"CpuTimer1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(CpuTimer1Regs,\"CpuTimer1RegsFile\");\r\n#endif\r\nvolatile struct CPUTIMER_REGS CpuTimer1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"CpuTimer2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(CpuTimer2Regs,\"CpuTimer2RegsFile\");\r\n#endif\r\nvolatile struct CPUTIMER_REGS CpuTimer2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"CsmPwlFile\")\r\n#else\r\n#pragma DATA_SECTION(CsmPwl,\"CsmPwlFile\");\r\n#endif\r\nvolatile struct CSM_PWL CsmPwl;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"CsmRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(CsmRegs,\"CsmRegsFile\");\r\n#endif\r\nvolatile struct CSM_REGS CsmRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"DevEmuRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(DevEmuRegs,\"DevEmuRegsFile\");\r\n#endif\r\nvolatile struct DEV_EMU_REGS DevEmuRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"DmaRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(DmaRegs,\"DmaRegsFile\");\r\n#endif\r\nvolatile struct DMA_REGS DmaRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECanaRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECanaRegs,\"ECanaRegsFile\");\r\n#endif\r\nvolatile struct ECAN_REGS ECanaRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECanaMboxesFile\")\r\n#else\r\n#pragma DATA_SECTION(ECanaMboxes,\"ECanaMboxesFile\");\r\n#endif\r\nvolatile struct ECAN_MBOXES ECanaMboxes;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECanaLAMRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECanaLAMRegs,\"ECanaLAMRegsFile\");\r\n#endif\r\nvolatile struct LAM_REGS ECanaLAMRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECanaMOTSRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECanaMOTSRegs,\"ECanaMOTSRegsFile\");\r\n#endif\r\nvolatile struct MOTS_REGS ECanaMOTSRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECanaMOTORegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECanaMOTORegs,\"ECanaMOTORegsFile\");\r\n#endif\r\nvolatile struct MOTO_REGS ECanaMOTORegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm1Regs,\"EPwm1RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm2Regs,\"EPwm2RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm3RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm3Regs,\"EPwm3RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm3Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm4RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm4Regs,\"EPwm4RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm4Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm5RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm5Regs,\"EPwm5RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm5Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm6RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm6Regs,\"EPwm6RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm6Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm7RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm7Regs,\"EPwm7RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm7Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EPwm8RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EPwm8Regs,\"EPwm8RegsFile\");\r\n#endif\r\nvolatile struct EPWM_REGS EPwm8Regs;\r\n\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECap1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECap1Regs,\"ECap1RegsFile\");\r\n#endif\r\nvolatile struct ECAP_REGS ECap1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECap2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECap2Regs,\"ECap2RegsFile\");\r\n#endif\r\nvolatile struct ECAP_REGS ECap2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ECap3RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ECap3Regs,\"ECap3RegsFile\");\r\n#endif\r\nvolatile struct ECAP_REGS ECap3Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EQep1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EQep1Regs,\"EQep1RegsFile\");\r\n#endif\r\nvolatile struct EQEP_REGS EQep1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EQep2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(EQep2Regs,\"EQep2RegsFile\");\r\n#endif\r\nvolatile struct EQEP_REGS EQep2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"FlashRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(FlashRegs,\"FlashRegsFile\");\r\n#endif\r\nvolatile struct FLASH_REGS FlashRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"GpioCtrlRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(GpioCtrlRegs,\"GpioCtrlRegsFile\");\r\n#endif\r\nvolatile struct GPIO_CTRL_REGS GpioCtrlRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"GpioDataRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(GpioDataRegs,\"GpioDataRegsFile\");\r\n#endif\r\nvolatile struct GPIO_DATA_REGS GpioDataRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"GpioIntRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(GpioIntRegs,\"GpioIntRegsFile\");\r\n#endif\r\nvolatile struct GPIO_INT_REGS GpioIntRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"HRCap1RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(HRCap1Regs,\"HRCap1RegsFile\");\r\n#endif\r\nvolatile struct HRCAP_REGS HRCap1Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"HRCap2RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(HRCap2Regs,\"HRCap2RegsFile\");\r\n#endif\r\nvolatile struct HRCAP_REGS HRCap2Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"HRCap3RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(HRCap3Regs,\"HRCap3RegsFile\");\r\n#endif\r\nvolatile struct HRCAP_REGS HRCap3Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"HRCap4RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(HRCap4Regs,\"HRCap4RegsFile\");\r\n#endif\r\nvolatile struct HRCAP_REGS HRCap4Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"I2caRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(I2caRegs,\"I2caRegsFile\");\r\n#endif\r\nvolatile struct I2C_REGS I2caRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"McbspaRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(McbspaRegs,\"McbspaRegsFile\");\r\n#endif\r\nvolatile struct McBSP_REGS McbspaRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"NmiIntruptRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(NmiIntruptRegs,\"NmiIntruptRegsFile\");\r\n#endif\r\nvolatile struct NMIINTRUPT_REGS NmiIntruptRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"PartIdRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(PartIdRegs,\"PartIdRegsFile\");\r\n#endif\r\nvolatile struct PARTID_REGS PartIdRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"PieCtrlRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(PieCtrlRegs,\"PieCtrlRegsFile\");\r\n#endif\r\nvolatile struct PIE_CTRL_REGS PieCtrlRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"PieVectTableFile\")\r\n#else\r\n#pragma DATA_SECTION(PieVectTable,\"PieVectTableFile\");\r\n#endif\r\nvolatile struct PIE_VECT_TABLE PieVectTable;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"SciaRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(SciaRegs,\"SciaRegsFile\");\r\n#endif\r\nvolatile struct SCI_REGS SciaRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"ScibRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(ScibRegs,\"ScibRegsFile\");\r\n#endif\r\nvolatile struct SCI_REGS ScibRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"SpiaRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(SpiaRegs,\"SpiaRegsFile\");\r\n#endif\r\nvolatile struct SPI_REGS SpiaRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"SpibRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(SpibRegs,\"SpibRegsFile\");\r\n#endif\r\nvolatile struct SPI_REGS SpibRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"SysCtrlRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(SysCtrlRegs,\"SysCtrlRegsFile\");\r\n#endif\r\nvolatile struct SYS_CTRL_REGS SysCtrlRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"SysPwrCtrlRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(SysPwrCtrlRegs,\"SysPwrCtrlRegsFile\");\r\n#endif\r\nvolatile struct SYS_PWR_CTRL_REGS SysPwrCtrlRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"Usb0RegsFile\")\r\n#else\r\n#pragma DATA_SECTION(Usb0Regs,\"Usb0RegsFile\");\r\n#endif\r\nvolatile struct USB_REGS Usb0Regs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"XIntruptRegsFile\")\r\n#else\r\n#pragma DATA_SECTION(XIntruptRegs,\"XIntruptRegsFile\");\r\n#endif\r\nvolatile struct XINTRUPT_REGS XIntruptRegs;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EmuKeyVar\");\r\n#else\r\n#pragma DATA_SECTION(EmuKey,\"EmuKeyVar\");\r\n#endif\r\nUint16 EmuKey;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"EmuBModeVar\");\r\n#else\r\n#pragma DATA_SECTION(EmuBMode,\"EmuBModeVar\");\r\n#endif\r\nUint16 EmuBMode;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"FlashScalingVar\");\r\n#else\r\n#pragma DATA_SECTION(Flash_CPUScaleFactor, \"FlashScalingVar\");\r\n#endif\r\nUint32 Flash_CPUScaleFactor;\r\n\r\n//----------------------------------------\r\n#ifdef __cplusplus\r\n#pragma DATA_SECTION(\"FlashCallbackVar\");\r\n#else\r\n#pragma DATA_SECTION(Flash_CallbackPtr, \"FlashCallbackVar\");\r\n#endif\r\nvoid (*Flash_CallbackPtr) (void);\r\n\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n\r\n"},{"name":"F2806x_PieCtrl.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:\tF2806x_PieCtrl.c\r\n//\r\n// TITLE:\tF2806x Device PIE Control Register Initialization Functions.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // F2806x Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // F2806x Examples Include File\r\n\r\n//---------------------------------------------------------------------------\r\n// InitPieCtrl:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the PIE control registers to a known state.\r\n//\r\nvoid InitPieCtrl(void)\r\n{\r\n    // Disable Interrupts at the CPU level:\r\n    DINT;\r\n\r\n    // Disable the PIE\r\n    PieCtrlRegs.PIECTRL.bit.ENPIE = 0;\r\n\r\n\t// Clear all PIEIER registers:\r\n\tPieCtrlRegs.PIEIER1.all = 0;\r\n\tPieCtrlRegs.PIEIER2.all = 0;\r\n\tPieCtrlRegs.PIEIER3.all = 0;\r\n\tPieCtrlRegs.PIEIER4.all = 0;\r\n\tPieCtrlRegs.PIEIER5.all = 0;\r\n\tPieCtrlRegs.PIEIER6.all = 0;\r\n\tPieCtrlRegs.PIEIER7.all = 0;\r\n\tPieCtrlRegs.PIEIER8.all = 0;\r\n\tPieCtrlRegs.PIEIER9.all = 0;\r\n\tPieCtrlRegs.PIEIER10.all = 0;\r\n\tPieCtrlRegs.PIEIER11.all = 0;\r\n\tPieCtrlRegs.PIEIER12.all = 0;\r\n\r\n\t// Clear all PIEIFR registers:\r\n\tPieCtrlRegs.PIEIFR1.all = 0;\r\n\tPieCtrlRegs.PIEIFR2.all = 0;\r\n\tPieCtrlRegs.PIEIFR3.all = 0;\r\n\tPieCtrlRegs.PIEIFR4.all = 0;\r\n\tPieCtrlRegs.PIEIFR5.all = 0;\r\n\tPieCtrlRegs.PIEIFR6.all = 0;\r\n\tPieCtrlRegs.PIEIFR7.all = 0;\r\n\tPieCtrlRegs.PIEIFR8.all = 0;\r\n\tPieCtrlRegs.PIEIFR9.all = 0;\r\n\tPieCtrlRegs.PIEIFR10.all = 0;\r\n\tPieCtrlRegs.PIEIFR11.all = 0;\r\n\tPieCtrlRegs.PIEIFR12.all = 0;\r\n\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// EnableInterrupts:\r\n//---------------------------------------------------------------------------\r\n// This function enables the PIE module and CPU interrupts\r\n//\r\nvoid EnableInterrupts()\r\n{\r\n\r\n    // Enable the PIE\r\n    PieCtrlRegs.PIECTRL.bit.ENPIE = 1;\r\n\r\n\t// Enables PIE to drive a pulse into the CPU\r\n\tPieCtrlRegs.PIEACK.all = 0xFFFF;\r\n\r\n\t// Enable Interrupts at the CPU level\r\n    EINT;\r\n\r\n}\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n"},{"name":"F2806x_PieVect.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:\tF2806x_PieVect.c\r\n//\r\n// TITLE:\tF2806x Devices PIE Vector Table Initialization Functions.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // F2806x Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // F2806x Examples Include File\r\n\r\nconst struct PIE_VECT_TABLE PieVectTableInit = {\r\n\r\n      PIE_RESERVED,  // 1  Reserved space\r\n      PIE_RESERVED,  // 2  Reserved space\r\n      PIE_RESERVED,  // 3  Reserved space\r\n      PIE_RESERVED,  // 4  Reserved space\r\n      PIE_RESERVED,  // 5  Reserved space\r\n      PIE_RESERVED,  // 6  Reserved space\r\n      PIE_RESERVED,  // 7  Reserved space\r\n      PIE_RESERVED,  // 8  Reserved space\r\n      PIE_RESERVED,  // 9  Reserved space\r\n      PIE_RESERVED,  // 10 Reserved space\r\n      PIE_RESERVED,  // 11 Reserved space\r\n      PIE_RESERVED,  // 12 Reserved space\r\n      PIE_RESERVED,  // 13 Reserved space\r\n\r\n// Non-Peripheral Interrupts\r\n      INT13_ISR,     // CPU-Timer 1\r\n      INT14_ISR,     // CPU-Timer 2\r\n      DATALOG_ISR,   // Datalogging interrupt\r\n      RTOSINT_ISR,   // RTOS interrupt\r\n      EMUINT_ISR,    // Emulation interrupt\r\n      NMI_ISR,       // Non-maskable interrupt\r\n      ILLEGAL_ISR,   // Illegal operation TRAP\r\n      USER1_ISR,     // User Defined trap 1\r\n      USER2_ISR,     // User Defined trap 2\r\n      USER3_ISR,     // User Defined trap 3\r\n      USER4_ISR,     // User Defined trap 4\r\n      USER5_ISR,     // User Defined trap 5\r\n      USER6_ISR,     // User Defined trap 6\r\n      USER7_ISR,     // User Defined trap 7\r\n      USER8_ISR,     // User Defined trap 8\r\n      USER9_ISR,     // User Defined trap 9\r\n      USER10_ISR,    // User Defined trap 10\r\n      USER11_ISR,    // User Defined trap 11\r\n      USER12_ISR,    // User Defined trap 12\r\n\r\n// Group 1 PIE Vectors\r\n      ADCINT1_ISR,     // 1.1 ADC  ADC - make rsvd1_1 if ADCINT1 is wanted in Group 10 instead.\r\n      ADCINT2_ISR,     // 1.2 ADC  ADC - make rsvd1_2 if ADCINT2 is wanted in Group 10 instead.\r\n      rsvd_ISR,        // 1.3\r\n      XINT1_ISR,       // 1.4 External Interrupt\r\n      XINT2_ISR,       // 1.5 External Interrupt\r\n      ADCINT9_ISR,     // 1.6 ADC Interrupt 9\r\n      TINT0_ISR,       // 1.7 Timer 0\r\n      WAKEINT_ISR,     // 1.8 WD, Low Power\r\n\r\n// Group 2 PIE Vectors\r\n      EPWM1_TZINT_ISR, // 2.1 EPWM-1 Trip Zone\r\n      EPWM2_TZINT_ISR, // 2.2 EPWM-2 Trip Zone\r\n      EPWM3_TZINT_ISR, // 2.3 EPWM-3 Trip Zone\r\n      EPWM4_TZINT_ISR, // 2.4 EPWM-4 Trip Zone\r\n      EPWM5_TZINT_ISR, // 2.5 EPWM-5 Trip Zone\r\n      EPWM6_TZINT_ISR, // 2.6 EPWM-6 Trip Zone\r\n      EPWM7_TZINT_ISR, // 2.7 EPWM-7 Trip Zone\r\n      EPWM8_TZINT_ISR, // 2.8 EPWM-8 Trip Zone\r\n\r\n// Group 3 PIE Vectors\r\n      EPWM1_INT_ISR,   // 3.1 EPWM-1 Interrupt\r\n      EPWM2_INT_ISR,   // 3.2 EPWM-2 Interrupt\r\n      EPWM3_INT_ISR,   // 3.3 EPWM-3 Interrupt\r\n      EPWM4_INT_ISR,   // 3.4 EPWM-4 Interrupt\r\n      EPWM5_INT_ISR,   // 3.5 EPWM-5 Interrupt\r\n      EPWM6_INT_ISR,   // 3.6 EPWM-6 Interrupt\r\n      EPWM7_INT_ISR,   // 3.7 EPWM-7 Interrupt\r\n      EPWM8_INT_ISR,   // 3.8 EPWM-8 Interrupt\r\n\r\n// Group 4 PIE Vectors\r\n      ECAP1_INT_ISR,   // 4.1 ECAP-1\r\n      ECAP2_INT_ISR,   // 4.2 ECAP-2\r\n      ECAP3_INT_ISR,   // 4.3 ECAP-3\r\n      rsvd_ISR,   \t   // 4.4\r\n      rsvd_ISR,        // 4.5\r\n      rsvd_ISR,        // 4.6\r\n      HRCAP1_INT_ISR,  // 4.7 HRCAP-1\r\n      HRCAP2_INT_ISR,  // 4.8 HRCAP-2\r\n\r\n// Group 5 PIE Vectors\r\n\r\n      EQEP1_INT_ISR,   // 5.1 EQEP-1\r\n      EQEP2_INT_ISR,   // 5.2 EQEP-2\r\n      rsvd_ISR,   \t   // 5.3\r\n      HRCAP3_INT_ISR,  // 5.4 HRCAP-3\r\n      HRCAP4_INT_ISR,  // 5.5 HRCAP-4\r\n      rsvd_ISR,        // 5.6\r\n      rsvd_ISR,        // 5.7\r\n      USB0_INT_ISR,    // 5.8 USB-0\r\n\r\n// Group 6 PIE Vectors\r\n      SPIRXINTA_ISR,   // 6.1 SPI-A\r\n      SPITXINTA_ISR,   // 6.2 SPI-A\r\n      SPIRXINTB_ISR,   // 6.3 SPI-B\r\n      SPITXINTA_ISR,   // 6.4 SPI-B\r\n      MRINTA_ISR,      // 6.5 McBSP-A\r\n      MXINTA_ISR,      // 6.6 McBSP-A\r\n      rsvd_ISR,        // 6.7\r\n      rsvd_ISR,        // 6.8\r\n\r\n// Group 7 PIE Vectors\r\n      DINTCH1_ISR,     // 7.1 DMA Channel 1\r\n      DINTCH2_ISR,     // 7.2 DMA Channel 2\r\n      DINTCH3_ISR,     // 7.3 DMA Channel 3\r\n      DINTCH4_ISR,     // 7.4 DMA Channel 4\r\n      DINTCH5_ISR,     // 7.5 DMA Channel 5\r\n      DINTCH6_ISR,     // 7.6 DMA Channel 6\r\n      rsvd_ISR,        // 7.7\r\n      rsvd_ISR,        // 7.8\r\n\r\n// Group 8 PIE Vectors\r\n      I2CINT1A_ISR,    // 8.1 I2C-A\r\n      I2CINT2A_ISR,    // 8.2 I2C-A\r\n      rsvd_ISR,        // 8.3\r\n      rsvd_ISR,        // 8.4\r\n      rsvd_ISR,        // 8.5\r\n      rsvd_ISR,        // 8.6\r\n      rsvd_ISR,        // 8.7\r\n      rsvd_ISR,        // 8.8\r\n\r\n// Group 9 PIE Vectors\r\n      SCIRXINTA_ISR,   // 9.1 SCI-A\r\n      SCITXINTA_ISR,   // 9.2 SCI-A\r\n      SCIRXINTB_ISR,   // 9.3 SCI-B\r\n      SCITXINTB_ISR,   // 9.4 SCI-B\r\n      ECAN0INTA_ISR,   // 9.5 ECAN-A\r\n      ECAN1INTA_ISR,   // 9.6 ECAN-A\r\n      rsvd_ISR,        // 9.7\r\n      rsvd_ISR,        // 9.8\r\n\r\n// Group 10 PIE Vectors\r\n      rsvd_ISR,        // 10.1 Can be ADCINT1, but must make ADCINT1 in Group 1 space \"reserved\".\r\n      rsvd_ISR,        // 10.2 Can be ADCINT2, but must make ADCINT2 in Group 1 space \"reserved\".\r\n      ADCINT3_ISR,     // 10.3 ADC\r\n      ADCINT4_ISR,     // 10.4 ADC\r\n      ADCINT5_ISR,     // 10.5 ADC\r\n      ADCINT6_ISR,     // 10.6 ADC\r\n      ADCINT7_ISR,     // 10.7 ADC\r\n      ADCINT8_ISR,     // 10.8 ADC\r\n\r\n// Group 11 PIE Vectors\r\n      CLA1_INT1_ISR,   // 11.1 CLA1\r\n\t  CLA1_INT2_ISR,   // 11.2 CLA1\r\n\t  CLA1_INT3_ISR,   // 11.3 CLA1\r\n\t  CLA1_INT4_ISR,   // 11.4 CLA1\r\n\t  CLA1_INT5_ISR,   // 11.5 CLA1\r\n\t  CLA1_INT6_ISR,   // 11.6 CLA1\r\n\t  CLA1_INT7_ISR,   // 11.7 CLA1\r\n      CLA1_INT8_ISR,   // 11.8 CLA1\r\n\r\n// Group 12 PIE Vectors\r\n      XINT3_ISR,       // 12.1 External Interrupt\r\n      rsvd_ISR,        // 12.2\r\n      rsvd_ISR,        // 12.3\r\n      rsvd_ISR,        // 12.4\r\n      rsvd_ISR,        // 12.5\r\n      rsvd_ISR,        // 12.6\r\n      LVF_ISR,         // 12.7 Latched Overflow\r\n      LUF_ISR          // 12.8 Latched Underflow\r\n};\r\n\r\n//---------------------------------------------------------------------------\r\n// InitPieVectTable:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the PIE vector table to a known state.\r\n// This function must be executed after boot time.\r\n//\r\n\r\nvoid InitPieVectTable(void)\r\n{\r\n\tint16\ti;\r\n\tUint32 *Source = (void *) &PieVectTableInit;\r\n\tUint32 *Dest = (void *) &PieVectTable;\r\n\r\n\t// Do not write over first 3 32-bit locations (these locations are\r\n\t// initialized by Boot ROM with boot variables)\r\n\r\n\tSource = Source + 3;\r\n\tDest = Dest + 3;\r\n\r\n\tEALLOW;\r\n\tfor(i=0; i < 125; i++)\r\n\t\t*Dest++ = *Source++;\r\n\tEDIS;\r\n\r\n\t// Enable the PIE Vector Table\r\n\tPieCtrlRegs.PIECTRL.bit.ENPIE = 1;\r\n\r\n}\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n"},{"name":"F2806x_SysCtrl.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":"//###########################################################################\r\n//\r\n// FILE:   F2806x_SysCtrl.c\r\n//\r\n// TITLE:  F2806x Device System Control Initialization & Support Functions.\r\n//\r\n// DESCRIPTION:\r\n//\r\n//         Example initialization of system resources.\r\n//\r\n//###########################################################################\r\n// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $\r\n// $Release Date: February  2, 2016 $\r\n// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n//             http://www.ti.com/ ALL RIGHTS RESERVED $\n//###########################################################################\r\n\r\n#include \"F2806x_Device.h\"     // Headerfile Include File\r\n#include \"F2806x_Examples.h\"   // Examples Include File\r\n\r\n// Functions that will be run from RAM need to be assigned to\r\n// a different section.  This section will then be mapped to a load and\r\n// run address using the linker cmd file.\r\n//\r\n//  *IMPORTANT*\r\n//  IF RUNNING FROM FLASH, PLEASE COPY OVER THE SECTION \"ramfuncs\"  FROM FLASH\r\n//  TO RAM PRIOR TO CALLING InitSysCtrl(). THIS PREVENTS THE MCU FROM THROWING \r\n//  AN EXCEPTION WHEN A CALL TO DELAY_US() IS MADE. \r\n//\r\n#pragma CODE_SECTION(InitFlash, \"ramfuncs\");\r\n\r\n//---------------------------------------------------------------------------\r\n// InitSysCtrl:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the System Control registers to a known state.\r\n// - Disables the watchdog\r\n// - Set the PLLCR for proper SYSCLKOUT frequency\r\n// - Set the pre-scaler for the high and low frequency peripheral clocks\r\n// - Enable the clocks to the peripherals\r\n\r\nvoid InitSysCtrl(void)\r\n{\r\n\r\n   // Disable the watchdog\r\n   DisableDog();\r\n\r\n   // *IMPORTANT*\r\n   // The Device_cal function, which copies the ADC & oscillator calibration values\r\n   // from TI reserved OTP into the appropriate trim registers, occurs automatically\r\n   // in the Boot ROM. If the boot ROM code is bypassed during the debug process, the\r\n   // following function MUST be called for the ADC and oscillators to function according\r\n   // to specification. The clocks to the ADC MUST be enabled before calling this\r\n   // function.\r\n   // See the device data manual and/or the ADC Reference\r\n   // Manual for more information.\r\n\r\n   EALLOW;\r\n   SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 1; // Enable ADC peripheral clock\r\n   (*Device_cal)();\r\n   SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 0; // Return ADC clock to original state\r\n   EDIS;\r\n\r\n   // Select Internal Oscillator 1 as Clock Source (default), and turn off all unused clocks to\r\n   // conserve power.\r\n   IntOsc1Sel();\r\n\r\n   // Initialize the PLL control: PLLCR and CLKINDIV\r\n   // DSP28_PLLCR and DSP28_CLKINDIV are defined in F2806x_Examples.h\r\n   InitPll(DSP28_PLLCR,DSP28_DIVSEL);\r\n   \r\n   // Initialize the peripheral clocks\r\n   InitPeripheralClocks();\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: InitFlash:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the Flash Control registers for operation at\r\n// 90MHz.  If you are running slower flash wait states can be lessened.\r\n// Refer to the datasheet for propper flash wait state values.\r\n\r\n//                   CAUTION\r\n// This function MUST be executed out of RAM. Executing it\r\n// out of OTP/Flash will yield unpredictable results\r\n\r\nvoid InitFlash(void)\r\n{\r\n   EALLOW;\r\n   //Enable Flash Pipeline mode to improve performance\r\n   //of code executed from Flash.\r\n   FlashRegs.FOPT.bit.ENPIPE = 1;\r\n\r\n   //                CAUTION\r\n   //Minimum waitstates required for the flash operating\r\n   //at a given CPU rate must be characterized by TI.\r\n   //Refer to the datasheet for the latest information.\r\n\r\n   //Set the Paged Waitstate for the Flash\r\n   FlashRegs.FBANKWAIT.bit.PAGEWAIT = 3;\r\n\r\n   //Set the Random Waitstate for the Flash\r\n   FlashRegs.FBANKWAIT.bit.RANDWAIT = 3;\r\n\r\n   //Set the Waitstate for the OTP\r\n   FlashRegs.FOTPWAIT.bit.OTPWAIT = 5;\r\n\r\n   //                CAUTION\r\n   //ONLY THE DEFAULT VALUE FOR THESE 2 REGISTERS SHOULD BE USED\r\n   FlashRegs.FSTDBYWAIT.bit.STDBYWAIT = 0x01FF;\r\n   FlashRegs.FACTIVEWAIT.bit.ACTIVEWAIT = 0x01FF;\r\n   EDIS;\r\n\r\n   //Force a pipeline flush to ensure that the write to\r\n   //the last register configured occurs before returning.\r\n\r\n  __asm(\" RPT #7 || NOP\");\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: ServiceDog:\r\n//---------------------------------------------------------------------------\r\n// This function resets the watchdog timer.\r\n// Enable this function for using ServiceDog in the application\r\n\r\nvoid ServiceDog(void)\r\n{\r\n    EALLOW;\r\n    SysCtrlRegs.WDKEY = 0x0055;\r\n    SysCtrlRegs.WDKEY = 0x00AA;\r\n    EDIS;\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: DisableDog:\r\n//---------------------------------------------------------------------------\r\n// This function disables the watchdog timer.\r\n\r\nvoid DisableDog(void)\r\n{\r\n    EALLOW;\r\n    SysCtrlRegs.WDCR= 0x0068;\r\n    EDIS;\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: InitPll:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the PLLCR register.\r\n\r\nvoid InitPll(Uint16 val, Uint16 divsel)\r\n{\r\n   volatile Uint16 iVol;\r\n\r\n   // Make sure the PLL is not running in limp mode\r\n   if (SysCtrlRegs.PLLSTS.bit.MCLKSTS != 0)\r\n   {\r\n      EALLOW;\r\n      // OSCCLKSRC1 failure detected. PLL running in limp mode.\r\n      // Re-enable missing clock logic.\r\n      SysCtrlRegs.PLLSTS.bit.MCLKCLR = 1;\r\n      EDIS;\r\n      // Replace this line with a call to an appropriate\r\n      // SystemShutdown(); function.\r\n     __asm(\"        ESTOP0\");     // Uncomment for debugging purposes\n   }\r\n\r\n   // DIVSEL MUST be 0 before PLLCR can be changed from\r\n   // 0x0000. It is set to 0 by an external reset XRSn\r\n   // This puts us in 1/4\r\n   if (SysCtrlRegs.PLLSTS.bit.DIVSEL != 0)\r\n   {\r\n       EALLOW;\r\n       SysCtrlRegs.PLLSTS.bit.DIVSEL = 0;\r\n       EDIS;\r\n   }\r\n\r\n   // Change the PLLCR\r\n   if (SysCtrlRegs.PLLCR.bit.DIV != val)\r\n   {\r\n\r\n      EALLOW;\r\n      // Before setting PLLCR turn off missing clock detect logic\r\n      SysCtrlRegs.PLLSTS.bit.MCLKOFF = 1;\r\n      SysCtrlRegs.PLLCR.bit.DIV = val;\r\n      EDIS;\r\n\r\n      // Optional: Wait for PLL to lock.\r\n      // During this time the CPU will switch to OSCCLK/2 until\r\n      // the PLL is stable.  Once the PLL is stable the CPU will\r\n      // switch to the new PLL value.\r\n      //\r\n      // This time-to-lock is monitored by a PLL lock counter.\r\n      //\r\n      // Code is not required to sit and wait for the PLL to lock.\r\n      // However, if the code does anything that is timing critical,\r\n      // and requires the correct clock be locked, then it is best to\r\n      // wait until this switching has completed.\r\n\r\n      // Wait for the PLL lock bit to be set.\r\n\r\n      // The watchdog should be disabled before this loop, or fed within\r\n      // the loop via ServiceDog().\r\n\r\n      // Uncomment to disable the watchdog\r\n      DisableDog();\r\n\r\n      while(SysCtrlRegs.PLLSTS.bit.PLLLOCKS != 1)\r\n      {\r\n          // Uncomment to service the watchdog\r\n          // ServiceDog();\r\n      }\r\n\r\n      EALLOW;\r\n      SysCtrlRegs.PLLSTS.bit.MCLKOFF = 0;\r\n      EDIS;\r\n    }\r\n\r\n    // If switching to 1/2\r\n    if((divsel == 1)||(divsel == 2))\r\n    {\r\n        EALLOW;\r\n        SysCtrlRegs.PLLSTS.bit.DIVSEL = divsel;\r\n        EDIS;\r\n    }\r\n\r\n    // If switching to 1/1\r\n    // * First go to 1/2 and let the power settle\r\n    //   The time required will depend on the system, this is only an example\r\n    // * Then switch to 1/1\r\n    if(divsel == 3)\r\n    {\r\n        EALLOW;\r\n        SysCtrlRegs.PLLSTS.bit.DIVSEL = 2;\r\n        DELAY_US(50L);\r\n        SysCtrlRegs.PLLSTS.bit.DIVSEL = 3;\r\n        EDIS;\r\n    }\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: InitPll2:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the PLL2 registers.\r\n\r\nvoid InitPll2(Uint16 clksrc, Uint16 pllmult, Uint16 clkdiv)\r\n{\r\n      EALLOW;\r\n      \r\n      // Check if SYSCLK2DIV2DIS is in /2 mode\r\n      if(DevEmuRegs.DEVICECNF.bit.SYSCLK2DIV2DIS != 0)\r\n      {\r\n      \tDevEmuRegs.DEVICECNF.bit.SYSCLK2DIV2DIS = 0;\r\n      }\r\n      \r\n      // Enable PLL2\r\n      SysCtrlRegs.PLL2CTL.bit.PLL2EN = 1;\r\n      // Select clock source for PLL2\r\n      SysCtrlRegs.PLL2CTL.bit.PLL2CLKSRCSEL = clksrc;\r\n      // Set PLL2 Multiplier\r\n      SysCtrlRegs.PLL2MULT.bit.PLL2MULT = pllmult;\r\n      \r\n      // Wait for PLL to lock.\r\n      // Uncomment to disable the watchdog\r\n\t  DisableDog();\r\n      while(SysCtrlRegs.PLL2STS.bit.PLL2LOCKS!= 1)\r\n      {\r\n      \t// Uncomment to service the watchdog\r\n        // ServiceDog();\r\n      }\r\n            \r\n      // Set System Clock 2 divider\r\n      DevEmuRegs.DEVICECNF.bit.SYSCLK2DIV2DIS = clkdiv;\r\n      EDIS;\r\n}\r\n\r\n//--------------------------------------------------------------------------\r\n// Example: InitPeripheralClocks:\r\n//---------------------------------------------------------------------------\r\n// This function initializes the clocks to the peripheral modules.\r\n// First the high and low clock prescalers are set\r\n// Second the clocks are enabled to each peripheral.\r\n// To reduce power, leave clocks to unused peripherals disabled\r\n//\r\n// Note: If a peripherals clock is not enabled then you cannot\r\n// read or write to the registers for that peripheral\r\n\r\nvoid InitPeripheralClocks(void)\r\n{\r\n   EALLOW;\r\n\r\n// LOSPCP prescale register settings, normally it will be set to default values\r\n\r\n// GpioCtrlRegs.GPAMUX2.bit.GPIO18 = 3;  // GPIO18 = XCLKOUT\r\n   SysCtrlRegs.LOSPCP.all = 0x0002;\r\n\r\n// XCLKOUT to SYSCLKOUT ratio.  By default XCLKOUT = 1/4 SYSCLKOUT\r\n   SysCtrlRegs.XCLK.bit.XCLKOUTDIV=2;\r\n\r\n// Peripheral clock enables set for the selected peripherals.\r\n// If you are not using a peripheral leave the clock off\r\n// to save on power.\r\n//\r\n// Note: not all peripherals are available on all F2806x derivates.\r\n// Refer to the datasheet for your particular device.\r\n//\r\n// This function is not written to be an example of efficient code.\r\n\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM1ENCLK = 1;    // ePWM1\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM2ENCLK = 1;    // ePWM2\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM3ENCLK = 1;    // ePWM3\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM4ENCLK = 1;    // ePWM4\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM5ENCLK = 1;    // ePWM5\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM6ENCLK = 1;    // ePWM6\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM7ENCLK = 1;    // ePWM7\r\n   SysCtrlRegs.PCLKCR1.bit.EPWM8ENCLK = 1;    // ePWM8\r\n\r\n   SysCtrlRegs.PCLKCR0.bit.HRPWMENCLK = 1;    // HRPWM\r\n   SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1;     // Enable TBCLK within the ePWM\r\n\r\n   SysCtrlRegs.PCLKCR1.bit.EQEP1ENCLK = 1;    // eQEP1\r\n   SysCtrlRegs.PCLKCR1.bit.EQEP2ENCLK = 1;    // eQEP2\r\n\r\n   SysCtrlRegs.PCLKCR1.bit.ECAP1ENCLK = 1;    // eCAP1\r\n   SysCtrlRegs.PCLKCR1.bit.ECAP2ENCLK = 1;    // eCAP2\r\n   SysCtrlRegs.PCLKCR1.bit.ECAP3ENCLK = 1;    // eCAP3\r\n\r\n   SysCtrlRegs.PCLKCR2.bit.HRCAP1ENCLK = 1;\t  // HRCAP1\r\n   SysCtrlRegs.PCLKCR2.bit.HRCAP2ENCLK = 1;\t  // HRCAP2\r\n   SysCtrlRegs.PCLKCR2.bit.HRCAP3ENCLK = 1;\t  // HRCAP3\r\n   SysCtrlRegs.PCLKCR2.bit.HRCAP4ENCLK = 1;   // HRCAP4\r\n\r\n   SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 1;      // ADC\r\n   SysCtrlRegs.PCLKCR3.bit.COMP1ENCLK = 1;    // COMP1\r\n   SysCtrlRegs.PCLKCR3.bit.COMP2ENCLK = 1;    // COMP2\r\n   SysCtrlRegs.PCLKCR3.bit.COMP3ENCLK = 1;    // COMP3\r\n\r\n   SysCtrlRegs.PCLKCR3.bit.CPUTIMER0ENCLK = 1; // CPU Timer 0\r\n   SysCtrlRegs.PCLKCR3.bit.CPUTIMER1ENCLK = 1; // CPU Timer 1\r\n   SysCtrlRegs.PCLKCR3.bit.CPUTIMER2ENCLK = 1; // CPU Timer 2\r\n\r\n   SysCtrlRegs.PCLKCR3.bit.DMAENCLK = 1;      // DMA\r\n\r\n   SysCtrlRegs.PCLKCR3.bit.CLA1ENCLK = 1;     // CLA1\r\n\r\n   SysCtrlRegs.PCLKCR3.bit.USB0ENCLK = 1;\t  // USB0 \r\n   \r\n   SysCtrlRegs.PCLKCR0.bit.I2CAENCLK = 1;     // I2C-A\r\n   SysCtrlRegs.PCLKCR0.bit.SPIAENCLK = 1;     // SPI-A\r\n   SysCtrlRegs.PCLKCR0.bit.SPIBENCLK = 1;     // SPI-B\r\n   SysCtrlRegs.PCLKCR0.bit.SCIAENCLK = 1;     // SCI-A\r\n   SysCtrlRegs.PCLKCR0.bit.SCIBENCLK = 1;     // SCI-B\r\n   SysCtrlRegs.PCLKCR0.bit.MCBSPAENCLK = 1;   // McBSP-A\r\n   SysCtrlRegs.PCLKCR0.bit.ECANAENCLK=1;      // eCAN-A\r\n   \r\n   SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1;     // Enable TBCLK within the ePWM\r\n\r\n   EDIS;\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: CsmUnlock:\r\n//---------------------------------------------------------------------------\r\n// This function unlocks the CSM. User must replace 0xFFFF's with current\r\n// password for the DSP. Returns 1 if unlock is successful.\r\n\r\n#define STATUS_FAIL          0\r\n#define STATUS_SUCCESS       1\r\n\r\nUint16 CsmUnlock()\r\n{\r\n    volatile Uint16 temp;\r\n\r\n    // Load the key registers with the current password. The 0xFFFF's are dummy\r\n    // passwords.  User should replace them with the correct password for the DSP.\r\n\r\n    EALLOW;\r\n    CsmRegs.KEY0 = 0xFFFF;\r\n    CsmRegs.KEY1 = 0xFFFF;\r\n    CsmRegs.KEY2 = 0xFFFF;\r\n    CsmRegs.KEY3 = 0xFFFF;\r\n    CsmRegs.KEY4 = 0xFFFF;\r\n    CsmRegs.KEY5 = 0xFFFF;\r\n    CsmRegs.KEY6 = 0xFFFF;\r\n    CsmRegs.KEY7 = 0xFFFF;\r\n    EDIS;\r\n\r\n    // Perform a dummy read of the password locations\r\n    // if they match the key values, the CSM will unlock\r\n\r\n    temp = CsmPwl.PSWD0;\r\n    temp = CsmPwl.PSWD1;\r\n    temp = CsmPwl.PSWD2;\r\n    temp = CsmPwl.PSWD3;\r\n    temp = CsmPwl.PSWD4;\r\n    temp = CsmPwl.PSWD5;\r\n    temp = CsmPwl.PSWD6;\r\n    temp = CsmPwl.PSWD7;\r\n\r\n    // If the CSM unlocked, return succes, otherwise return\r\n    // failure.\r\n    if (CsmRegs.CSMSCR.bit.SECURE == 0) return STATUS_SUCCESS;\r\n    else return STATUS_FAIL;\r\n\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: IntOsc1Sel:\r\n//---------------------------------------------------------------------------\r\n// This function switches to Internal Oscillator 1 and turns off all other clock\r\n// sources to minimize power consumption\r\n\r\nvoid IntOsc1Sel (void) {\r\n    EALLOW;\r\n    SysCtrlRegs.CLKCTL.bit.INTOSC1OFF = 0;\r\n    SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL=0;  // Clk Src = INTOSC1\r\n    SysCtrlRegs.CLKCTL.bit.XCLKINOFF=1;     // Turn off XCLKIN\r\n    SysCtrlRegs.CLKCTL.bit.XTALOSCOFF=1;    // Turn off XTALOSC\r\n    SysCtrlRegs.CLKCTL.bit.INTOSC2OFF=1;    // Turn off INTOSC2\r\n    EDIS;\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: IntOsc2Sel:\r\n//---------------------------------------------------------------------------\r\n// This function switches to Internal oscillator 2 from External Oscillator\r\n// and turns off all other clock sources to minimize power consumption\r\n// NOTE: If there is no external clock connection, when switching from\r\n//       INTOSC1 to INTOSC2, EXTOSC and XLCKIN must be turned OFF prior\r\n//       to switching to internal oscillator 1\r\n\r\nvoid IntOsc2Sel (void) {\r\n    EALLOW;\r\n    SysCtrlRegs.CLKCTL.bit.INTOSC2OFF = 0;     // Turn on INTOSC2\r\n    SysCtrlRegs.CLKCTL.bit.OSCCLKSRC2SEL = 1;  // Switch to INTOSC2\r\n    SysCtrlRegs.CLKCTL.bit.XCLKINOFF = 1;      // Turn off XCLKIN\r\n    SysCtrlRegs.CLKCTL.bit.XTALOSCOFF = 1;     // Turn off XTALOSC\r\n    SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL = 1;   // Switch to Internal Oscillator 2\r\n    SysCtrlRegs.CLKCTL.bit.WDCLKSRCSEL = 0;    // Clock Watchdog off of INTOSC1 always\r\n    SysCtrlRegs.CLKCTL.bit.INTOSC1OFF = 0;     // Leave INTOSC1 on\r\n    EDIS;\r\n}\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: XtalOscSel:\r\n//---------------------------------------------------------------------------\r\n// This function switches to External CRYSTAL oscillator and turns off all other clock\r\n// sources to minimize power consumption. This option may not be available on all\r\n// device packages\r\n\r\nvoid XtalOscSel (void)  {\r\n     EALLOW;\r\n     SysCtrlRegs.CLKCTL.bit.XTALOSCOFF = 0;     // Turn on XTALOSC\n     DELAY_US(1000);                            // Wait for 1ms while XTAL starts up\n     SysCtrlRegs.CLKCTL.bit.XCLKINOFF = 1;      // Turn off XCLKIN\r\n     SysCtrlRegs.CLKCTL.bit.OSCCLKSRC2SEL = 0;  // Switch to external clock\r\n     SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL = 1;   // Switch from INTOSC1 to INTOSC2/ext clk\r\n     SysCtrlRegs.CLKCTL.bit.WDCLKSRCSEL = 0;    // Clock Watchdog off of INTOSC1 always\r\n     SysCtrlRegs.CLKCTL.bit.INTOSC2OFF = 1;     // Turn off INTOSC2\r\n     SysCtrlRegs.CLKCTL.bit.INTOSC1OFF = 0;     // Leave INTOSC1 on\r\n     EDIS;\r\n}\r\n\r\n\r\n//---------------------------------------------------------------------------\r\n// Example: ExtOscSel:\r\n//---------------------------------------------------------------------------\r\n// This function switches to External oscillator and turns off all other clock\r\n// sources to minimize power consumption.\r\n\r\nvoid ExtOscSel (void)  {\r\n     EALLOW;\r\n     SysCtrlRegs.XCLK.bit.XCLKINSEL = 1;       // 1-GPIO19 = XCLKIN, 0-GPIO38 = XCLKIN\r\n     SysCtrlRegs.CLKCTL.bit.XTALOSCOFF = 1;    // Turn on XTALOSC\r\n     SysCtrlRegs.CLKCTL.bit.XCLKINOFF = 0;     // Turn on XCLKIN\r\n     SysCtrlRegs.CLKCTL.bit.OSCCLKSRC2SEL = 0; // Switch to external clock\r\n     SysCtrlRegs.CLKCTL.bit.OSCCLKSRCSEL = 1;  // Switch from INTOSC1 to INTOSC2/ext clk\r\n     SysCtrlRegs.CLKCTL.bit.WDCLKSRCSEL = 0;   // Clock Watchdog off of INTOSC1 always\r\n     SysCtrlRegs.CLKCTL.bit.INTOSC2OFF = 1;    // Turn off INTOSC2\r\n     SysCtrlRegs.CLKCTL.bit.INTOSC1OFF = 0;     // Leave INTOSC1 on\r\n     EDIS;\r\n}\r\n\r\n\r\n\r\n//===========================================================================\r\n// End of file.\r\n//===========================================================================\r\n"},{"name":"F2806x_usDelay.asm","type":"other","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ti\\controlSUITE\\device_support\\f2806x\\v151\\F2806x_common\\source","tag":"","groupDisplay":"Other files","code":";//###########################################################################\r\n;//\r\n;// FILE:  F2806x_usDelay.asm\r\n;//\r\n;// TITLE: Simple delay function\r\n;//\r\n;// DESCRIPTION:\r\n;//  \r\n;// This is a simple delay function that can be used to insert a specified\r\n;// delay into code.  \r\n;// \r\n;// This function is only accurate if executed from internal zero-waitstate\r\n;// SARAM. If it is executed from waitstate memory then the delay will be\r\n;// longer then specified. \r\n;// \r\n;// To use this function:\r\n;//\r\n;//  1 - update the CPU clock speed in the F2806x_Examples.h\r\n;//    file. For example:\r\n;//    #define CPU_RATE 12.500L // for an 80MHz CPU clock speed\r\n;//\r\n;//  2 - Call this function by using the DELAY_US(A) macro\r\n;//    that is defined in the F2806x_Examples.h file.  This macro\r\n;//    will convert the number of microseconds specified\r\n;//    into a loop count for use with this function.  \r\n;//    This count will be based on the CPU frequency you specify.\r\n;//\r\n;//  3 - For the most accurate delay \r\n;//    - Execute this function in 0 waitstate RAM.  \r\n;//    - Disable interrupts before calling the function\r\n;//      If you do not disable interrupts, then think of\r\n;//      this as an \"at least\" delay function as the actual\r\n;//      delay may be longer. \r\n;//\r\n;//  The C assembly call from the DELAY_US(time) macro will\r\n;//  look as follows: \r\n;//\r\n;//  extern void Delay(long LoopCount);                \r\n;//\r\n;//        MOV   AL,#LowLoopCount\r\n;//        MOV   AH,#HighLoopCount\r\n;//        LCR   _Delay\r\n;//\r\n;//  Or as follows (if count is less then 16-bits):\r\n;//\r\n;//        MOV   ACC,#LoopCount\r\n;//        LCR   _Delay\r\n;//\r\n;//\r\n;//###########################################################################\r\n;// $TI Release: F2806x C/C++ Header Files and Peripheral Examples V151 $ \r\n;// $Release Date: February  2, 2016 $ \r\n;// $Copyright: Copyright (C) 2011-2016 Texas Instruments Incorporated -\n;//             http://www.ti.com/ ALL RIGHTS RESERVED $\n;//###########################################################################\t\r\n\r\n;//\r\n;//  *IMPORTANT*\r\n;//  IF RUNNING FROM FLASH, PLEASE COPY OVER THE SECTION \"ramfuncs\"  FROM FLASH\r\n;//  TO RAM PRIOR TO CALLING InitSysCtrl(). THIS PREVENTS THE MCU FROM THROWING AN EXCEPTION\r\n;//  WHEN A CALL TO DELAY_US() IS MADE. \r\n;//\r\n       .def _DSP28x_usDelay\r\n       .sect \"ramfuncs\"\r\n\r\n        .global  __DSP28x_usDelay\r\n_DSP28x_usDelay:\r\n        SUB    ACC,#1\r\n        BF     _DSP28x_usDelay,GEQ    ;; Loop if ACC >= 0\r\n        LRETR \r\n\r\n;There is a 9/10 cycle overhead and each loop\r\n;takes five cycles. The LoopCount is given by\r\n;the following formula:\r\n;  DELAY_CPU_CYCLES = 9 + 5*LoopCount\r\n; LoopCount = (DELAY_CPU_CYCLES - 9) / 5\r\n; The macro DELAY_US(A) performs this calculation for you\r\n;\r\n;//===========================================================================\r\n;// End of file.\r\n;//===========================================================================\r\n"},{"name":"MW_c28xGPIO.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\shared\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"/*####################################################\n * FILE: MW_c28xGPIO.c\n * TITLE: GPIO functions to access the GPIO specific registers for C2000 target\n * Copyright 2017-2022 The MathWorks, Inc.\n * ####################################################*/\n\n/* ***************************************************************************/\n/* the includes */\n\n#include \"MW_c28xGPIO.h\"\n#ifdef CPU2\n#ifdef MW_F2837XD\n#include \"MW_f2837xD_includes.h\"\n#endif //MW_F2837XD\n#ifdef MW_F2838X\n#include \"MW_f2838x_includes.h\"\n#endif //MW_F2838X\n#endif //CPU2\n\n/* ***************************************************************************/\n/* the defines */\n\n/* ***************************************************************************/\n/* the globals */\n\nUint16 GPIO_oneTimeInit = 0;\n\n/* ***************************************************************************/\n/* the functions*/\n\n/* One time initialization of all GPIOs */\nvoid OneTimeGpioInit(void)\n{    \n    if(GPIO_oneTimeInit == 0U)\n    {\n#ifdef CPU1\n        InitGpio();\n#endif //End of CPU1\n        GPIO_oneTimeInit = 1U;\n    }\n}\n\n#ifndef MW_F281X /*GPIO implementation not supported for C281x */\n#ifndef F2837X_REG_FORMAT /*GPIO functions are provided by TI*/\n#ifndef MW_F2804X /*GPIO initialization is provided by TI for F2804x*/\n\n/*Sets all pins to be muxed to GPIO in input mode with pull-ups enabled.\n * Also sets the qualification to synchronous.*/\nvoid InitGpio(void)\n{\n    volatile Uint32 *gpioBaseAddr;\n    Uint16 regOffset;\n    EALLOW;\n    /*Fill all registers with zeros. Writing to each register separately\n     * for all GPIO modules would make this function *very* long. Fortunately,\n     * we'd be writing them all with zeros anyway, so this saves a lot of space.*/\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs;\n    for (regOffset = 0U; regOffset < sizeof(GpioCtrlRegs)/2; regOffset++)\n    {\n        /*Hack to avoid enabling pull-ups on all pins. GPyPUD is offset\n         * 0x0C in each register group of 0x40 words. Since this is a\n         * 32-bit pointer, the addresses must be divided by 2.*/\n        if (regOffset % (0x10/2) != (0x0C/2))\n            gpioBaseAddr[regOffset] = 0x00000000U;\n    }\n    \n    gpioBaseAddr = (Uint32 *)&GpioDataRegs;\n    for (regOffset = 0; regOffset < sizeof(GpioDataRegs)/2; regOffset++)\n    {\n        gpioBaseAddr[regOffset] = 0x00000000U;\n    }\n    \n    /* For concerto additional registers needs to be initialized*/\n    #ifdef MW_PIL_TIC2000_CONCERTO\n    /*Fill all registers with zeros. Writing to each register separately\n     * for all GPIO modules would make this function *very* long. Fortunately,\n     * we'd be writing them all with zeros anyway, so this saves a lot of space.*/\n    gpioBaseAddr = (Uint32 *)&GpioG1CtrlRegs;\n    for (regOffset = 0U; regOffset < sizeof(GpioG1CtrlRegs)/2; regOffset++)\n    {\n        /*Hack to avoid enabling pull-ups on all pins. GPyPUD is offset\n         * 0x0C in each register group of 0x40 words. Since this is a\n         * 32-bit pointer, the addresses must be divided by 2.*/\n        if (regOffset % (0x10/2) != (0x0C/2))\n            gpioBaseAddr[regOffset] = 0x00000000U;\n    }\n    \n    gpioBaseAddr = (Uint32 *)&GpioG1DataRegs;\n    for (regOffset = 0U; regOffset < sizeof(GpioG1DataRegs)/2; regOffset++)\n    {\n        gpioBaseAddr[regOffset] = 0x00000000U;\n    }\n    #endif //End of MW_PIL_TIC2000_CONCERTO\n    EDIS;\n}\n#endif // End of MW_F2804X\n\n/*Set the peripheral muxing for the specified pin.\n * The appropriate parameters can be found in the GPIO Muxed Pins table.\n * Use the GPIO index row (0 to 4) to select a muxing option for the GPIO.*/\nvoid GPIO_SetupPinMux(Uint16 pin, Uint16 cpu, Uint16 peripheral)\n{\n    volatile Uint32 *gpioBaseAddr;\n    volatile Uint32 *mux;\n    Uint16 pin32, pin16;\n    \n    pin32 = pin % 32;\n    pin16 = pin % 16;\n    #ifdef MW_PIL_TIC2000_CONCERTO\n    if (pin >= 128U)\n    {\n        #ifdef F28M36x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs;\n        }\n        else if (pin >=192U && pin <= 199U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x1080/2);\n        }\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x1000/2);\n        }\n        #endif //End of F28M35x_DEVICE_H\n    }\n    else\n    {\n        #ifdef F28M36x_DEVICE_H\n        gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x80/2) + (pin/32)*GPY_CTRL_OFFSET;\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (pin/32)*GPY_CTRL_OFFSET;\n        #endif //End of F28M35x_DEVICE_H\n    }\n    #else\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (pin/32)*GPY_CTRL_OFFSET;\n    #endif // End of MW_PIL_TIC2000_CONCERTO\n    \n    /*Sanity check for valid peripheral values*/\n    if (peripheral > 0x4)\n        return;\n    \n    /*Create pointers to the appropriate registers. This is a workaround\n     * for the way GPIO registers are defined. The standard definition\n     * in the header file makes it very easy to do named accesses of one\n     * register or bit, but hard to do arbitrary numerical accesses. It's\n     * easier to have an array of GPIO modules with identical registers,\n     * including arrays for multi-register groups like GPyCSEL1-4. But\n     * the header file doesn't define anything we can turn into an array,\n     * so manual pointer arithmetic is used instead.*/\n    mux = gpioBaseAddr + GPYMUX + pin32/16;\n    \n    //Now for the actual function\n    EALLOW;\n    \n    /* Unfortunately, since we don't know the pin in\n     * advance we can't hardcode a bitfield reference, so there's some tricky\n     * bit twiddling here.*/\n    *mux &= ~(0x3UL << (2*pin16));\n    *mux |= (Uint32)(peripheral & 0x3UL) << (2*pin16);\n    \n    //WARNING: This code does not touch the analog mode select registers,\n    //which are needed to give the USB module control of its IOs.\n    EDIS;\n}\n\n/*Setup up the GPIO input/output options for the specified pin.\n * The flags are a 16-bit mask produced by ORing together options.\n * For input pins, the valid flags are:\n * GPIO_PULLUP    Enable pull-up\n * GPIO_SYNC        Synchronize the input latch to PLLSYSCLK (default -- you don't need to specify this)\n * GPIO_QUAL3    Use 3-sample qualification\n * GPIO_QUAL6    Use 6-sample qualification\n * GPIO_ASYNC    Do not use synchronization or qualification\n * (Note: only one of SYNC, QUAL3, QUAL6, or ASYNC is allowed)\n * For output pins, the valid flags are:\n * GPIO_PULLUP        If open drain enabled, also enable the pull-up\n * and the input qualification flags (SYNC/QUAL3/QUAL6/SYNC) listed above.\n * With no flags, the default input state is synchronous with no pull-up or polarity inversion.\n * The default output state is the standard digital output.*/\nvoid GPIO_SetupPinOptions(Uint16 pin, Uint16 output, Uint16 flags)\n{\n    {\n    volatile Uint32 *gpioBaseAddr;\n    volatile Uint32 *dir, *pud, *qsel;\n    Uint32 pin32, pin16, pinMask, qual;\n    \n    pin32 = pin % 32;\n    pin16 = pin % 16;\n    pinMask = 1UL << pin32;\n    #ifdef MW_PIL_TIC2000_CONCERTO\n    if (pin >= 128U)\n    {\n        #ifdef F28M36x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs;\n        }\n        else if (pin >=192U && pin <= 199U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x1080/2);\n        }\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x1000/2);\n        }\n        #endif //End of F28M35x_DEVICE_H\n    }\n    else\n    {\n        #ifdef F28M36x_DEVICE_H\n        gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (0x80/2) + (pin/32)*GPY_CTRL_OFFSET;\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (pin/32)*GPY_CTRL_OFFSET;\n        #endif //End of F28M35x_DEVICE_H\n    }\n    #else\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (pin/32)*GPY_CTRL_OFFSET;\n    #endif // End of MW_PIL_TIC2000_CONCERTO\n    \n    /*Create pointers to the appropriate registers. This is a workaround\n     * for the way GPIO registers are defined. The standard definition\n     * in the header file makes it very easy to do named accesses of one\n     * register or bit, but hard to do arbitrary numerical accesses. It's\n     * easier to have an array of GPIO modules with identical registers,\n     * including arrays for multi-register groups like GPyQSEL1-2. But\n     * the header file doesn't define anything we can turn into an array,\n     * so manual pointer arithmetic is used instead.*/\n    dir = gpioBaseAddr + GPYDIR;\n    pud = gpioBaseAddr + GPYPUD;\n    qsel = gpioBaseAddr + GPYQSEL + pin32/16;\n    \n    EALLOW;\n    \n    /*Set the data direction*/\n    *dir &= ~pinMask;\n    if (output == 1U)\n    {\n        /*Output, with optional open drain mode and pull-up*/\n        *dir |= pinMask;\n        \n        /*Enable pull-up if necessary. Open drain mode must be active.*/\n        if (flags & GPIO_PULLUP){\n            *pud &= ~pinMask;\n        }\n        else{\n            *pud |= pinMask;\n        }\n    } else\n    {\n        /*Input, with optional pull-up, qualification, and polarity inversion*/\n        *dir &= ~pinMask;\n        \n        /*Enable pull-up if necessary*/\n        if (flags & GPIO_PULLUP){\n            *pud &= ~pinMask;\n        }\n        else{\n            *pud |= pinMask;\n        }\n    }\n    \n    /*Extract the qualification parameter and load it into the register. This is\n     * also needed for open drain outputs, so we might as well do it all the time.*/\n    qual = (flags & GPIO_ASYNC) / GPIO_QUAL3;\n    *qsel &= ~(0x3L << (2 * pin16));\n    if (qual != 0x0){\n        *qsel |= qual << (2 * pin16);\n    }\n    \n    EDIS;\n    }\n}\n\n/*Read the GPyDAT register bit for the specified pin.\n * Note that this returns the actual state of the pin, not the state of the output latch.*/\nUint16 GPIO_ReadPin(Uint16 pin)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint16 pinVal;\n\n    #ifdef MW_PIL_TIC2000_CONCERTO\n    if (pin >= 128U)\n    {\n        #ifdef F28M36x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x40/2);\n        }\n        else if (pin >=192U && pin <= 199U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x10C0/2);\n        }\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x1000/2);\n        }\n        #endif //End of F28M35x_DEVICE_H\n    }\n    else\n    {\n        #ifdef F28M36x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (0xC0/2) + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M35x_DEVICE_H\n    }\n    #else\n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n    #endif // End of MW_PIL_TIC2000_CONCERTO\n    pinVal = (gpioDataReg[GPYDAT] >> (pin % 32)) & 0x1;\n    \n    return pinVal;\n}\n\n/*Set the GPyDAT register bit for the specified pin.*/\nvoid GPIO_WritePin(Uint16 pin, Uint16 outVal)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint32 pinMask;\n    \n    #ifdef MW_PIL_TIC2000_CONCERTO\n    if (pin >= 128U)\n    {\n        #ifdef F28M36x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x40/2);\n        }\n        else if (pin >=192U && pin <= 199U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x10C0/2);\n        }\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x1000/2);\n        }\n        #endif //End of F28M35x_DEVICE_H\n    }\n    else\n    {\n        #ifdef F28M36x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (0xC0/2) + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M36x_DEVICE_H\n\n        #ifdef F28M35x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M35x_DEVICE_H\n    }\n    #else\n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n    #endif // End of MW_PIL_TIC2000_CONCERTO\n    pinMask = 1UL << (pin % 32);\n    \n    if (outVal == 0U){        \n        gpioDataReg[GPYCLEAR] = pinMask;\n    }\n    else{\n        gpioDataReg[GPYSET] = pinMask;\n    }\n}\n\n/*Toggle the GPyDAT register bit for the specified pin.*/\nvoid GPIO_TogglePin(Uint16 pin)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint32 pinMask;\n    \n    #ifdef MW_PIL_TIC2000_CONCERTO\n    if (pin >= 128U)\n    {\n        #ifdef F28M36x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x40/2);\n        }\n        else if (pin >=192U && pin <= 199U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x10C0/2);\n        }\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        if (pin <= 135U)\n        {\n            gpioDataReg = (Uint32 *)&GpioDataRegs + (0x1000/2);\n        }\n        #endif //End of F28M35x_DEVICE_H\n    }\n    else\n    {\n        #ifdef F28M36x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (0xC0/2) + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M36x_DEVICE_H\n        #ifdef F28M35x_DEVICE_H\n        gpioDataReg = (Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n        #endif //End of F28M35x_DEVICE_H\n    }\n    #else\n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n    #endif // End of MW_PIL_TIC2000_CONCERTO\n    pinMask = 1UL << (pin % 32);\n    \n    \n    gpioDataReg[GPYTOGGLE] = pinMask;\n\n}\n\n#else // for F2837X_REG_FORMAT\n#if defined(MW_F2838X) \n#if defined(CPU1)\n\nvoid InitGpio(void)\n{\n    volatile Uint32 *gpioBaseAddr;\n    Uint16 regOffset;\n\n    /*Disable pin locks*/\n    EALLOW;\n    GpioCtrlRegs.GPALOCK.all = 0x00000000U;\n    GpioCtrlRegs.GPBLOCK.all = 0x00000000U;\n    GpioCtrlRegs.GPCLOCK.all = 0x00000000U;\n    GpioCtrlRegs.GPDLOCK.all = 0x00000000U;\n    GpioCtrlRegs.GPELOCK.all = 0x00000000U;\n    GpioCtrlRegs.GPFLOCK.all = 0x00000000U;\n\n    /* Fill all registers with zeros. Writing to each register separately\n     * for six GPIO modules would make this function *very* long.\n     * Fortunately, we'd be writing them all with zeros anyway, so this\n     * saves a lot of space.*/\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs;\n    for (regOffset = 0U; regOffset < sizeof(GpioCtrlRegs)/2; regOffset++)\n    {\n        /* Hack to avoid enabling pull-ups on all pins. GPyPUD is offset\n         * 0x0C in each register group of 0x40 words. Since this is a\n         * 32-bit pointer, the addresses must be divided by 2.*/\n        if (regOffset % (0x40/2) != (0x0C/2))\n        {\n            gpioBaseAddr[regOffset] = 0x00000000U;\n        }\n    }\n\n    gpioBaseAddr = (Uint32 *)&GpioDataRegs;\n    for (regOffset = 0U; regOffset < sizeof(GpioDataRegs)/2; regOffset++)\n    {\n        gpioBaseAddr[regOffset] = 0x00000000U;\n    }\n\n    EDIS;\n}\n\nvoid GPIO_SetupPinMux(Uint16 gpioNumber, Uint16 cpu, Uint16 muxPosition)\n{\n    volatile Uint32 *gpioBaseAddr;\n    volatile Uint32 *mux, *gmux, *csel;\n    Uint16 pin32, pin16, pin8;\n\n    pin32 = gpioNumber % 32;\n    pin16 = gpioNumber % 16;\n    pin8 = gpioNumber % 8;\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (gpioNumber/32)*GPY_CTRL_OFFSET;\n\n    /*Sanity check for valid cpu and peripheral values*/\n    if (cpu > GPIO_MUX_CM || muxPosition > 0xF)\n        return;\n\n    /* Create pointers to the appropriate registers. This is a workaround\n     * for the way GPIO registers are defined. The standard definition\n     * in the header file makes it very easy to do named accesses of one\n     * register or bit, but hard to do arbitrary numerical accesses. It's\n     * easier to have an array of GPIO modules with identical registers,\n     * including arrays for multi-register groups like GPyCSEL1-4. But\n     * the header file doesn't define anything we can turn into an array,\n     * so manual pointer arithmetic is used instead.*/\n    mux = gpioBaseAddr + GPYMUX + pin32/16;\n    gmux = gpioBaseAddr + GPYGMUX + pin32/16;\n    csel = gpioBaseAddr + GPYCSEL + pin32/8;\n\n    /* Now for the actual function */\n    EALLOW;\n\n    /* To change the muxing, set the peripheral mux to 0/GPIO first to avoid\n     * glitches, then change the group mux, then set the peripheral mux to\n     * its target value. Finally, set the CPU select. This procedure is\n     * described in the TRM. Unfortunately, since we don't know the pin in\n     * advance we can't hardcode a bitfield reference, so there's some\n     * tricky bit twiddling here.*/\n    *mux &= ~(0x3UL << (2*pin16));\n    *gmux &= ~(0x3UL << (2*pin16));\n    *gmux |= (Uint32)((muxPosition >> 2) & 0x3UL) << (2*pin16);\n    *mux |= (Uint32)(muxPosition & 0x3UL) << (2*pin16);\n\n    *csel &= ~(0x7L << (4*pin8));\n    *csel |= (Uint32)(cpu & 0x7L) << (4*pin8);\n\n    /* WARNING: This code does not touch the analog mode select registers,\n     * which are needed to give the USB module control of its IOs.*/\n    EDIS;\n}\n\nvoid GPIO_SetupPinOptions(Uint16 gpioNumber, Uint16 output, Uint16 flags)\n{\n    volatile Uint32 *gpioBaseAddr;\n    volatile Uint32 *dir, *pud, *inv, *odr, *qsel;\n    Uint32 pin32, pin16, pinMask, qual;\n\n    pin32 = gpioNumber % 32;\n    pin16 = gpioNumber % 16;\n    pinMask = 1UL << pin32;\n    gpioBaseAddr = (Uint32 *)&GpioCtrlRegs + (gpioNumber/32)*GPY_CTRL_OFFSET;\n\n    /* Create pointers to the appropriate registers. This is a workaround\n     * for the way GPIO registers are defined. The standard definition\n     * in the header file makes it very easy to do named accesses of one\n     * register or bit, but hard to do arbitrary numerical accesses. It's\n     * easier to have an array of GPIO modules with identical registers,\n     * including arrays for multi-register groups like GPyQSEL1-4. But\n     * the header file doesn't define anything we can turn into an array,\n     * so manual pointer arithmetic is used instead.*/\n    dir = gpioBaseAddr + GPYDIR;\n    pud = gpioBaseAddr + GPYPUD;\n    inv = gpioBaseAddr + GPYINV;\n    odr = gpioBaseAddr + GPYODR;\n    qsel = gpioBaseAddr + GPYQSEL + pin32/16;\n\n    EALLOW;\n\n    /*Set the data direction*/\n    *dir &= ~pinMask;\n    if (output == 1)\n    {        \n        /* Output, with optional open drain mode and pull-up */        \n        *dir |= pinMask;\n\n        /* Enable open drain if necessary */\n        if (flags & GPIO_OPENDRAIN)\n        {\n            *odr |= pinMask;\n        }\n        else\n        {\n            *odr &= ~pinMask;\n        }\n\n        /* Enable pull-up if necessary. Open drain mode must be active. */\n        if (flags & (GPIO_OPENDRAIN | GPIO_PULLUP))\n        {\n            *pud &= ~pinMask;\n        }\n        else\n        {\n            *pud |= pinMask;\n        }\n    }\n    else\n    {\n        /* Input, with optional pull-up, qualification, and polarity\n         * inversion */\n        *dir &= ~pinMask;\n\n        /* Enable pull-up if necessary */\n        if (flags & GPIO_PULLUP)\n        {\n            *pud &= ~pinMask;\n        }\n        else\n        {\n            *pud |= pinMask;\n        }\n\n        /* Invert polarity if necessary */\n        if (flags & GPIO_INVERT)\n        {\n            *inv |= pinMask;\n        }\n        else\n        {\n            *inv &= ~pinMask;\n        }\n    }\n\n    /* Extract the qualification parameter and load it into the register.\n     * This is also needed for open drain outputs, so we might as well do it\n     * all the time. */\n    qual = (flags & GPIO_ASYNC) / GPIO_QUAL3;\n    *qsel &= ~(0x3L << (2 * pin16));\n    if (qual != 0x0)\n    {\n        *qsel |= qual << (2 * pin16);\n    }\n\n    EDIS;\n}\n\nvoid GPIO_EnableUnbondedIOPullupsFor176Pin(void)\n{\n\tEALLOW;\n\tGpioCtrlRegs.GPCPUD.all = ~0x80000000U;  /* GPIO 95 */\n\tGpioCtrlRegs.GPDPUD.all = ~0xFFFFFFF7U;  /* GPIOs 96-127 */\n\tGpioCtrlRegs.GPEPUD.all = ~0xFFFFFFDFU;  /* GPIOs 128-159 except for 133 */\n\tGpioCtrlRegs.GPFPUD.all = ~0x000001FFU;  /* GPIOs 160-168 */\n\tEDIS;\n}\n\nvoid GPIO_EnableUnbondedIOPullupsFor100Pin(void)\n{\n    EALLOW;\n    GpioCtrlRegs.GPAPUD.all = ~0xFFC003E3U;  //GPIOs 0-1, 5-9, 22-31\n    GpioCtrlRegs.GPBPUD.all = ~0x03FFF1FFU;  //GPIOs 32-40, 44-57\n    GpioCtrlRegs.GPCPUD.all = ~0xE10FBC18U;  //GPIOs 67-68, 74-77, 79-83, 93-95\n    GpioCtrlRegs.GPDPUD.all = ~0xFFFFFFF7U;  //GPIOs 96-127\n    GpioCtrlRegs.GPEPUD.all = ~0xFFFFFFFFU;  //GPIOs 128-159\n    GpioCtrlRegs.GPFPUD.all = ~0x000001FFU;  //GPIOs 160-168\n    EDIS;\n}\n\nvoid GPIO_EnableUnbondedIOPullups(void)\n{\n\t/* bits 8-10 have pin count */\n    unsigned char pin_count = ((DevCfgRegs.PARTIDL.all & 0x00000700U) >> 8U) ;\n\n\t/* 5 = 100 pin\n\t * 6 = 176 pin\n\t * 7 = 337 pin */\n    if(pin_count == 5)\n    {\n        GPIO_EnableUnbondedIOPullupsFor100Pin();\n    }\n    else if (pin_count == 6)\n\t{\n\t\tGPIO_EnableUnbondedIOPullupsFor176Pin();\n\t}\n\telse\n\t{\n\t\t/* do nothing - this is 337 pin package */\n\t}\n}\n#endif // defined(CPU1)\n/*Read the GPyDAT register bit for the specified pin.\n * Note that this returns the actual state of the pin, not the state of the output latch.*/\nUint16 GPIO_ReadPin(Uint16 pin)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint16 pinVal;\n\n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n    pinVal = (gpioDataReg[GPYDAT] >> (pin % 32)) & 0x1U;\n    \n    return pinVal;\n}\n\n/*Set the GPyDAT register bit for the specified pin.*/\nvoid GPIO_WritePin(Uint16 pin, Uint16 outVal)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint32 pinMask;\n    \n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + (pin/32)*GPY_DATA_OFFSET;\n    pinMask = 1UL << (pin % 32);\n    \n    if (outVal == 0U)\n    {\n        gpioDataReg[GPYCLEAR] = pinMask;\n    }\n    else\n    {\n        gpioDataReg[GPYSET] = pinMask;\n    }\n}\n\n#endif // end of defined(MW_F2838X)\n\n/*Toggle the GPyDAT register bit for the specified pin.*/\nvoid GPIO_TogglePin(Uint16 pin)\n{\n    volatile Uint32 *gpioDataReg;\n    Uint32 pinMask;    \n    gpioDataReg = (volatile Uint32 *)&GpioDataRegs + ((pin/32)*GPY_DATA_OFFSET);\n    Uint32 temp = (1UL << (pin % 32U));\n    pinMask = (Uint32)temp;\n    gpioDataReg[GPYTOGGLE] = pinMask;\n}\n#endif // end of F2837X_REG_FORMAT\n\n/*Set the GPIO pin. Set the mux values and pin options for the specified pin.\n  This function can be used for all processors except C281x. The implementation is dependant on CPU1 and CPU2*/ \nvoid Set_GPIOPin(Uint16 pin, Uint16 cpu, Uint16 peripheral, Uint16 output, Uint16 flags)\n{\n#if defined(F2837X_REG_FORMAT) && defined(CPU2)\n    Uint32 *pulMsgRam = (void *)CPU01_TO_CPU02_PASSMSG;\n    Uint32 gpioData = 0x00000000;\n    //Sanity check for valid cpu and peripheral values\n    if (cpu > GPIO_MUX_CPU2CLA || peripheral > 0xFU)\n        return;\n    gpioData = gpioData | pin;\n    gpioData = gpioData | ((Uint32)peripheral << 8U);\n    gpioData = gpioData | ((Uint32)output << 16U);\n    gpioData = gpioData | ((Uint32)flags << 24U);\n    #ifdef MW_F2837XD\n    Uint32 ulRWord32 = 0;\n    IPCLiteLtoRFunctionCall(IPC_FLAG0, pulMsgRam[0], gpioData, IPC_FLAG31);\n    while (IPCLiteLtoRGetResult(&ulRWord32,IPC_LENGTH_32_BITS,\n            IPC_FLAG31) != STATUS_PASS)\n    {\n    }\n    #else\n     MW_IPC_sendCommand(IPC_CPU2_L_CPU1_R, (IPC_FLAG0 | IPC_FLAG31), IPC_ADDR_CORRECTION_DISABLE, IPC_FUNC_CALL, pulMsgRam[0], gpioData);\n    IPC_waitForAck(IPC_CPU2_L_CPU1_R, IPC_FLAG31);\n    IPC_getResponse(IPC_CPU2_L_CPU1_R);\n    #endif //MW_F2837XD\n#else\n    GPIO_SetupPinMux(pin, cpu, peripheral);\n    GPIO_SetupPinOptions(pin, output, flags);\n#endif // end of defined(F2837X_REG_FORMAT) && defined(CPU2)\n}\n#endif //end of MW_F281X\n    \n"},{"name":"MW_c28xGlobalInterrupts.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\shared\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"/*####################################################\n * FILE: MW_c28xGlobalInterrupts.c\n * TITLE: Common board support functions specific for C2000 targets\n * Copyright 2020-2021 The MathWorks, Inc.\n * ####################################################*/\n\n/* ***************************************************************************/\n/* the includes */\n#include \"MW_target_hardware_resources.h\"\n\n/* ***************************************************************************/\n/* the globals */\nvolatile Uint16 MW_InterruptDisableLock;\n\n\n/* ***************************************************************************/\n/* the functions*/\n\n/* Global interrupt enable function */\nvoid globalInterruptEnable(void)\n{\n    if (0 == MW_InterruptDisableLock)\n    {\n        /* Enabled the interrupts only if it was enabled before */\n        __enable_interrupts(); /* Enable Global Interrupt INTM and realtime interrupt DBGM */\n    }\n}\n\n/* Global interrupt disable function */\nvoid globalInterruptDisable(void)\n{\n    /* Disable Global Interrupt INTM using __disable_interrupts()\n     The function will return 0 if interrupt was enabled previously\n     otherwise it will return 1 if the interrupt was previously disabled*/\n    MW_InterruptDisableLock = __disable_interrupts();\n    MW_InterruptDisableLock &= 0x1;   \n}\n"},{"name":"MW_c28xx_adc.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"F2806x_GlobalPrototypes.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC.h\"\r\n#include \"FW_control_DC_private.h\"\r\n\r\nvoid config_ADC_SOC4(void)\r\n{\r\n  EALLOW;\r\n  AdcRegs.ADCCTL2.bit.CLKDIV2EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.CLKDIV4EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.ADCNONOVERLAP = 0U;\r\n                                 /* Set ADCNONOVERLAP contorl bit to  Allowed */\r\n  AdcRegs.ADCSAMPLEMODE.bit.SIMULEN4 = 0U;/* Single sample mode set for SOC4.*/\r\n  AdcRegs.ADCSOC4CTL.bit.CHSEL = 11U;  /* Set SOC4 channel select to ADCINB3*/\r\n  AdcRegs.ADCSOC4CTL.bit.TRIGSEL = 1U;\r\n  AdcRegs.ADCSOC4CTL.bit.ACQPS = (uint16_T)6.0;\r\n                                /* Set SOC4 S/H Window to 7.0 ADC Clock Cycles*/\r\n  AdcRegs.ADCINTSOCSEL1.bit.SOC4 = 0U;\r\n                                   /* SOCx No ADCINT Interrupt Trigger Select.*/\r\n  AdcRegs.ADCOFFTRIM.bit.OFFTRIM = (uint16_T)0;/* Set Offset Error Correctino Value*/\r\n  AdcRegs.ADCCTL1.bit.ADCREFSEL = 0U ; /* Set Reference Voltage*/\r\n  AdcRegs.ADCCTL1.bit.INTPULSEPOS = 1U;\r\n                                /* Late interrupt pulse trips AdcResults latch*/\r\n  AdcRegs.SOCPRICTL.bit.SOCPRIORITY = 0U;/* All in round robin mode SOC Priority*/\r\n  EDIS;\r\n}\r\n\r\nvoid config_ADC_SOC0(void)\r\n{\r\n  EALLOW;\r\n  AdcRegs.ADCCTL2.bit.CLKDIV2EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.CLKDIV4EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.ADCNONOVERLAP = 0U;\r\n                                 /* Set ADCNONOVERLAP contorl bit to  Allowed */\r\n  AdcRegs.ADCSAMPLEMODE.bit.SIMULEN0 = 0U;/* Single sample mode set for SOC0.*/\r\n  AdcRegs.ADCSOC0CTL.bit.CHSEL = 0U;   /* Set SOC0 channel select to ADCINA0*/\r\n  AdcRegs.ADCSOC0CTL.bit.TRIGSEL = 5U;\r\n  AdcRegs.ADCSOC0CTL.bit.ACQPS = (uint16_T)6.0;\r\n                                /* Set SOC0 S/H Window to 7.0 ADC Clock Cycles*/\r\n  AdcRegs.INTSEL1N2.bit.INT1E = 1U;    /* Enabled/Disable ADCINT1 interrupt*/\r\n  AdcRegs.INTSEL1N2.bit.INT1SEL = 0U;  /* Setup EOC0 to trigger ADCINT1*/\r\n  AdcRegs.INTSEL1N2.bit.INT1CONT = 1U;\r\n                                     /* Enable/Disable ADCINT1 Continuous mode*/\r\n  AdcRegs.ADCINTSOCSEL1.bit.SOC0 = 0U;\r\n                                   /* SOCx No ADCINT Interrupt Trigger Select.*/\r\n  AdcRegs.ADCOFFTRIM.bit.OFFTRIM = (uint16_T)0;/* Set Offset Error Correctino Value*/\r\n  AdcRegs.ADCCTL1.bit.ADCREFSEL = 0U ; /* Set Reference Voltage*/\r\n  AdcRegs.ADCCTL1.bit.INTPULSEPOS = 1U;\r\n                                /* Late interrupt pulse trips AdcResults latch*/\r\n  AdcRegs.SOCPRICTL.bit.SOCPRIORITY = 0U;/* All in round robin mode SOC Priority*/\r\n  EDIS;\r\n}\r\n\r\nvoid config_ADC_SOC2(void)\r\n{\r\n  EALLOW;\r\n  AdcRegs.ADCCTL2.bit.CLKDIV2EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.CLKDIV4EN = 0U;  /* Set ADC clock division */\r\n  AdcRegs.ADCCTL2.bit.ADCNONOVERLAP = 0U;\r\n                                 /* Set ADCNONOVERLAP contorl bit to  Allowed */\r\n  AdcRegs.ADCSAMPLEMODE.bit.SIMULEN2 = 0U;/* Single sample mode set for SOC2.*/\r\n  AdcRegs.ADCSOC2CTL.bit.CHSEL = 3U;   /* Set SOC2 channel select to ADCINA3*/\r\n  AdcRegs.ADCSOC2CTL.bit.TRIGSEL = 1U;\r\n  AdcRegs.ADCSOC2CTL.bit.ACQPS = (uint16_T)6.0;\r\n                                /* Set SOC2 S/H Window to 7.0 ADC Clock Cycles*/\r\n  AdcRegs.ADCINTSOCSEL1.bit.SOC2 = 0U;\r\n                                   /* SOCx No ADCINT Interrupt Trigger Select.*/\r\n  AdcRegs.ADCOFFTRIM.bit.OFFTRIM = (uint16_T)0;/* Set Offset Error Correctino Value*/\r\n  AdcRegs.ADCCTL1.bit.ADCREFSEL = 0U ; /* Set Reference Voltage*/\r\n  AdcRegs.ADCCTL1.bit.INTPULSEPOS = 1U;\r\n                                /* Late interrupt pulse trips AdcResults latch*/\r\n  AdcRegs.SOCPRICTL.bit.SOCPRIORITY = 0U;/* All in round robin mode SOC Priority*/\r\n  EDIS;\r\n}\r\n"},{"name":"MW_c28xx_board.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"F2806x_GlobalPrototypes.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC.h\"\r\n#include \"FW_control_DC_private.h\"\r\n\r\nvoid init_board (void)\r\n{\r\n  DisableDog();\r\n  EALLOW;\r\n  SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 1U;/* Enable ADC peripheral clock*/\r\n  (*Device_cal)();\r\n  SysCtrlRegs.PCLKCR0.bit.ADCENCLK = 0U;/* Return ADC clock to original state*/\r\n  EDIS;\r\n\r\n  /* Select Internal Oscillator 1 as Clock Source (default), and turn off all unused clocks to\r\n   * conserve power.\r\n   */\r\n  IntOsc1Sel();\r\n\r\n  /* Initialize the PLL control: PLLCR and DIVSEL\r\n   * DSP28_PLLCR and DSP28_DIVSEL are defined in DSP2806x_Examples.h\r\n   */\r\n  InitPll(9,3);\r\n  InitPeripheralClocks();\r\n  EALLOW;\r\n\r\n  /* Configure low speed peripheral clocks */\r\n  SysCtrlRegs.LOSPCP.all = 0U;\r\n  EDIS;\r\n\r\n  /* Disable and clear all CPU interrupts */\r\n  DINT;\r\n  IER = 0x0000U;\r\n  IFR = 0x0000U;\r\n  InitPieCtrl();\r\n  InitPieVectTable();\r\n  InitCpuTimers();\r\n\r\n  /* initial ePWM GPIO assignment... */\r\n  config_ePWM_GPIO();\r\n\r\n  /* Disable TBCLK within ePWM before module configuration */\r\n  EALLOW;\r\n  SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 0U;\r\n  EDIS;\r\n\r\n  /* initial GPIO qualification settings.... */\r\n  EALLOW;\r\n  GpioCtrlRegs.GPAQSEL1.all = 0x0U;\r\n  GpioCtrlRegs.GPAQSEL2.all = 0x0U;\r\n  GpioCtrlRegs.GPBQSEL1.all = 0x0U;\r\n  GpioCtrlRegs.GPBQSEL2.all = 0x0U;\r\n  EDIS;\r\n}\r\n"},{"name":"MW_c28xx_csl.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"F2806x_GlobalPrototypes.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC.h\"\r\n#include \"FW_control_DC_private.h\"\r\n\r\nvoid enableExtInterrupt (void);\r\nvoid disableWatchdog(void)\r\n{\r\n  int *WatchdogWDCR = (void *) 0x7029;\r\n  asm(\" EALLOW \");\r\n  *WatchdogWDCR = 0x0068;\r\n  asm(\" EDIS \");\r\n}\r\n"},{"name":"MW_c28xx_pie.h","type":"header","group":"other","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#define PIEMASK0                       64\r\n#define IFRMASK                        1\r\n"},{"name":"MW_c28xx_pwm.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"F2806x_GlobalPrototypes.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC.h\"\r\n#include \"FW_control_DC_private.h\"\r\n\r\nvoid config_ePWM_GPIO (void)\r\n{\r\n  EALLOW;\r\n\r\n  /*-- Configure pin assignments for ePWM1 --*/\r\n  GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1U; /* Configure GPIOGPIO0 as EPWM1A*/\r\n  GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1U; /* Configure GPIOGPIO1 as EPWM1B*/\r\n\r\n  /*-- Configure pin assignments for ePWM2 --*/\r\n  GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1U; /* Configure GPIOGPIO2 as EPWM2A*/\r\n  GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1U; /* Configure GPIOGPIO3 as EPWM2B*/\r\n  EDIS;\r\n}\r\n\r\nvoid config_ePWM_TBSync (void)\r\n{\r\n  /* Enable TBCLK within the EPWM*/\r\n  /* Enable TBCLK after the ePWM configurations */\r\n  EALLOW;\r\n  SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1U;\r\n  EDIS;\r\n}\r\n\r\nvoid config_ePWMSyncSource (void)\r\n{\r\n}\r\n"},{"name":"MW_c28xx_qep.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#include \"c2000BoardSupport.h\"\r\n#include \"F2806x_Device.h\"\r\n#include \"F2806x_Examples.h\"\r\n#include \"F2806x_GlobalPrototypes.h\"\r\n#include \"rtwtypes.h\"\r\n#include \"FW_control_DC.h\"\r\n#include \"FW_control_DC_private.h\"\r\n\r\nvoid config_QEP_eQEP2(uint32_T pcmaximumvalue, uint32_T pcInitialvalue, uint32_T\r\n                      unittimerperiod, uint32_T comparevalue, uint16_T\r\n                      watchdogtimer, uint16_T qdecctl, uint16_T qepctl, uint16_T\r\n                      qposctl, uint16_T qcapctl, uint16_T qeint)\r\n{\r\n  EALLOW;                              /* Enable EALLOW*/\r\n\r\n  /* Enable internal pull-up for the selected pins */\r\n  GpioCtrlRegs.GPBPUD.bit.GPIO54 = 0U; /* Enable pull-up on GPIO54 (EQEP2A)*/\r\n  GpioCtrlRegs.GPBPUD.bit.GPIO55 = 0U; /* Enable pull-up on GPIO55 (EQEP2B)*/\r\n  GpioCtrlRegs.GPBPUD.bit.GPIO56 = 0U; /* Enable pull-up on GPIO56 (EQEP2I)*/\r\n\r\n  /* Configure eQEP-2 pins using GPIO regs*/\r\n  GpioCtrlRegs.GPBMUX2.bit.GPIO54 = 2U;/* Configure GPIO54 as EQEP2A*/\r\n  GpioCtrlRegs.GPBMUX2.bit.GPIO55 = 2U;/* Configure GPIO55 as EQEP2B  */\r\n  GpioCtrlRegs.GPBMUX2.bit.GPIO56 = 2U;/* Configure GPIO56 as EQEP2I*/\r\n  EDIS;\r\n  EQep2Regs.QPOSINIT = pcInitialvalue; /*eQEP Initialization Position Count*/\r\n  EQep2Regs.QPOSMAX = pcmaximumvalue;  /*eQEP Maximum Position Count*/\r\n  EQep2Regs.QUPRD = unittimerperiod;   /*eQEP Unit Period Register*/\r\n  EQep2Regs.QWDPRD = watchdogtimer;    /*eQEP watchdog timer Register*/\r\n  EQep2Regs.QDECCTL.all = qdecctl;   /*eQEP Decoder Control (QDECCTL) Register*/\r\n  EQep2Regs.QEPCTL.all = qepctl;       /*eQEP Control (QEPCTL) Register*/\r\n  EQep2Regs.QPOSCTL.all = qposctl;\r\n                            /*eQEP Position-compare Control (QPOSCTL) Register*/\r\n  EQep2Regs.QCAPCTL.all = qcapctl;   /*eQEP Capture Control (QCAPCTL) Register*/\r\n  EQep2Regs.QEPCTL.bit.FREE_SOFT = 2U; /*unaffected by emulation suspend*/\r\n  EQep2Regs.QPOSCMP = comparevalue;    /*eQEP Position-compare*/\r\n  EQep2Regs.QEINT.all = qeint;         /*eQEPx interrupt enable register*/\r\n}\r\n"},{"name":"MW_target_hardware_resources.h","type":"header","group":"other","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw","tag":"","groupDisplay":"Other files","code":"#ifndef PORTABLE_WORDSIZES\n#ifdef __MW_TARGET_USE_HARDWARE_RESOURCES_H__\n#ifndef __MW_TARGET_HARDWARE_RESOURCES_H__\n#define __MW_TARGET_HARDWARE_RESOURCES_H__\n\n#define MW_MULTI_TASKING_MODE 0\n#include \"c2000BoardSupport.h\"\n#include \"F2806x_Device.h\"\n#include \"F2806x_Examples.h\"\n#include \"F2806x_GlobalPrototypes.h\"\n#include \"F2806x_CpuTimers.h\"\n#include \"c2000SchedulerTimer.h\"\n\n#define MW_USECODERTARGET 1\n#define MW_TARGETHARDWARE TI Piccolo F28069M LaunchPad\n#define MW_CONNECTIONINFO_XCPONSERIAL_BAUDRATE codertarget.registry.getExtModeHostBaud(hCS);\n#define MW_CONNECTIONINFO_XCPONSERIAL_COMPORT codertarget.registry.serialPortValueCallback(hCS, 'ExtModeCOMPort');\n#define MW_CONNECTIONINFO_XCPONSERIAL_VERBOSE 1\n#define MW_CONNECTIONINFO_XCPONCAN_CANVENDOR \n#define MW_CONNECTIONINFO_XCPONCAN_CANDEVICE \n#define MW_CONNECTIONINFO_XCPONCAN_CANCHANNEL \n#define MW_CONNECTIONINFO_XCPONCAN_BUSSPEED codertarget.registry.getExtModeCANBusSpeed(hCS)\n#define MW_CONNECTIONINFO_XCPONCAN_CANIDCOMMAND 2\n#define MW_CONNECTIONINFO_XCPONCAN_CANIDRESPONSE 3\n#define MW_CONNECTIONINFO_XCPONCAN_ISCANIDEXTENDED 0\n#define MW_CONNECTIONINFO_XCPONCAN_VERBOSE 1\n#define MW_EXTMODE_CONFIGURATION XCP on Serial\n#define MW_EXTMODE_CANMODULE 0\n#define MW_EXTMODE_CANRXMAILBOXNUMBER 0\n#define MW_EXTMODE_CANTXMAILBOXNUMBER 1\n#define MW_EXTMODE_SCIMODULE 0\n#define MW_EXTMODE_USEREALTIMESTAMPLOGGING 0\n#define MW_RTOS Baremetal\n#define MW_SCHEDULER_INTERRUPT_SOURCE 0\n#define MW_RUNTIME_BUILDACTION 1\n#define MW_RUNTIME_DEVICEID 0\n#define MW_RUNTIME_FLASHLOAD 1\n#define MW_RUNTIME_BOOTLOADERPROGRAMMINGSUPPORT 0\n#define MW_RUNTIME_BOOTLOADERCHOICE 0\n#define MW_RUNTIME_BOOTLOADERCOMPORT COM1\n#define MW_RUNTIME_LOADCOMMANDARG $(TARGET_ROOT)/CCS_Config/f28069.ccxml\n#define MW_RUNTIME_DMAACCESS 0\n#define MW_RUNTIME_BOOTLOADERCOMPATIBLEOS 1\n#define MW_RUNTIME_DISABLEPARALLELBUILD 0\n#define MW_RUNTIME_ENABLEFASTRTS 1\n#define MW_TARGETLINKOBJ_USECUSTOMLINKER 1\n#define MW_TARGETLINKOBJ_NAME $(TARGET_ROOT)/src/c28069M.cmd\n#define MW_CLOCKING_CPUCLOCKRATEMHZ 90\n#define MW_CLOCKING_USEINTERNALOSC 1\n#define MW_CLOCKING_OSCCLK 10\n#define MW_CLOCKING_AUTOSETPLLSETTINGS 1\n#define MW_CLOCKING_PLLCR 7\n#define MW_CLOCKING_DIVSEL 2\n#define MW_CLOCKING_CLOSESTCPUCLOCK 90\n#define MW_CLOCKING_LSPCLKDIV 0\n#define MW_CLOCKING_LSPCLK 90\n#define MW_ADC_CLOCKDIV 0\n#define MW_ADC_CLOCKFREQUENCY 90.000000\n#define MW_ADC_NONOVERLAP 0\n#define MW_ADC_OFFSETCORRECTIONVALUE 0\n#define MW_ADC_EXTERNALREFERENCESELECTOR 0\n#define MW_ADC_EXTERNALREFERENCEVREFHI 3.3\n#define MW_ADC_EXTERNALREFERENCEVREFLO 0\n#define MW_ADC_INTPULSEGENERATION 0\n#define MW_ADC_SOCPRIORITY 0\n#define MW_ADC_XINT2GPIO 0\n#define MW_COMP_PINASSIGNMENT_COMP1 1\n#define MW_COMP_PINASSIGNMENT_COMP2 1\n#define MW_COMP_PINASSIGNMENT_COMP3 1\n#define MW_ECAN_A_MODULECLOCKFREQUENCY 45\n#define MW_ECAN_A_BAUDRATEPRESCALER 5.000000\n#define MW_ECAN_A_TSEG1 3\n#define MW_ECAN_A_TSEG2 1\n#define MW_ECAN_A_BAUDRATE 1000000\n#define MW_ECAN_A_SBG 0\n#define MW_ECAN_A_SJW 1\n#define MW_ECAN_A_SAM 0\n#define MW_ECAN_A_ENHANCEDCANMODE 1\n#define MW_ECAN_A_SELFTESTMODE 0\n#define MW_ECAP_PINASSIGNMENT_ECAP1 3\n#define MW_ECAP_PINASSIGNMENT_ECAP2 1\n#define MW_ECAP_PINASSIGNMENT_ECAP3 1\n#define MW_EPWM_PINASSIGNMENT_TZ1 0\n#define MW_EPWM_PINASSIGNMENT_TZ2 0\n#define MW_EPWM_PINASSIGNMENT_TZ3 0\n#define MW_EPWM_PINASSIGNMENT_SYNCI 0\n#define MW_EPWM_PINASSIGNMENT_SYNCO 0\n#define MW_EPWM_PINASSIGNMENT_PWM7A 2\n#define MW_EPWM_PINASSIGNMENT_PWM7B 1\n#define MW_EPWM_PINASSIGNMENT_PWM8A 2\n#define MW_I2C_MODE 0\n#define MW_I2C_ADDRDATAFORMAT 0\n#define MW_I2C_OWNADDRESS 1\n#define MW_I2C_BITCOUNT 0\n#define MW_I2C_MODULECLOCKPRESCALER 9\n#define MW_I2C_MODULECLOCKFREQUENCY 9000000.000000\n#define MW_I2C_MASTERCLKLOWTIME 5\n#define MW_I2C_MASTERCLKHIGHTIME 5\n#define MW_I2C_MASTERCLOCKFREQUENCY 450000.000000\n#define MW_I2C_MASTERCLOCKFREQUENCY_1 450000.000000\n#define MW_I2C_MASTERCLOCKFREQUENCY_2 450000.000000\n#define MW_I2C_ENABLELOOPBACK 0\n#define MW_I2C_PINASSIGNMENT_SDAA 0\n#define MW_I2C_PINASSIGNMENT_SCLA 0\n#define MW_I2C_ENABLETXINT 0\n#define MW_I2C_TXFIFOLEVEL 4\n#define MW_I2C_ENABLERXINT 0\n#define MW_I2C_RXFIFOLEVEL 4\n#define MW_I2C_ENABLESYSINT 0\n#define MW_I2C_AAS 0\n#define MW_I2C_SCD 0\n#define MW_I2C_ARDY 0\n#define MW_I2C_NACK 0\n#define MW_I2C_AL 0\n#define MW_I2C_PINVALUE_SDA 32\n#define MW_I2C_PINVALUE_SCL 33\n#define MW_I2C_PINMUX_SDA 1\n#define MW_I2C_PINMUX_SCL 1\n#define MW_SCI_A_ENABLELOOPBACK 0\n#define MW_SCI_A_SUSPENSIONMODE 2\n#define MW_SCI_A_NUMBEROFSTOPBITS 0\n#define MW_SCI_A_PARITYMODE 0\n#define MW_SCI_A_CHARACTERLENGTHBITS 0\n#define MW_SCI_A_USERBAUDRATE 115200\n#define MW_SCI_A_BAUDRATEPRESCALER 97.000000\n#define MW_SCI_A_BAUDRATE 114796.000000\n#define MW_SCI_A_COMMUNICATIONMODE 0\n#define MW_SCI_A_BLOCKINGMODE 0\n#define MW_SCI_A_DATABYTEORDER 0\n#define MW_SCI_A_DATASWAPWIDTH 0\n#define MW_SCI_A_PINASSIGNMENT_TX 2\n#define MW_SCI_A_PINASSIGNMENT_RX 2\n#define MW_SCI_A_ENABLEINTERRUPTTX 0\n#define MW_SCI_A_FIFOINTERRUPTLEVELTX 1\n#define MW_SCI_A_ENABLEINTERRUPTRX 0\n#define MW_SCI_A_FIFOINTERRUPTLEVELRX 1\n#define MW_SCI_B_ENABLELOOPBACK 0\n#define MW_SCI_B_SUSPENSIONMODE 2\n#define MW_SCI_B_NUMBEROFSTOPBITS 0\n#define MW_SCI_B_PARITYMODE 0\n#define MW_SCI_B_CHARACTERLENGTHBITS 0\n#define MW_SCI_B_USERBAUDRATE 115200\n#define MW_SCI_B_BAUDRATEPRESCALER 97.000000\n#define MW_SCI_B_BAUDRATE 114796.000000\n#define MW_SCI_B_COMMUNICATIONMODE 0\n#define MW_SCI_B_BLOCKINGMODE 0\n#define MW_SCI_B_DATABYTEORDER 0\n#define MW_SCI_B_DATASWAPWIDTH 0\n#define MW_SCI_B_PINASSIGNMENT_TX 6\n#define MW_SCI_B_PINASSIGNMENT_RX 2\n#define MW_SCI_B_ENABLEINTERRUPTTX 0\n#define MW_SCI_B_FIFOINTERRUPTLEVELTX 1\n#define MW_SCI_B_ENABLEINTERRUPTRX 0\n#define MW_SCI_B_FIFOINTERRUPTLEVELRX 1\n#define MW_SPI_A_MODE 0\n#define MW_SPI_A_USERBAUDRATE 921600\n#define MW_SPI_A_BAUDRATEFACTOR 97.000000\n#define MW_SPI_A_BAUDRATE 918367.000000\n#define MW_SPI_A_DATABITS 15\n#define MW_SPI_A_CLOCKPOLARITY 0\n#define MW_SPI_A_CLOCKPHASE 0\n#define MW_SPI_A_SUSPENSIONMODE 2\n#define MW_SPI_A_ENABLELOOPBACK 0\n#define MW_SPI_A_ENABLETHREEWIRE 0\n#define MW_SPI_A_TXINTERRUPTENABLE 0\n#define MW_SPI_A_FIFOINTERRUPTLEVEL_TX 0\n#define MW_SPI_A_RXINTERRUPTENABLE 0\n#define MW_SPI_A_FIFOINTERRUPTLEVEL_RX 4\n#define MW_SPI_A_FIFOENABLE 1\n#define MW_SPI_A_FIFOTRANSMITDELAY 0\n#define MW_SPI_A_PINASSIGNMENT_SIMO 2\n#define MW_SPI_A_PINASSIGNMENT_SOMI 2\n#define MW_SPI_A_PINASSIGNMENT_CLK 1\n#define MW_SPI_A_PINASSIGNMENT_STE 1\n#define MW_SPI_A_PINVALUE_SIMO 16\n#define MW_SPI_A_PINVALUE_SOMI 17\n#define MW_SPI_A_PINVALUE_CLK 18\n#define MW_SPI_A_PINVALUE_STE 19\n#define MW_SPI_A_PINMUX_SIMO 1\n#define MW_SPI_A_PINMUX_SOMI 1\n#define MW_SPI_A_PINMUX_CLK 1\n#define MW_SPI_A_PINMUX_STE 1\n#define MW_SPI_A_FIFO_LEVEL 4.000000\n#define MW_SPI_B_MODE 0\n#define MW_SPI_B_USERBAUDRATE 921600\n#define MW_SPI_B_BAUDRATEFACTOR 97.000000\n#define MW_SPI_B_BAUDRATE 918367.000000\n#define MW_SPI_B_DATABITS 15\n#define MW_SPI_B_CLOCKPOLARITY 0\n#define MW_SPI_B_CLOCKPHASE 0\n#define MW_SPI_B_SUSPENSIONMODE 2\n#define MW_SPI_B_ENABLELOOPBACK 0\n#define MW_SPI_B_ENABLETHREEWIRE 0\n#define MW_SPI_B_TXINTERRUPTENABLE 0\n#define MW_SPI_B_FIFOINTERRUPTLEVEL_TX 0\n#define MW_SPI_B_RXINTERRUPTENABLE 0\n#define MW_SPI_B_FIFOINTERRUPTLEVEL_RX 4\n#define MW_SPI_B_FIFOENABLE 1\n#define MW_SPI_B_FIFOTRANSMITDELAY 0\n#define MW_SPI_B_PINASSIGNMENT_SIMO 2\n#define MW_SPI_B_PINASSIGNMENT_SOMI 2\n#define MW_SPI_B_PINASSIGNMENT_CLK 1\n#define MW_SPI_B_PINASSIGNMENT_STE 2\n#define MW_SPI_B_PINVALUE_SIMO 24\n#define MW_SPI_B_PINVALUE_SOMI 25\n#define MW_SPI_B_PINVALUE_CLK 14\n#define MW_SPI_B_PINVALUE_STE 27\n#define MW_SPI_B_PINMUX_SIMO 3\n#define MW_SPI_B_PINMUX_SOMI 3\n#define MW_SPI_B_PINMUX_CLK 3\n#define MW_SPI_B_PINMUX_STE 3\n#define MW_SPI_B_FIFO_LEVEL 4.000000\n#define MW_EQEP_PINASSIGNMENT_EQEP1A 1\n#define MW_EQEP_PINASSIGNMENT_EQEP1B 1\n#define MW_EQEP_PINASSIGNMENT_EQEP1S 0\n#define MW_EQEP_PINASSIGNMENT_EQEP1I 1\n#define MW_EQEP_PINASSIGNMENT_EQEP2A 2\n#define MW_EQEP_PINASSIGNMENT_EQEP2B 2\n#define MW_EQEP_PINASSIGNMENT_EQEP2S 0\n#define MW_EQEP_PINASSIGNMENT_EQEP2I 3\n#define MW_WATCHDOG_ENABLE_WATCHDOG 0\n#define MW_WATCHDOG_WATCHDOGCLOCK 0\n#define MW_WATCHDOG_TIME_PERIOD 0.013107\n#define MW_WATCHDOG_WATCHDOGEVENT 0\n#define MW_GPIO0_7_GPIOQUALSEL0 0\n#define MW_GPIO0_7_GPIOQUALSEL1 0\n#define MW_GPIO0_7_GPIOQUALSEL2 0\n#define MW_GPIO0_7_GPIOQUALSEL3 0\n#define MW_GPIO0_7_GPIOQUALSEL4 0\n#define MW_GPIO0_7_GPIOQUALSEL5 0\n#define MW_GPIO0_7_GPIOQUALSEL6 0\n#define MW_GPIO0_7_GPIOQUALSEL7 0\n#define MW_GPIO0_7_QUALPRD 0\n#define MW_GPIO8_15_GPIOQUALSEL8 0\n#define MW_GPIO8_15_GPIOQUALSEL9 0\n#define MW_GPIO8_15_GPIOQUALSEL10 0\n#define MW_GPIO8_15_GPIOQUALSEL11 0\n#define MW_GPIO8_15_GPIOQUALSEL12 0\n#define MW_GPIO8_15_GPIOQUALSEL13 0\n#define MW_GPIO8_15_GPIOQUALSEL14 0\n#define MW_GPIO8_15_GPIOQUALSEL15 0\n#define MW_GPIO8_15_QUALPRD 0\n#define MW_GPIO16_23_GPIOQUALSEL16 0\n#define MW_GPIO16_23_GPIOQUALSEL17 0\n#define MW_GPIO16_23_GPIOQUALSEL18 0\n#define MW_GPIO16_23_GPIOQUALSEL19 0\n#define MW_GPIO16_23_GPIOQUALSEL20 0\n#define MW_GPIO16_23_GPIOQUALSEL21 0\n#define MW_GPIO16_23_GPIOQUALSEL22 0\n#define MW_GPIO16_23_GPIOQUALSEL23 0\n#define MW_GPIO16_23_QUALPRD 0\n#define MW_GPIO24_31_GPIOQUALSEL24 0\n#define MW_GPIO24_31_GPIOQUALSEL25 0\n#define MW_GPIO24_31_GPIOQUALSEL26 0\n#define MW_GPIO24_31_GPIOQUALSEL27 0\n#define MW_GPIO24_31_GPIOQUALSEL28 0\n#define MW_GPIO24_31_GPIOQUALSEL29 0\n#define MW_GPIO24_31_GPIOQUALSEL30 0\n#define MW_GPIO24_31_GPIOQUALSEL31 0\n#define MW_GPIO24_31_QUALPRD 0\n#define MW_GPIO32_39_GPIOQUALSEL32 0\n#define MW_GPIO32_39_GPIOQUALSEL33 0\n#define MW_GPIO32_39_GPIOQUALSEL34 0\n#define MW_GPIO32_39_GPIOQUALSEL39 0\n#define MW_GPIO32_39_QUALPRD 0\n#define MW_GPIO40_44_GPIOQUALSEL40 0\n#define MW_GPIO40_44_GPIOQUALSEL41 0\n#define MW_GPIO40_44_GPIOQUALSEL42 0\n#define MW_GPIO40_44_GPIOQUALSEL43 0\n#define MW_GPIO40_44_GPIOQUALSEL44 0\n#define MW_GPIO40_44_QUALPRD 0\n#define MW_GPIO50_55_GPIOQUALSEL50 0\n#define MW_GPIO50_55_GPIOQUALSEL51 0\n#define MW_GPIO50_55_GPIOQUALSEL52 0\n#define MW_GPIO50_55_GPIOQUALSEL53 0\n#define MW_GPIO50_55_GPIOQUALSEL54 0\n#define MW_GPIO50_55_GPIOQUALSEL55 0\n#define MW_GPIO50_55_QUALPRD 0\n#define MW_GPIO56_58_GPIOQUALSEL56 0\n#define MW_GPIO56_58_GPIOQUALSEL57 0\n#define MW_GPIO56_58_GPIOQUALSEL58 0\n#define MW_GPIO56_58_QUALPRD 0\n#define MW_DMA_CH1_ENABLEDMACHANNEL 0\n#define MW_DMA_CH1_DATASIZE 0\n#define MW_DMA_CH1_INTERRUPTSRC 0\n#define MW_DMA_CH1_EXTERNALPIN 0\n#define MW_DMA_CH1_BURSTSIZE 0\n#define MW_DMA_CH1_TRANSFERSIZE 1\n#define MW_DMA_CH1_SRCBEGINADD 0xC000\n#define MW_DMA_CH1_DSTBEGINADD 0xD000\n#define MW_DMA_CH1_SRCBURSTSTEP 0\n#define MW_DMA_CH1_DSTBURSTSTEP 0\n#define MW_DMA_CH1_SRCTRANSSTEP 0\n#define MW_DMA_CH1_DSTTRANSSTEP 0\n#define MW_DMA_CH1_WRAPSRCSIZE 65536\n#define MW_DMA_CH1_WRAPDSTSIZE 65536\n#define MW_DMA_CH1_SRCWRAPSTEP 0\n#define MW_DMA_CH1_DSTWRAPSTEP 0\n#define MW_DMA_CH1_SETCH1TOHIGH 0\n#define MW_DMA_CH1_ENABLEONESHOT 0\n#define MW_DMA_CH1_ENABLECONTINUOUS 1\n#define MW_DMA_CH1_SYNCENABLE 0\n#define MW_DMA_CH1_ENABLEDSTSYNC 0\n#define MW_DMA_CH1_GENINTERRUPT 0\n#define MW_DMA_CH1_ENABLEOVERFLOW 0\n#define MW_DMA_CH2_ENABLEDMACHANNEL 0\n#define MW_DMA_CH2_DATASIZE 0\n#define MW_DMA_CH2_INTERRUPTSRC 0\n#define MW_DMA_CH2_EXTERNALPIN 0\n#define MW_DMA_CH2_BURSTSIZE 0\n#define MW_DMA_CH2_TRANSFERSIZE 1\n#define MW_DMA_CH2_SRCBEGINADD 0xC000\n#define MW_DMA_CH2_DSTBEGINADD 0xD000\n#define MW_DMA_CH2_SRCBURSTSTEP 0\n#define MW_DMA_CH2_DSTBURSTSTEP 0\n#define MW_DMA_CH2_SRCTRANSSTEP 0\n#define MW_DMA_CH2_DSTTRANSSTEP 0\n#define MW_DMA_CH2_WRAPSRCSIZE 65536\n#define MW_DMA_CH2_WRAPDSTSIZE 65536\n#define MW_DMA_CH2_SRCWRAPSTEP 0\n#define MW_DMA_CH2_DSTWRAPSTEP 0\n#define MW_DMA_CH2_ENABLEONESHOT 0\n#define MW_DMA_CH2_ENABLECONTINUOUS 1\n#define MW_DMA_CH2_SYNCENABLE 0\n#define MW_DMA_CH2_ENABLEDSTSYNC 0\n#define MW_DMA_CH2_GENINTERRUPT 0\n#define MW_DMA_CH2_ENABLEOVERFLOW 0\n#define MW_DMA_CH3_ENABLEDMACHANNEL 0\n#define MW_DMA_CH3_DATASIZE 0\n#define MW_DMA_CH3_INTERRUPTSRC 0\n#define MW_DMA_CH3_EXTERNALPIN 0\n#define MW_DMA_CH3_BURSTSIZE 0\n#define MW_DMA_CH3_TRANSFERSIZE 1\n#define MW_DMA_CH3_SRCBEGINADD 0xC000\n#define MW_DMA_CH3_DSTBEGINADD 0xD000\n#define MW_DMA_CH3_SRCBURSTSTEP 0\n#define MW_DMA_CH3_DSTBURSTSTEP 0\n#define MW_DMA_CH3_SRCTRANSSTEP 0\n#define MW_DMA_CH3_DSTTRANSSTEP 0\n#define MW_DMA_CH3_WRAPSRCSIZE 65536\n#define MW_DMA_CH3_WRAPDSTSIZE 65536\n#define MW_DMA_CH3_SRCWRAPSTEP 0\n#define MW_DMA_CH3_DSTWRAPSTEP 0\n#define MW_DMA_CH3_ENABLEONESHOT 0\n#define MW_DMA_CH3_ENABLECONTINUOUS 1\n#define MW_DMA_CH3_SYNCENABLE 0\n#define MW_DMA_CH3_ENABLEDSTSYNC 0\n#define MW_DMA_CH3_GENINTERRUPT 0\n#define MW_DMA_CH3_ENABLEOVERFLOW 0\n#define MW_DMA_CH4_ENABLEDMACHANNEL 0\n#define MW_DMA_CH4_DATASIZE 0\n#define MW_DMA_CH4_INTERRUPTSRC 0\n#define MW_DMA_CH4_EXTERNALPIN 0\n#define MW_DMA_CH4_BURSTSIZE 0\n#define MW_DMA_CH4_TRANSFERSIZE 1\n#define MW_DMA_CH4_SRCBEGINADD 0xC000\n#define MW_DMA_CH4_DSTBEGINADD 0xD000\n#define MW_DMA_CH4_SRCBURSTSTEP 0\n#define MW_DMA_CH4_DSTBURSTSTEP 0\n#define MW_DMA_CH4_SRCTRANSSTEP 0\n#define MW_DMA_CH4_DSTTRANSSTEP 0\n#define MW_DMA_CH4_WRAPSRCSIZE 65536\n#define MW_DMA_CH4_WRAPDSTSIZE 65536\n#define MW_DMA_CH4_SRCWRAPSTEP 0\n#define MW_DMA_CH4_DSTWRAPSTEP 0\n#define MW_DMA_CH4_ENABLEONESHOT 0\n#define MW_DMA_CH4_ENABLECONTINUOUS 1\n#define MW_DMA_CH4_SYNCENABLE 0\n#define MW_DMA_CH4_ENABLEDSTSYNC 0\n#define MW_DMA_CH4_GENINTERRUPT 0\n#define MW_DMA_CH4_ENABLEOVERFLOW 0\n#define MW_DMA_CH5_ENABLEDMACHANNEL 0\n#define MW_DMA_CH5_DATASIZE 0\n#define MW_DMA_CH5_INTERRUPTSRC 0\n#define MW_DMA_CH5_EXTERNALPIN 0\n#define MW_DMA_CH5_BURSTSIZE 0\n#define MW_DMA_CH5_TRANSFERSIZE 1\n#define MW_DMA_CH5_SRCBEGINADD 0xC000\n#define MW_DMA_CH5_DSTBEGINADD 0xD000\n#define MW_DMA_CH5_SRCBURSTSTEP 0\n#define MW_DMA_CH5_DSTBURSTSTEP 0\n#define MW_DMA_CH5_SRCTRANSSTEP 0\n#define MW_DMA_CH5_DSTTRANSSTEP 0\n#define MW_DMA_CH5_WRAPSRCSIZE 65536\n#define MW_DMA_CH5_WRAPDSTSIZE 65536\n#define MW_DMA_CH5_SRCWRAPSTEP 0\n#define MW_DMA_CH5_DSTWRAPSTEP 0\n#define MW_DMA_CH5_ENABLEONESHOT 0\n#define MW_DMA_CH5_ENABLECONTINUOUS 1\n#define MW_DMA_CH5_SYNCENABLE 0\n#define MW_DMA_CH5_ENABLEDSTSYNC 0\n#define MW_DMA_CH5_GENINTERRUPT 0\n#define MW_DMA_CH5_ENABLEOVERFLOW 0\n#define MW_DMA_CH6_ENABLEDMACHANNEL 0\n#define MW_DMA_CH6_DATASIZE 0\n#define MW_DMA_CH6_INTERRUPTSRC 0\n#define MW_DMA_CH6_EXTERNALPIN 0\n#define MW_DMA_CH6_BURSTSIZE 0\n#define MW_DMA_CH6_TRANSFERSIZE 1\n#define MW_DMA_CH6_SRCBEGINADD 0xC000\n#define MW_DMA_CH6_DSTBEGINADD 0xD000\n#define MW_DMA_CH6_SRCBURSTSTEP 0\n#define MW_DMA_CH6_DSTBURSTSTEP 0\n#define MW_DMA_CH6_SRCTRANSSTEP 0\n#define MW_DMA_CH6_DSTTRANSSTEP 0\n#define MW_DMA_CH6_WRAPSRCSIZE 65536\n#define MW_DMA_CH6_WRAPDSTSIZE 65536\n#define MW_DMA_CH6_SRCWRAPSTEP 0\n#define MW_DMA_CH6_DSTWRAPSTEP 0\n#define MW_DMA_CH6_ENABLEONESHOT 0\n#define MW_DMA_CH6_ENABLECONTINUOUS 1\n#define MW_DMA_CH6_SYNCENABLE 0\n#define MW_DMA_CH6_ENABLEDSTSYNC 0\n#define MW_DMA_CH6_GENINTERRUPT 0\n#define MW_DMA_CH6_ENABLEOVERFLOW 0\n#define MW_XINT_GPIOXINT1SEL 0\n#define MW_XINT_GPIOXINT2SEL 0\n#define MW_XINT_GPIOXINT3SEL 0\n#define MW_XINT_POLARITY1 0\n#define MW_XINT_POLARITY2 0\n#define MW_XINT_POLARITY3 0\n#define MW_EXTMODECOMPORT -1\n#define MW_EXECUTIONPROFILEBUFFERLEN 50.000000\n#define MW_DATAVERSION 2016.02\n#define MW_EXTMODEPROTOCOLINFO_XCPONSERIAL_HOSTINTERFACE Simulink\n#define MW_EXTMODEPROTOCOLINFO_XCPONSERIAL_LOGGINGBUFFERAUTO 1\n#define MW_EXTMODEPROTOCOLINFO_XCPONSERIAL_LOGGINGBUFFERSIZE 1000\n#define MW_EXTMODEPROTOCOLINFO_XCPONSERIAL_LOGGINGBUFFERNUM 3\n#define MW_EXTMODEPROTOCOLINFO_XCPONSERIAL_MAXCONTIGSAMPLES 8\n#define MW_EXTMODEPROTOCOLINFO_XCPONCAN_HOSTINTERFACE Simulink\n#define MW_EXTMODEPROTOCOLINFO_XCPONCAN_LOGGINGBUFFERAUTO 1\n#define MW_EXTMODEPROTOCOLINFO_XCPONCAN_LOGGINGBUFFERSIZE 1000\n#define MW_EXTMODEPROTOCOLINFO_XCPONCAN_LOGGINGBUFFERNUM 3\n#define MW_EXTMODEPROTOCOLINFO_XCPONCAN_MAXCONTIGSAMPLES 10\n#define MW_PIL_COMMUNICATIONINTERFACE 0\n#define MW_PIL_SCIMODULE 0\n#define MW_PIL_COMPORT No serial port detected\n#define MW_SDCARD_ENABLE 0\n#define MW_SDCARD_SPIMODULE 0\n#define MW_SDCARD_SPIBAUDRATE 1\n#define MW_OVERRUNDETECTION_ENABLE_OVERRUN_DETECTION 0\n#define MW_OVERRUNDETECTION_CHECK_GPIO_STATUS 1\n#define MW_OVERRUNDETECTION_DIGITAL_OUTPUT_TO_SET_ON_OVERRUN 34\n#define MW_OVERRUNDETECTION_GPIOMODE 0\n#define MW_OVERRUNDETECTION_CUSTOM_LOGIC 0\n#define MW_OVERRUNDETECTION_PIE_NUMBER 0\n#define MW_OVERRUNDETECTION_CPU_NUMBER 0\n#define MW_OVERRUNDETECTION_CUSTOM_FUNCTION c2000_OverrunFunction\n\n#endif /* __MW_TARGET_HARDWARE_RESOURCES_H__ */\n\n#endif\n\n#endif\n"},{"name":"blapp_support.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\target\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"\n/*\n * Copyright 2016-2017 The MathWorks, Inc.\n */\n\n#include \"MW_target_hardware_resources.h\"\n#include \"rtwtypes.h\"\n\n/*\n *  Add conflict check for SCI when bootloader used\n *  UART ISR is already configured\n * TI- no need to configure the ISR again, as the ISR is already configured in the RAM\n \n */\n\n\n\n#ifdef MW_RUNTIME_BOOTLOADERPROGRAMMINGSUPPORT\n\n#if MW_RUNTIME_BOOTLOADERPROGRAMMINGSUPPORT != 1 ||  MW_RUNTIME_BOOTLOADERCOMPATIBLEOS == 0\n\nvoid bootloaderBackgroundTask(void)\n{\n}\nvoid bootloaderInit(void)\n{\n}\n\n\n#else\n\n#pragma DATA_SECTION(blPassCode, \"flashblpass\");\nconst uint32_T blPassCode = 0xFACE;\n\nvoid(*fpbgtask)(void);      //fp bg task it uses bg task from the BL\nuint32_T *fpdummy;\n\nvoid bootloaderInit(void)\n{\n    fpdummy = *((uint32_T*)0x0);\n    fpbgtask =  fpdummy;\n\n}\n\nvoid bootloaderBackgroundTask(void)\n{\n\n\t#if MW_RUNTIME_BOOTLOADERAPPLICATIONHASCOM == 0\n\t{\n        fpbgtask();\n    \n\t}\n\t#endif\n\n}\n#endif\n#endif\n"},{"name":"c2000HardwareTimerConfig.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\target\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"/* Copyrights 2016-2021, MathWorks Inc */\n#include \"MW_target_hardware_resources.h\"\n#include \"rtwtypes.h\"\n\nvoid hardwareTimer1Init(void)\n{\n  /* InitCpuTimers() - CPU Timers are initialized in\n   * MW_c28xx_board.c in the generated code.\n   */\n  CpuTimer1Regs.PRD.all = 0xFFFFFFFF;  /* max Period*/\n  CpuTimer1Regs.TIM.all = 0xFFFFFFFF;  /* set Ctr*/\n#if defined(MW_TIMER_PRESCALE_FOR_XCP)\n  CpuTimer1Regs.TPR.all = (0xFF & (MW_TIMER_PRESCALE_FOR_XCP - 1));         /* prescaler defined in make file dynamically based on clock */\n#else\n  CpuTimer1Regs.TPR.all = 0x00;        /* no prescaler    */\n#endif\n  StartCpuTimer1();\n}\n\n/* EOF */\n"},{"name":"c2806xBoard_Realtime_Support.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\target\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"#include \"MW_target_hardware_resources.h\"\n#include <math.h>\n#include <float.h>\n#include <string.h>\n\n#ifdef MW_FAST_RTS_INCLUDED\n#if DBL_MANT_DIG == FLT_MANT_DIG\nfloat cosf(float x) { return cos(x); }\nfloat sinf(float x) { return sin(x); }\nfloat sqrtf(float x) { return sqrt(x); }\nfloat atanf(float x) { return atan(x); }\nfloat atan2f(float y, float x) { return atan2(y, x); }\n#endif\n#endif\nextern Uint16 RamfuncsLoadSize;\nextern Uint16 Cla1funcsRunStart;\nextern Uint16 Cla1funcsLoadStart;\nextern Uint16 Cla1funcsLoadSize;\nextern Uint16 Cla1mathTablesRunStart;\nextern Uint16 Cla1mathTablesLoadStart;\nextern Uint16 Cla1mathTablesLoadSize;\nextern Uint16 Cla1ConstRunStart, Cla1ConstLoadStart, Cla1ConstLoadSize;\nvoid c2000_flash_init(void)\n{\n  #if MW_RUNTIME_FLASHLOAD\n  // Copy InitFlash function code and Flash setup code to RAM\n  memcpy(& RamfuncsRunStart,&RamfuncsLoadStart, (Uint32)(&RamfuncsLoadEnd-&RamfuncsLoadStart));\n  // Call Flash Initialization to setup flash waitstates\n  // This function must reside in RAM\n  /* g2486589 - Standalone mode fix */\n  InitFlash();\n  #ifdef CLA_BLOCK_INCLUDED\n    memcpy(&Cla1funcsRunStart, &Cla1funcsLoadStart, (Uint32)&Cla1funcsLoadSize);\n    memcpy(&Cla1mathTablesRunStart, &Cla1mathTablesLoadStart, (Uint32)&Cla1mathTablesLoadSize);\n    memcpy(&Cla1ConstRunStart, &Cla1ConstLoadStart, (Uint32)&Cla1ConstLoadSize);\n  #endif  \n  #endif\n}\n"},{"name":"c2806xSchedulerTimer0.c","type":"source","group":"legacy","path":"C:\\Users\\matte\\Desktop\\Code_8301_FB_FUNZIONA\\FW_control_DC_ert_rtw\\..\\..\\..\\..\\..\\ProgramData\\MATLAB\\SupportPackages\\R2022b\\toolbox\\target\\supportpackages\\tic2000\\src","tag":"","groupDisplay":"Other files","code":"/* Copyright 2015-2019 The MathWorks, Inc. */\n\n#include <stdbool.h>\n\n#include \"F2806x_Device.h\"\n#include \"F2806x_CpuTimers.h\"\n#include \"MW_c28xx_pie.h\"\n\nextern void rt_OneStep(void);\n\ninterrupt void TINT0_isr(void)\n{\n      #ifdef PIEMASK0\n        volatile unsigned int PIEIER1_stack_save = PieCtrlRegs.PIEIER1.all;\n      #endif\n      #ifdef PIEMASK1\n        volatile unsigned int PIEIER2_stack_save  = PieCtrlRegs.PIEIER2.all;\n      #endif\n      #ifdef PIEMASK2\n        volatile unsigned int PIEIER3_stack_save  = PieCtrlRegs.PIEIER3.all;\n      #endif\n      #ifdef PIEMASK3\n        volatile unsigned int PIEIER4_stack_save  = PieCtrlRegs.PIEIER4.all;\n      #endif\n      #ifdef PIEMASK4\n        volatile unsigned int PIEIER5_stack_save  = PieCtrlRegs.PIEIER5.all;\n      #endif\n      #ifdef PIEMASK5\n        volatile unsigned int PIEIER6_stack_save  = PieCtrlRegs.PIEIER6.all;\n      #endif\n      #ifdef PIEMASK6\n        volatile unsigned int PIEIER7_stack_save  = PieCtrlRegs.PIEIER7.all;\n      #endif\n      #ifdef PIEMASK7\n        volatile unsigned int PIEIER8_stack_save  = PieCtrlRegs.PIEIER8.all;\n      #endif\n      #ifdef PIEMASK8\n        volatile unsigned int PIEIER9_stack_save  = PieCtrlRegs.PIEIER9.all;\n      #endif\n      #ifdef PIEMASK9\n        volatile unsigned int PIEIER10_stack_save = PieCtrlRegs.PIEIER10.all;\n      #endif\n      #ifdef PIEMASK10\n        volatile unsigned int PIEIER11_stack_save = PieCtrlRegs.PIEIER11.all;\n      #endif\n      #ifdef PIEMASK11\n        volatile unsigned int PIEIER12_stack_save = PieCtrlRegs.PIEIER12.all;\n      #endif\n\n      #ifdef PIEMASK0\n        PieCtrlRegs.PIEIER1.all &= ~PIEMASK0;      /* disable group1 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK1\n        PieCtrlRegs.PIEIER2.all &= ~PIEMASK1;      /* disable group2 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK2\n        PieCtrlRegs.PIEIER3.all &= ~PIEMASK2;      /* disable group3 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK3\n        PieCtrlRegs.PIEIER4.all &= ~PIEMASK3;      /* disable group4 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK4\n        PieCtrlRegs.PIEIER5.all &= ~PIEMASK4;      /* disable group5 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK5\n        PieCtrlRegs.PIEIER6.all &= ~PIEMASK5;      /* disable group6 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK6\n        PieCtrlRegs.PIEIER7.all &= ~PIEMASK6;      /* disable group7 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK7\n        PieCtrlRegs.PIEIER8.all &= ~PIEMASK7;      /* disable group8 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK8\n        PieCtrlRegs.PIEIER9.all &= ~PIEMASK8;      /* disable group9 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK9\n        PieCtrlRegs.PIEIER10.all &= ~PIEMASK9;     /* disable group10 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK10\n        PieCtrlRegs.PIEIER11.all &= ~PIEMASK10;    /* disable group11 lower/equal priority interrupts */\n      #endif\n      #ifdef PIEMASK11\n        PieCtrlRegs.PIEIER12.all &= ~PIEMASK11;    /* disable group12 lower/equal priority interrupts */\n      #endif\n\t  #ifdef PIEMASK12\n\t\tIER &= ~(M_INT13);\n      #endif\n\t  #ifdef PIEMASK13\n\t\tIER &= ~(M_INT14);\n      #endif\n\n      asm(\" RPT #5 || NOP\");               /* wait 5 cycles */\n      IFR &= ~IFRMASK;                           /* eventually disable lower/equal priority pending interrupts */\n      PieCtrlRegs.PIEACK.all = IFRMASK;          /* ACK to allow other interrupts from the same group to fire */\n      IER |= 1;\n      EINT;                                /* global interrupt enable */\n      rt_OneStep();\n      DINT;                                /* disable global interrupts during context switch, CPU will enable global interrupts after exiting ISR */\n      #ifdef PIEMASK0\n        PieCtrlRegs.PIEIER1.all = PIEIER1_stack_save;/*restore PIEIER register that was modified */\n      #endif  \n      #ifdef PIEMASK1\n        PieCtrlRegs.PIEIER2.all = PIEIER2_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK2\n        PieCtrlRegs.PIEIER3.all = PIEIER3_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK3\n        PieCtrlRegs.PIEIER4.all = PIEIER4_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK4\n        PieCtrlRegs.PIEIER5.all = PIEIER5_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK5\n        PieCtrlRegs.PIEIER6.all = PIEIER6_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK6\n        PieCtrlRegs.PIEIER7.all = PIEIER7_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK7\n        PieCtrlRegs.PIEIER8.all = PIEIER8_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK8\n        PieCtrlRegs.PIEIER9.all = PIEIER9_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK9\n        PieCtrlRegs.PIEIER10.all= PIEIER10_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK10\n        PieCtrlRegs.PIEIER11.all= PIEIER11_stack_save;/*restore PIEIER register that was modified */\n      #endif\n      #ifdef PIEMASK11\n        PieCtrlRegs.PIEIER12.all= PIEIER12_stack_save;/*restore PIEIER register that was modified */\n      #endif\n\t  #ifdef PIEMASK12\n\t\tIER |= M_INT13;\n      #endif\n\t  #ifdef PIEMASK13\n\t\tIER |= M_INT14;\n      #endif\n}\n\nvoid configureTimer0(float baseRate, float systemClock)\n{\n    \n    /* InitCpuTimers() - CPU Timers are initialized in \n     * MW_c28xx_board.c in the generated code.\n     */\n\n\t/* Configure CPU-Timer 0 to interrupt every base rate. */\n\t/* Parameters:  Timer Pointer, CPU Freq in MHz, Period in usec. */\n\tConfigCpuTimer(&CpuTimer0, systemClock, baseRate * 1000000);\n\tStartCpuTimer0();\n\n\tEALLOW;\n\tPieVectTable.TINT0 = &TINT0_isr;     /* Hook interrupt to the ISR*/\n\tEDIS;\n\n\tPieCtrlRegs.PIEIER1.bit.INTx7 = 1;   /* Enable interrupt TINT0 */\n\tIER |= M_INT1;\n}\n\nvoid enableTimer0Interrupt(void)\n{\n\tasm(\" SETC INTM\"); /* Disable Interrupt Global Enable Bit - set it to 1 */\n\tPieCtrlRegs.PIEIER1.all |= (1 << 6); /* Enable PIER bit for timer 0 */\n\tasm(\" CLRC INTM\"); /* Enable Interrupt Global Enable Bit - set it to 0 */\n}\n\nbool disableTimer0Interrupt(void)\n{\n    bool isrEnabled = false;\n\tasm(\" SETC INTM\"); /* Disable Interrupt Global Enable Bit - set it to 1 */\n    isrEnabled = PieCtrlRegs.PIEIER1.all & (1 << 6) ;\n    PieCtrlRegs.PIEIER1.all &= ~(1 << 6); /* Disable PIER bit for timer 0 */\n\tasm(\" RPT #5 || NOP\");\n\tIFR &= 0xFFFE;\n\tPieCtrlRegs.PIEACK.all = 0x1;\n\tasm(\" CLRC INTM\"); /* Enable Interrupt Global Enable Bit - set it to 0 */\n    return isrEnabled;\n}\n\nvoid restoreTimer0Interrupt(bool isrStatus){\n    if(isrStatus)\n        enableTimer0Interrupt();\n    else\n        disableTimer0Interrupt();\n}\n"}],"trace":"{\"model\":\"FW_control_DC\",\"sources\":[\"FW_control_DC.c\",\"FW_control_DC.h\"],\"categoricalProps\":[\"ModelElemCategory\",\"StorageClass\"],\"categoricalValues\":[\"InternalData\",\"Default\",\"GlobalParameters\",\"LocalParameters\"],\"sidPrefixes\":[\"FW_control_DC\"],\"fileRecords\":{\"1\":{\"records\":[{\"tk\":[52,3,52,9],\"els\":[\"1:4011\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[52,10,52,14],\"els\":[\"1:4011\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[52,14,52,15],\"els\":[\"1:4011\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[53,3,53,9],\"els\":[\"1:4753\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[53,10,53,14],\"els\":[\"1:4753\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[53,14,53,15],\"els\":[\"1:4753\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[54,3,54,11],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[54,12,54,27],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[54,27,54,28],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[55,3,55,11],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[55,12,55,27],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[55,27,55,28],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[56,3,56,11],\"els\":[\"1:4005\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[56,12,56,16],\"els\":[\"1:4005\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[56,16,56,17],\"els\":[\"1:4005\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[57,3,57,11],\"els\":[\"1:4003:913\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[57,12,57,28],\"els\":[\"1:4003:913\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[57,28,57,29],\"els\":[\"1:4003:913\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[58,3,58,11],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[58,12,58,22],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[58,22,58,23],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[59,3,59,11],\"els\":[\"1:4003:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[59,12,59,15],\"els\":[\"1:4003:3518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[59,15,59,16],\"els\":[\"1:4003:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[60,3,60,11],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[60,12,60,22],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[60,22,60,23],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[61,3,61,11],\"els\":[\"1:4002\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[61,12,61,13],\"els\":[\"1:4002\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[61,13,61,14],\"els\":[\"1:4002\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[62,3,62,11],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[62,12,62,23],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[62,23,62,24],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[63,3,63,11],\"els\":[\"1:4192\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[63,12,63,32],\"els\":[\"1:4192\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[63,32,63,33],\"els\":[\"1:4192\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[64,3,64,11],\"els\":[\"1:4640\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,12,64,18],\"els\":[\"1:4640\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[64,18,64,19],\"els\":[\"1:4640\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[65,3,65,11],\"els\":[\"1:3799\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[65,12,65,15],\"els\":[\"1:3799\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[65,15,65,16],\"els\":[\"1:3799\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[66,3,66,11],\"els\":[\"1:3814:913\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[66,12,66,30],\"els\":[\"1:3814:913\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[66,30,66,31],\"els\":[\"1:3814:913\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[67,3,67,11],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[67,12,67,24],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[67,24,67,25],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[68,3,68,11],\"els\":[\"1:3814:3518\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[68,12,68,17],\"els\":[\"1:3814:3518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[68,17,68,18],\"els\":[\"1:3814:3518\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[69,3,69,11],\"els\":[\"1:3814:923\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[69,12,69,24],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[69,24,69,25],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[70,3,70,11],\"els\":[\"1:3815\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[70,12,70,24],\"els\":[\"1:3815\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[70,24,70,25],\"els\":[\"1:3815\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[71,3,71,11],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[71,12,71,14],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[71,14,71,15],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[72,3,72,11],\"els\":[\"1:4751\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[72,12,72,19],\"els\":[\"1:4751\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[72,19,72,20],\"els\":[\"1:4751\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[73,3,73,11],\"els\":[\"1:4750\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[73,12,73,17],\"els\":[\"1:4750\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[73,17,73,18],\"els\":[\"1:4750\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[74,3,74,11],\"els\":[\"1:4745\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[74,12,74,14],\"els\":[\"1:4745\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[74,14,74,15],\"els\":[\"1:4745\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[75,3,75,11],\"els\":[\"1:4752\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[75,12,75,20],\"els\":[\"1:4752\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[75,20,75,21],\"els\":[\"1:4752\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[76,3,76,11],\"els\":[\"1:4749\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[76,12,76,17],\"els\":[\"1:4749\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[76,17,76,18],\"els\":[\"1:4749\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[77,3,77,11],\"els\":[\"1:3877\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[77,12,77,32],\"els\":[\"1:3877\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[77,32,77,33],\"els\":[\"1:3877\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[78,3,78,11],\"els\":[\"1:3965\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[78,12,78,31],\"els\":[\"1:3965\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[78,31,78,32],\"els\":[\"1:3965\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[79,3,79,11],\"els\":[\"1:3961\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[79,12,79,17],\"els\":[\"1:3961\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[79,17,79,18],\"els\":[\"1:3961\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,3,80,11],\"els\":[\"1:3962\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,12,80,13],\"els\":[\"1:3962\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[80,13,80,14],\"els\":[\"1:3962\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,3,81,11],\"els\":[\"1:3814:617\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,12,81,17],\"els\":[\"1:3814:617\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[81,17,81,18],\"els\":[\"1:3814:617\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[82,3,82,11],\"els\":[\"1:3814:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[82,12,82,14],\"els\":[\"1:3814:616\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[82,14,82,15],\"els\":[\"1:3814:616\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[83,3,83,11],\"els\":[\"1:3814:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[83,12,83,24],\"els\":[\"1:3814:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[83,24,83,25],\"els\":[\"1:3814:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[84,3,84,11],\"els\":[\"1:3814:618\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[84,12,84,17],\"els\":[\"1:3814:618\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[84,17,84,18],\"els\":[\"1:3814:618\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[85,3,85,11],\"els\":[\"1:4003:617\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[85,12,85,19],\"els\":[\"1:4003:617\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[85,19,85,20],\"els\":[\"1:4003:617\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[86,3,86,11],\"els\":[\"1:4003:616\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[86,12,86,16],\"els\":[\"1:4003:616\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[86,16,86,17],\"els\":[\"1:4003:616\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[87,3,87,11],\"els\":[\"1:4003:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[87,12,87,26],\"els\":[\"1:4003:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[87,26,87,27],\"els\":[\"1:4003:791\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[88,3,88,11],\"els\":[\"1:4003:618\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[88,12,88,19],\"els\":[\"1:4003:618\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[88,19,88,20],\"els\":[\"1:4003:618\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[89,3,89,10],\"els\":[\"1:3824\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[89,11,89,16],\"els\":[\"1:3824\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[89,16,89,17],\"els\":[\"1:3824\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[90,3,90,10],\"els\":[\"1:3857\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[90,11,90,16],\"els\":[\"1:3857\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[90,16,90,17],\"els\":[\"1:3857\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[91,3,91,10],\"els\":[\"1:3964\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[91,11,91,18],\"els\":[\"1:3964\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[91,18,91,19],\"els\":[\"1:3964\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[92,3,92,10],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[92,11,92,16],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[92,16,92,17],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[93,3,93,10],\"els\":[\"1:3963\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[93,11,93,19],\"els\":[\"1:3963\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[93,19,93,20],\"els\":[\"1:3963\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[94,3,94,11],\"els\":[\"1:3746\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[94,12,94,18],\"els\":[\"1:3746\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[94,18,94,19],\"els\":[\"1:3746\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[95,3,95,11],\"els\":[\"1:3858\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[95,12,95,20],\"els\":[\"1:3858\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[95,20,95,21],\"els\":[\"1:3858\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[96,3,96,11],\"els\":[\"1:3822\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[96,12,96,18],\"els\":[\"1:3822\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[96,18,96,19],\"els\":[\"1:3822\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[97,3,97,10],\"els\":[\"1:3748\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[97,11,97,29],\"els\":[\"1:3748\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[97,29,97,30],\"els\":[\"1:3748\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[98,3,98,10],\"els\":[\"1:3749\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[98,11,98,15],\"els\":[\"1:3749\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[98,15,98,16],\"els\":[\"1:3749\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[99,3,99,10],\"els\":[\"1:4748\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[99,11,99,30],\"els\":[\"1:4748\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[99,30,99,31],\"els\":[\"1:4748\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[100,3,100,10],\"els\":[\"1:4747\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[100,11,100,30],\"els\":[\"1:4747\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[100,30,100,31],\"els\":[\"1:4747\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[101,3,101,10],\"els\":[\"1:3856\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[101,11,101,31],\"els\":[\"1:3856\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[101,31,101,32],\"els\":[\"1:3856\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[102,3,102,10],\"els\":[\"1:3823\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[102,11,102,30],\"els\":[\"1:3823\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[102,30,102,31],\"els\":[\"1:3823\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[103,3,103,12],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[103,13,103,15],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[103,15,103,16],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[104,3,104,12],\"els\":[\"1:3833:2\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[104,13,104,20],\"els\":[\"1:3833:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[104,20,104,21],\"els\":[\"1:3833:2\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[109,3,109,9],\"els\":[\"1:4011\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[109,10,109,21],\"els\":[\"1:4011\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[109,21,109,22],\"els\":[\"1:4011\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[110,3,110,9],\"els\":[\"1:4753\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[110,10,110,21],\"els\":[\"1:4753\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[110,21,110,22],\"els\":[\"1:4753\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[111,3,111,11],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[111,12,111,29],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[111,29,111,30],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[112,3,112,11],\"els\":[\"1:3814:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[112,12,112,31],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[112,31,112,32],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[113,3,113,10],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[113,11,113,23],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[113,23,113,24],\"els\":[\"1:3960\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,3,114,11],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[114,12,114,20],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,21,114,43],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,43,114,44],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[114,44,114,45],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[114,45,114,46],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[114,46,114,47],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,3,115,11],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,12,115,20],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,21,115,43],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,43,115,44],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,44,115,45],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[115,45,115,46],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[115,46,115,47],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[116,3,116,11],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[116,12,116,19],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[116,20,116,48],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[116,48,116,49],\"els\":[\"1:3900\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[117,3,117,11],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[117,12,117,19],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[117,20,117,48],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[117,48,117,49],\"els\":[\"1:4008\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[118,3,118,10],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[118,11,118,36],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[118,36,118,37],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[119,3,119,10],\"els\":[\"1:3814:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[119,11,119,38],\"els\":[\"1:3814:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[119,38,119,39],\"els\":[\"1:3814:843\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[120,3,120,11],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[120,12,120,21],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[120,22,120,45],\"els\":[\"1:4738\"],\"ct\":{\"0\":0,\"1\":1}},{\"tk\":[120,45,120,46],\"els\":[\"1:4738\"],\"ct\":{\"1\":1,\"0\":0}},{\"tk\":[125,3,125,11],\"els\":[\"1:4749\",\"1:4750\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[125,12,125,29],\"els\":[\"1:4749\",\"1:4750\"],\"ct\":{\"0\":2,\"1\":1}},{\"tk\":[125,29,125,30],\"els\":[\"1:4749\",\"1:4750\"],\"ct\":{\"0\":2,\"1\":1}},{\"tk\":[130,3,130,11],\"els\":[\"1:4640\"],\"ct\":{\"0\":2,\"1\":1}},{\"tk\":[130,12,130,17],\"els\":[\"1:4640\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[130,17,130,18],\"els\":[\"1:4640\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[133,3,133,11],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[133,12,133,16],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[133,16,133,17],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[136,3,136,11],\"els\":[\"1:3814:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[136,12,136,15],\"els\":[\"1:3814:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[136,15,136,16],\"els\":[\"1:3814:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[139,3,139,11],\"els\":[\"1:4003:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[139,12,139,15],\"els\":[\"1:4003:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[139,15,139,16],\"els\":[\"1:4003:791\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[142,3,142,11],\"els\":[\"1:3814:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[142,12,142,15],\"els\":[\"1:3814:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[142,15,142,16],\"els\":[\"1:3814:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[145,3,145,11],\"els\":[\"1:4003:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[145,12,145,15],\"els\":[\"1:4003:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[145,15,145,16],\"els\":[\"1:4003:913\"],\"ct\":{\"1\":1,\"0\":2}},{\"tk\":[148,3,148,10],\"els\":[\"1:3833:3\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[148,11,148,34],\"els\":[\"1:3833:3\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[148,34,148,35],\"els\":[\"1:3833:3\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[151,3,151,11],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[151,12,151,43],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[151,43,151,44],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[155,3,155,11],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[155,12,155,43],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[155,43,155,44],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[159,3,159,11],\"els\":[\"1:3814:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[159,12,159,29],\"els\":[\"1:3814:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[159,29,159,30],\"els\":[\"1:3814:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[162,3,162,11],\"els\":[\"1:4003:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[162,12,162,29],\"els\":[\"1:4003:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[162,29,162,30],\"els\":[\"1:4003:616\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[165,3,165,11],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[165,12,165,43],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[165,43,165,44],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[169,3,169,11],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[169,12,169,43],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[169,43,169,44],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[173,3,173,11],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[173,12,173,43],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[173,43,173,44],\"els\":[\"1:4003:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[177,3,177,11],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[177,12,177,43],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[177,43,177,44],\"els\":[\"1:3814:923\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[181,3,181,9],\"els\":[\"1:4718\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[181,10,181,24],\"els\":[\"1:4718\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[181,24,181,25],\"els\":[\"1:4718\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[184,3,184,9],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[184,10,184,20],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[184,20,184,21],\"els\":[\"1:3803\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[187,3,187,9],\"els\":[\"1:4756\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[187,10,187,25],\"els\":[\"1:4756\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[187,25,187,26],\"els\":[\"1:4756\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[190,3,190,9],\"els\":[\"1:3789\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[190,10,190,25],\"els\":[\"1:3789\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[190,25,190,26],\"els\":[\"1:3789\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[193,3,193,10],\"els\":[\"1:3960\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[193,11,193,33],\"els\":[\"1:3960\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[193,33,193,34],\"els\":[\"1:3960\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[196,3,196,11],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[196,12,196,43],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[196,43,196,44],\"els\":[\"1:3900\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[200,3,200,11],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[200,12,200,43],\"els\":[\"1:4008\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[200,43,200,44],\"els\":[\"1:4008\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[204,3,204,11],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[204,12,204,30],\"els\":[\"1:4003:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[204,30,204,31],\"els\":[\"1:4003:843\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[207,3,207,11],\"els\":[\"1:4002\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[207,12,207,23],\"els\":[\"1:4002\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[207,23,207,24],\"els\":[\"1:4002\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[210,3,210,11],\"els\":[\"1:4001\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[210,12,210,32],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[210,32,210,33],\"els\":[\"1:4001\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[213,3,213,11],\"els\":[\"1:3814:843\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[213,12,213,32],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[213,32,213,33],\"els\":[\"1:3814:843\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[216,3,216,11],\"els\":[\"1:3815\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[216,12,216,31],\"els\":[\"1:3815\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[216,31,216,32],\"els\":[\"1:3815\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[219,3,219,11],\"els\":[\"1:3815\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[219,12,219,31],\"els\":[\"1:3815\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[219,31,219,32],\"els\":[\"1:3815\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[222,3,222,11],\"els\":[\"1:4746\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[222,12,222,27],\"els\":[\"1:4746\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[222,27,222,28],\"els\":[\"1:4746\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[225,3,225,11],\"els\":[\"1:3961\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[225,12,225,22],\"els\":[\"1:3961\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[225,22,225,23],\"els\":[\"1:3961\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[228,3,228,11],\"els\":[\"1:3962\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[228,12,228,22],\"els\":[\"1:3962\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[228,22,228,23],\"els\":[\"1:3962\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[231,3,231,10],\"els\":[\"1:3796\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[231,11,231,26],\"els\":[\"1:3796\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[231,26,231,27],\"els\":[\"1:3796\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[234,3,234,10],\"els\":[\"1:3857\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[234,11,234,21],\"els\":[\"1:3857\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[234,21,234,22],\"els\":[\"1:3857\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[237,3,237,10],\"els\":[\"1:3824\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[237,11,237,21],\"els\":[\"1:3824\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[237,21,237,22],\"els\":[\"1:3824\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[240,3,240,12],\"els\":[\"1:4738\"],\"ct\":{\"0\":3,\"1\":1}},{\"tk\":[240,13,240,44],\"els\":[\"1:4738\"],\"ct\":{\"1\":1,\"0\":3}},{\"tk\":[240,44,240,45],\"els\":[\"1:4738\"],\"ct\":{\"1\":1,\"0\":3}}]},\"0\":{\"records\":[{\"tk\":[78,3,78,5],\"els\":[\"0:3900\"]},{\"tk\":[78,7,78,22],\"els\":[\"0:3900\"]},{\"tk\":[78,22,78,24],\"els\":[\"0:3900\"]},{\"tk\":[78,24,78,30],\"els\":[\"0:3900\"]},{\"tk\":[78,30,78,31],\"els\":[\"0:3900\"]},{\"tk\":[78,31,78,43],\"els\":[\"0:3900\"]},{\"tk\":[78,43,78,44],\"els\":[\"0:3900\"]},{\"tk\":[78,44,78,47],\"els\":[\"0:3900\"]},{\"tk\":[78,47,78,48],\"els\":[\"0:3900\"]},{\"tk\":[78,48,78,49],\"els\":[\"0:3900\"]},{\"tk\":[78,49,78,50],\"els\":[\"0:3900\"]},{\"tk\":[78,51,78,53],\"els\":[\"0:3900\"]},{\"tk\":[78,54,78,55],\"els\":[\"0:3900\"]},{\"tk\":[80,5,80,20],\"els\":[\"0:3900#out:1\"]},{\"tk\":[80,21,80,36],\"els\":[\"0:3900#out:1\"]},{\"tk\":[80,37,80,38],\"els\":[\"0:3900#out:1\",\"0:3900\"]},{\"tk\":[81,49,81,50],\"els\":[\"0:3900\"]},{\"tk\":[84,5,84,20],\"els\":[\"0:4008#out:1\"]},{\"tk\":[84,21,84,36],\"els\":[\"0:4008#out:1\"]},{\"tk\":[84,37,84,38],\"els\":[\"0:4008#out:1\",\"0:4008\"]},{\"tk\":[85,49,85,50],\"els\":[\"0:4008\"]},{\"tk\":[88,5,88,20],\"els\":[\"0:4005#out:1\"]},{\"tk\":[88,21,88,25],\"els\":[\"0:4005#out:1\"]},{\"tk\":[88,26,88,27],\"els\":[\"0:4005#out:1\",\"0:4005\"]},{\"tk\":[88,28,88,43],\"els\":[\"0:4005\"]},{\"tk\":[88,44,88,59],\"els\":[\"0:4005\"]},{\"tk\":[88,60,88,61],\"els\":[\"0:4005\"]},{\"tk\":[89,7,89,22],\"els\":[\"0:4005\"]},{\"tk\":[89,23,89,38],\"els\":[\"0:4005\"]},{\"tk\":[92,5,92,20],\"els\":[\"0:4003:913#out:1\"]},{\"tk\":[92,21,92,37],\"els\":[\"0:4003:913#out:1\"]},{\"tk\":[92,38,92,39],\"els\":[\"0:4003:913#out:1\",\"0:4003:913\"]},{\"tk\":[92,40,92,55],\"els\":[\"0:4003:913\"]},{\"tk\":[92,56,92,59],\"els\":[\"0:4003:913\"]},{\"tk\":[92,60,92,61],\"els\":[\"0:4003:913\"]},{\"tk\":[93,7,93,22],\"els\":[\"0:4003:913\"]},{\"tk\":[93,23,93,27],\"els\":[\"0:4003:913\"]},{\"tk\":[96,5,96,20],\"els\":[\"0:4738#out:1\"]},{\"tk\":[96,21,96,23],\"els\":[\"0:4738#out:1\"]},{\"tk\":[96,24,96,25],\"els\":[\"0:4738#out:1\",\"0:4738\"]},{\"tk\":[99,5,99,7],\"els\":[\"0:4003:843\"]},{\"tk\":[99,9,99,24],\"els\":[\"0:4003:843\"]},{\"tk\":[99,25,99,27],\"els\":[\"0:4003:843\"]},{\"tk\":[99,28,99,30],\"els\":[\"0:4003:843\"]},{\"tk\":[99,32,99,51],\"els\":[\"0:4003:843\"]},{\"tk\":[99,52,99,77],\"els\":[\"0:4003:843\"]},{\"tk\":[99,78,99,80],\"els\":[\"0:4003:843\"]},{\"tk\":[100,10,100,11],\"els\":[\"0:4003:843\"]},{\"tk\":[101,7,101,26],\"els\":[\"0:4003:843\"]},{\"tk\":[101,27,101,44],\"els\":[\"0:4003:843\"]},{\"tk\":[101,45,101,46],\"els\":[\"0:4003:843\"]},{\"tk\":[102,9,102,24],\"els\":[\"0:4003:843\"]},{\"tk\":[102,25,102,56],\"els\":[\"0:4003:843\"]},{\"tk\":[106,5,106,20],\"els\":[\"0:4003:843#out:1\"]},{\"tk\":[106,21,106,31],\"els\":[\"0:4003:843#out:1\"]},{\"tk\":[106,32,106,33],\"els\":[\"0:4003:843#out:1\",\"0:4003:843\"]},{\"tk\":[106,34,106,53],\"els\":[\"0:4003:843\"]},{\"tk\":[106,54,106,71],\"els\":[\"0:4003:843\"]},{\"tk\":[109,5,109,20],\"els\":[\"0:4003:3518#out:1\"]},{\"tk\":[109,21,109,24],\"els\":[\"0:4003:3518#out:1\"]},{\"tk\":[109,25,109,26],\"els\":[\"0:4003:3518#out:1\",\"0:4003:3518\"]},{\"tk\":[109,27,109,42],\"els\":[\"0:4003:3518\"]},{\"tk\":[109,43,109,59],\"els\":[\"0:4003:3518\"]},{\"tk\":[109,60,109,61],\"els\":[\"0:4003:3518\"]},{\"tk\":[110,7,110,22],\"els\":[\"0:4003:3518\"]},{\"tk\":[110,23,110,33],\"els\":[\"0:4003:3518\"]},{\"tk\":[113,5,113,7],\"els\":[\"0:4003:923\"]},{\"tk\":[113,8,113,9],\"els\":[\"0:4003:923\"]},{\"tk\":[113,10,113,25],\"els\":[\"0:4003:923\"]},{\"tk\":[113,26,113,29],\"els\":[\"0:4003:923\"]},{\"tk\":[114,5,114,7],\"els\":[\"0:4003:923\"]},{\"tk\":[114,8,114,9],\"els\":[\"0:4003:923\"]},{\"tk\":[114,10,114,25],\"els\":[\"0:4003:923\"]},{\"tk\":[114,26,114,57],\"els\":[\"0:4003:923\"]},{\"tk\":[115,5,115,7],\"els\":[\"0:4003:923\"]},{\"tk\":[115,8,115,9],\"els\":[\"0:4003:923\"]},{\"tk\":[115,10,115,25],\"els\":[\"0:4003:923\"]},{\"tk\":[115,26,115,57],\"els\":[\"0:4003:923\"]},{\"tk\":[116,5,116,7],\"els\":[\"0:4003:923\"]},{\"tk\":[116,9,116,11],\"els\":[\"0:4003:923\"]},{\"tk\":[116,12,116,13],\"els\":[\"0:4003:923\"]},{\"tk\":[116,14,116,16],\"els\":[\"0:4003:923\"]},{\"tk\":[118,7,118,22],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[118,23,118,33],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[118,34,118,35],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[118,36,118,38],\"els\":[\"0:4003:923\"]},{\"tk\":[119,12,119,14],\"els\":[\"0:4003:923\"]},{\"tk\":[119,16,119,18],\"els\":[\"0:4003:923\"]},{\"tk\":[119,19,119,20],\"els\":[\"0:4003:923\"]},{\"tk\":[119,21,119,23],\"els\":[\"0:4003:923\"]},{\"tk\":[121,7,121,22],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[121,23,121,33],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[121,34,121,35],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[121,36,121,38],\"els\":[\"0:4003:923\"]},{\"tk\":[124,7,124,22],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[124,23,124,33],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[124,34,124,35],\"els\":[\"0:4003:923#out:1\",\"0:4003:923\"]},{\"tk\":[124,36,124,38],\"els\":[\"0:4003:923\"]},{\"tk\":[130,5,130,20],\"els\":[\"0:4002#out:1\"]},{\"tk\":[130,21,130,22],\"els\":[\"0:4002#out:1\"]},{\"tk\":[130,23,130,24],\"els\":[\"0:4002#out:1\",\"0:4002\"]},{\"tk\":[130,25,130,40],\"els\":[\"0:4002\"]},{\"tk\":[130,41,130,52],\"els\":[\"0:4002\"]},{\"tk\":[130,53,130,54],\"els\":[\"0:4002\"]},{\"tk\":[130,55,130,70],\"els\":[\"0:4002\"]},{\"tk\":[130,71,130,81],\"els\":[\"0:4002\"]},{\"tk\":[133,5,133,7],\"els\":[\"0:4003:923\"]},{\"tk\":[133,8,133,9],\"els\":[\"0:4001\"]},{\"tk\":[133,10,133,25],\"els\":[\"0:4001\"]},{\"tk\":[133,26,133,27],\"els\":[\"0:4001\"]},{\"tk\":[134,5,134,7],\"els\":[\"0:4003:923\"]},{\"tk\":[134,8,134,9],\"els\":[\"0:4001\"]},{\"tk\":[134,10,134,25],\"els\":[\"0:4001\"]},{\"tk\":[134,26,134,46],\"els\":[\"0:4001\"]},{\"tk\":[135,5,135,7],\"els\":[\"0:4003:923\"]},{\"tk\":[135,8,135,9],\"els\":[\"0:4001\"]},{\"tk\":[135,10,135,25],\"els\":[\"0:4001\"]},{\"tk\":[135,26,135,30],\"els\":[\"0:4001\"]},{\"tk\":[136,5,136,7],\"els\":[\"0:4001\"]},{\"tk\":[136,9,136,11],\"els\":[\"0:4003:923\"]},{\"tk\":[136,12,136,13],\"els\":[\"0:4001\"]},{\"tk\":[136,14,136,16],\"els\":[\"0:4003:923\"]},{\"tk\":[138,7,138,22],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[138,23,138,34],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[138,35,138,36],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[138,37,138,39],\"els\":[\"0:4003:923\"]},{\"tk\":[139,12,139,14],\"els\":[\"0:4001\"]},{\"tk\":[139,16,139,18],\"els\":[\"0:4003:923\"]},{\"tk\":[139,19,139,20],\"els\":[\"0:4001\"]},{\"tk\":[139,21,139,23],\"els\":[\"0:4003:923\"]},{\"tk\":[141,7,141,22],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[141,23,141,34],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[141,35,141,36],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[141,37,141,39],\"els\":[\"0:4003:923\"]},{\"tk\":[144,7,144,22],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[144,23,144,34],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[144,35,144,36],\"els\":[\"0:4001#out:1\",\"0:4001\"]},{\"tk\":[144,37,144,39],\"els\":[\"0:4003:923\"]},{\"tk\":[153,5,153,6],\"els\":[\"0:3746\"]},{\"tk\":[156,7,156,22],\"els\":[\"0:3746\"]},{\"tk\":[156,22,156,23],\"els\":[\"0:3746\"]},{\"tk\":[156,23,156,29],\"els\":[\"0:3746\"]},{\"tk\":[156,30,156,31],\"els\":[\"0:3746\"]},{\"tk\":[156,32,156,33],\"els\":[\"0:3746\"]},{\"tk\":[156,33,156,42],\"els\":[\"0:3746\"]},{\"tk\":[156,42,156,43],\"els\":[\"0:3746\"]},{\"tk\":[156,43,156,53],\"els\":[\"0:3746\"]},{\"tk\":[156,53,156,54],\"els\":[\"0:3746\"]},{\"tk\":[156,54,156,55],\"els\":[\"0:3746\"]},{\"tk\":[157,5,157,6],\"els\":[\"0:3746\"]},{\"tk\":[160,5,160,20],\"els\":[\"0:3748#out:1\"]},{\"tk\":[160,21,160,39],\"els\":[\"0:3748#out:1\"]},{\"tk\":[160,40,160,41],\"els\":[\"0:3748#out:1\",\"0:3748\"]},{\"tk\":[160,42,160,43],\"els\":[\"0:3748\"]},{\"tk\":[160,51,160,66],\"els\":[\"0:3748\"]},{\"tk\":[160,67,160,73],\"els\":[\"0:3748\"]},{\"tk\":[167,5,167,20],\"els\":[\"0:3749#out:1\"]},{\"tk\":[167,21,167,25],\"els\":[\"0:3749#out:1\"]},{\"tk\":[167,26,167,27],\"els\":[\"0:3749#out:1\",\"0:3749\"]},{\"tk\":[167,28,167,43],\"els\":[\"0:3749\"]},{\"tk\":[167,44,167,62],\"els\":[\"0:3749\"]},{\"tk\":[167,63,167,64],\"els\":[\"0:3749\"]},{\"tk\":[168,7,168,22],\"els\":[\"0:3796\"]},{\"tk\":[168,23,168,38],\"els\":[\"0:3796\"]},{\"tk\":[171,5,171,20],\"els\":[\"0:4192#out:1\"]},{\"tk\":[171,21,171,41],\"els\":[\"0:4192#out:1\"]},{\"tk\":[171,42,171,43],\"els\":[\"0:4192#out:1\",\"0:4192\"]},{\"tk\":[171,44,171,59],\"els\":[\"0:4192\"]},{\"tk\":[171,60,171,64],\"els\":[\"0:4192\"]},{\"tk\":[174,5,174,20],\"els\":[\"0:4640#out:1\"]},{\"tk\":[174,21,174,27],\"els\":[\"0:4640#out:1\"]},{\"tk\":[174,28,174,29],\"els\":[\"0:4640#out:1\",\"0:4640\"]},{\"tk\":[174,30,174,45],\"els\":[\"0:4640\"]},{\"tk\":[174,46,174,51],\"els\":[\"0:4640\"]},{\"tk\":[174,52,174,53],\"els\":[\"0:4640\"]},{\"tk\":[175,7,175,22],\"els\":[\"0:4640\"]},{\"tk\":[175,23,175,43],\"els\":[\"0:4640\"]},{\"tk\":[178,5,178,20],\"els\":[\"0:3799#out:1\"]},{\"tk\":[178,21,178,24],\"els\":[\"0:3799#out:1\"]},{\"tk\":[178,25,178,26],\"els\":[\"0:3799#out:1\",\"0:3799\"]},{\"tk\":[178,27,178,42],\"els\":[\"0:3799\"]},{\"tk\":[178,43,178,54],\"els\":[\"0:3799\"]},{\"tk\":[178,55,178,56],\"els\":[\"0:3799\"]},{\"tk\":[178,57,178,72],\"els\":[\"0:3799\"]},{\"tk\":[178,73,178,79],\"els\":[\"0:3799\"]},{\"tk\":[181,5,181,20],\"els\":[\"0:3814:913#out:1\"]},{\"tk\":[181,21,181,39],\"els\":[\"0:3814:913#out:1\"]},{\"tk\":[181,40,181,41],\"els\":[\"0:3814:913#out:1\",\"0:3814:913\"]},{\"tk\":[181,42,181,57],\"els\":[\"0:3814:913\"]},{\"tk\":[181,58,181,61],\"els\":[\"0:3814:913\"]},{\"tk\":[181,62,181,63],\"els\":[\"0:3814:913\"]},{\"tk\":[182,7,182,22],\"els\":[\"0:3814:913\"]},{\"tk\":[182,23,182,26],\"els\":[\"0:3814:913\"]},{\"tk\":[185,5,185,7],\"els\":[\"0:3814:843\"]},{\"tk\":[185,9,185,24],\"els\":[\"0:3814:843\"]},{\"tk\":[185,25,185,27],\"els\":[\"0:3814:843\"]},{\"tk\":[185,28,185,30],\"els\":[\"0:3814:843\"]},{\"tk\":[185,32,185,51],\"els\":[\"0:3814:843\"]},{\"tk\":[185,52,185,79],\"els\":[\"0:3814:843\"]},{\"tk\":[185,80,185,82],\"els\":[\"0:3814:843\"]},{\"tk\":[186,10,186,11],\"els\":[\"0:3814:843\"]},{\"tk\":[187,7,187,26],\"els\":[\"0:3814:843\"]},{\"tk\":[187,27,187,46],\"els\":[\"0:3814:843\"]},{\"tk\":[187,47,187,48],\"els\":[\"0:3814:843\"]},{\"tk\":[188,9,188,24],\"els\":[\"0:3814:843\"]},{\"tk\":[188,25,188,56],\"els\":[\"0:3814:843\"]},{\"tk\":[192,5,192,20],\"els\":[\"0:3814:843#out:1\"]},{\"tk\":[192,21,192,33],\"els\":[\"0:3814:843#out:1\"]},{\"tk\":[192,34,192,35],\"els\":[\"0:3814:843#out:1\",\"0:3814:843\"]},{\"tk\":[192,36,192,55],\"els\":[\"0:3814:843\"]},{\"tk\":[192,56,192,75],\"els\":[\"0:3814:843\"]},{\"tk\":[195,5,195,20],\"els\":[\"0:3814:3518#out:1\"]},{\"tk\":[195,21,195,26],\"els\":[\"0:3814:3518#out:1\"]},{\"tk\":[195,27,195,28],\"els\":[\"0:3814:3518#out:1\",\"0:3814:3518\"]},{\"tk\":[195,29,195,44],\"els\":[\"0:3814:3518\"]},{\"tk\":[195,45,195,63],\"els\":[\"0:3814:3518\"]},{\"tk\":[195,64,195,65],\"els\":[\"0:3814:3518\"]},{\"tk\":[196,7,196,22],\"els\":[\"0:3814:3518\"]},{\"tk\":[196,23,196,35],\"els\":[\"0:3814:3518\"]},{\"tk\":[199,5,199,7],\"els\":[\"0:4003:923\"]},{\"tk\":[199,8,199,9],\"els\":[\"0:3814:923\"]},{\"tk\":[199,10,199,25],\"els\":[\"0:3814:923\"]},{\"tk\":[199,26,199,31],\"els\":[\"0:3814:923\"]},{\"tk\":[200,5,200,7],\"els\":[\"0:4003:923\"]},{\"tk\":[200,8,200,9],\"els\":[\"0:3814:923\"]},{\"tk\":[200,10,200,25],\"els\":[\"0:3814:923\"]},{\"tk\":[200,26,200,57],\"els\":[\"0:3814:923\"]},{\"tk\":[201,5,201,7],\"els\":[\"0:4003:923\"]},{\"tk\":[201,8,201,9],\"els\":[\"0:3814:923\"]},{\"tk\":[201,10,201,25],\"els\":[\"0:3814:923\"]},{\"tk\":[201,26,201,57],\"els\":[\"0:3814:923\"]},{\"tk\":[202,5,202,7],\"els\":[\"0:3814:923\"]},{\"tk\":[202,9,202,11],\"els\":[\"0:4003:923\"]},{\"tk\":[202,12,202,13],\"els\":[\"0:3814:923\"]},{\"tk\":[202,14,202,16],\"els\":[\"0:4003:923\"]},{\"tk\":[204,7,204,22],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[204,23,204,35],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[204,36,204,37],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[204,38,204,40],\"els\":[\"0:4003:923\"]},{\"tk\":[205,12,205,14],\"els\":[\"0:3814:923\"]},{\"tk\":[205,16,205,18],\"els\":[\"0:4003:923\"]},{\"tk\":[205,19,205,20],\"els\":[\"0:3814:923\"]},{\"tk\":[205,21,205,23],\"els\":[\"0:4003:923\"]},{\"tk\":[207,7,207,22],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[207,23,207,35],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[207,36,207,37],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[207,38,207,40],\"els\":[\"0:4003:923\"]},{\"tk\":[210,7,210,22],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[210,23,210,35],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[210,36,210,37],\"els\":[\"0:3814:923#out:1\",\"0:3814:923\"]},{\"tk\":[210,38,210,40],\"els\":[\"0:4003:923\"]},{\"tk\":[216,5,216,7],\"els\":[\"0:4003:923\"]},{\"tk\":[216,8,216,9],\"els\":[\"0:3815\"]},{\"tk\":[216,10,216,25],\"els\":[\"0:3815\"]},{\"tk\":[216,26,216,38],\"els\":[\"0:3815\"]},{\"tk\":[217,5,217,7],\"els\":[\"0:4003:923\"]},{\"tk\":[217,8,217,9],\"els\":[\"0:3815\"]},{\"tk\":[217,10,217,25],\"els\":[\"0:3815\"]},{\"tk\":[217,26,217,45],\"els\":[\"0:3815\"]},{\"tk\":[218,5,218,7],\"els\":[\"0:4003:923\"]},{\"tk\":[218,8,218,9],\"els\":[\"0:3815\"]},{\"tk\":[218,10,218,25],\"els\":[\"0:3815\"]},{\"tk\":[218,26,218,45],\"els\":[\"0:3815\"]},{\"tk\":[219,5,219,7],\"els\":[\"0:3815\"]},{\"tk\":[219,9,219,11],\"els\":[\"0:4003:923\"]},{\"tk\":[219,12,219,13],\"els\":[\"0:3815\"]},{\"tk\":[219,14,219,16],\"els\":[\"0:4003:923\"]},{\"tk\":[221,7,221,22],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[221,23,221,35],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[221,36,221,37],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[221,38,221,40],\"els\":[\"0:4003:923\"]},{\"tk\":[222,12,222,14],\"els\":[\"0:3815\"]},{\"tk\":[222,16,222,18],\"els\":[\"0:4003:923\"]},{\"tk\":[222,19,222,20],\"els\":[\"0:3815\"]},{\"tk\":[222,21,222,23],\"els\":[\"0:4003:923\"]},{\"tk\":[224,7,224,22],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[224,23,224,35],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[224,36,224,37],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[224,38,224,40],\"els\":[\"0:4003:923\"]},{\"tk\":[227,7,227,22],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[227,23,227,35],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[227,36,227,37],\"els\":[\"0:3815#out:1\",\"0:3815\"]},{\"tk\":[227,38,227,40],\"els\":[\"0:4003:923\"]},{\"tk\":[235,5,235,20],\"els\":[\"0:4011#out:1\"]},{\"tk\":[235,21,235,25],\"els\":[\"0:4011#out:1\"]},{\"tk\":[235,26,235,27],\"els\":[\"0:4011#out:1\",\"0:4011\"]},{\"tk\":[235,28,235,43],\"els\":[\"0:4011\"]},{\"tk\":[235,44,235,56],\"els\":[\"0:4011\"]},{\"tk\":[235,57,235,58],\"els\":[\"0:4011\"]},{\"tk\":[236,7,236,22],\"els\":[\"0:4718\"]},{\"tk\":[236,23,236,37],\"els\":[\"0:4718\"]},{\"tk\":[239,5,239,20],\"els\":[\"0:3803#out:1\"]},{\"tk\":[239,21,239,23],\"els\":[\"0:3803#out:1\"]},{\"tk\":[239,24,239,25],\"els\":[\"0:3803#out:1\",\"0:3803\"]},{\"tk\":[239,26,239,27],\"els\":[\"0:3803\"]},{\"tk\":[239,37,239,52],\"els\":[\"0:3803\"]},{\"tk\":[239,53,239,63],\"els\":[\"0:3803\"]},{\"tk\":[239,64,239,65],\"els\":[\"0:3803\"]},{\"tk\":[240,7,240,22],\"els\":[\"0:3803\"]},{\"tk\":[240,23,240,27],\"els\":[\"0:3803\"]},{\"tk\":[243,5,243,20],\"els\":[\"0:4751#out:1\"]},{\"tk\":[243,21,243,28],\"els\":[\"0:4751#out:1\"]},{\"tk\":[243,29,243,30],\"els\":[\"0:4751#out:1\",\"0:4751\"]},{\"tk\":[243,31,243,46],\"els\":[\"0:4751\"]},{\"tk\":[243,47,243,49],\"els\":[\"0:4751\"]},{\"tk\":[243,50,243,51],\"els\":[\"0:4751\"]},{\"tk\":[243,52,243,53],\"els\":[\"0:4751\"]},{\"tk\":[243,62,243,77],\"els\":[\"0:4751\"]},{\"tk\":[243,78,243,80],\"els\":[\"0:4751\"]},{\"tk\":[246,5,246,20],\"els\":[\"0:4750#out:1\"]},{\"tk\":[246,21,246,26],\"els\":[\"0:4750#out:1\"]},{\"tk\":[246,27,246,28],\"els\":[\"0:4750#out:1\",\"0:4750\"]},{\"tk\":[246,29,246,44],\"els\":[\"0:4750\"]},{\"tk\":[246,45,246,62],\"els\":[\"0:4750\"]},{\"tk\":[246,63,246,64],\"els\":[\"0:4750\"]},{\"tk\":[247,7,247,22],\"els\":[\"0:4750\"]},{\"tk\":[247,23,247,30],\"els\":[\"0:4750\"]},{\"tk\":[250,5,250,20],\"els\":[\"0:4748#out:1\"]},{\"tk\":[250,21,250,40],\"els\":[\"0:4748#out:1\"]},{\"tk\":[250,41,250,42],\"els\":[\"0:4748#out:1\",\"0:4748\"]},{\"tk\":[250,43,250,44],\"els\":[\"0:4748\"]},{\"tk\":[250,52,250,53],\"els\":[\"0:4748\"]},{\"tk\":[250,62,250,67],\"els\":[\"0:4748\"]},{\"tk\":[251,8,251,23],\"els\":[\"0:4748\"]},{\"tk\":[251,24,251,29],\"els\":[\"0:4748\"]},{\"tk\":[256,5,256,6],\"els\":[\"0:4743\"]},{\"tk\":[257,7,257,16],\"els\":[\"0:4743\"]},{\"tk\":[257,16,257,17],\"els\":[\"0:4743\"]},{\"tk\":[257,17,257,21],\"els\":[\"0:4743\"]},{\"tk\":[257,21,257,22],\"els\":[\"0:4743\"]},{\"tk\":[257,22,257,26],\"els\":[\"0:4743\"]},{\"tk\":[257,26,257,27],\"els\":[\"0:4743\"]},{\"tk\":[257,27,257,31],\"els\":[\"0:4743\"]},{\"tk\":[257,32,257,33],\"els\":[\"0:4743\"]},{\"tk\":[257,34,257,35],\"els\":[\"0:4743\"]},{\"tk\":[257,35,257,43],\"els\":[\"0:4743\"]},{\"tk\":[257,43,257,44],\"els\":[\"0:4743\"]},{\"tk\":[257,44,257,45],\"els\":[\"0:4743\"]},{\"tk\":[257,45,257,60],\"els\":[\"0:4743\"]},{\"tk\":[257,60,257,61],\"els\":[\"0:4743\"]},{\"tk\":[257,61,257,80],\"els\":[\"0:4743\"]},{\"tk\":[257,80,257,81],\"els\":[\"0:4743\"]},{\"tk\":[257,81,257,82],\"els\":[\"0:4743\"]},{\"tk\":[258,5,258,6],\"els\":[\"0:4743\"]},{\"tk\":[263,5,263,20],\"els\":[\"0:4745#out:1\"]},{\"tk\":[263,21,263,23],\"els\":[\"0:4745#out:1\"]},{\"tk\":[263,24,263,25],\"els\":[\"0:4745#out:1\",\"0:4745\"]},{\"tk\":[263,26,263,41],\"els\":[\"0:4746\"]},{\"tk\":[263,42,263,57],\"els\":[\"0:4746\"]},{\"tk\":[263,58,263,59],\"els\":[\"0:4745\"]},{\"tk\":[263,60,263,75],\"els\":[\"0:4745\"]},{\"tk\":[263,76,263,78],\"els\":[\"0:4745\"]},{\"tk\":[266,5,266,20],\"els\":[\"0:4752#out:1\"]},{\"tk\":[266,21,266,29],\"els\":[\"0:4752#out:1\"]},{\"tk\":[266,30,266,31],\"els\":[\"0:4752#out:1\",\"0:4752\"]},{\"tk\":[266,32,266,47],\"els\":[\"0:4752\"]},{\"tk\":[266,48,266,50],\"els\":[\"0:4752\"]},{\"tk\":[266,51,266,52],\"els\":[\"0:4752\"]},{\"tk\":[266,53,266,54],\"els\":[\"0:4752\"]},{\"tk\":[266,63,266,78],\"els\":[\"0:4752\"]},{\"tk\":[266,79,266,81],\"els\":[\"0:4752\"]},{\"tk\":[269,5,269,20],\"els\":[\"0:4749#out:1\"]},{\"tk\":[269,21,269,26],\"els\":[\"0:4749#out:1\"]},{\"tk\":[269,27,269,28],\"els\":[\"0:4749#out:1\",\"0:4749\"]},{\"tk\":[269,29,269,44],\"els\":[\"0:4749\"]},{\"tk\":[269,45,269,62],\"els\":[\"0:4749\"]},{\"tk\":[269,63,269,64],\"els\":[\"0:4749\"]},{\"tk\":[270,7,270,22],\"els\":[\"0:4749\"]},{\"tk\":[270,23,270,31],\"els\":[\"0:4749\"]},{\"tk\":[273,5,273,20],\"els\":[\"0:4747#out:1\"]},{\"tk\":[273,21,273,40],\"els\":[\"0:4747#out:1\"]},{\"tk\":[273,41,273,42],\"els\":[\"0:4747#out:1\",\"0:4747\"]},{\"tk\":[273,43,273,44],\"els\":[\"0:4747\"]},{\"tk\":[273,52,273,53],\"els\":[\"0:4747\"]},{\"tk\":[273,62,273,67],\"els\":[\"0:4747\"]},{\"tk\":[274,8,274,23],\"els\":[\"0:4747\"]},{\"tk\":[274,24,274,29],\"els\":[\"0:4747\"]},{\"tk\":[279,5,279,6],\"els\":[\"0:4744\"]},{\"tk\":[280,7,280,16],\"els\":[\"0:4744\"]},{\"tk\":[280,16,280,17],\"els\":[\"0:4744\"]},{\"tk\":[280,17,280,21],\"els\":[\"0:4744\"]},{\"tk\":[280,21,280,22],\"els\":[\"0:4744\"]},{\"tk\":[280,22,280,26],\"els\":[\"0:4744\"]},{\"tk\":[280,26,280,27],\"els\":[\"0:4744\"]},{\"tk\":[280,27,280,31],\"els\":[\"0:4744\"]},{\"tk\":[280,32,280,33],\"els\":[\"0:4744\"]},{\"tk\":[280,34,280,35],\"els\":[\"0:4744\"]},{\"tk\":[280,35,280,43],\"els\":[\"0:4744\"]},{\"tk\":[280,43,280,44],\"els\":[\"0:4744\"]},{\"tk\":[280,44,280,45],\"els\":[\"0:4744\"]},{\"tk\":[280,45,280,60],\"els\":[\"0:4744\"]},{\"tk\":[280,60,280,61],\"els\":[\"0:4744\"]},{\"tk\":[280,61,280,80],\"els\":[\"0:4744\"]},{\"tk\":[280,80,280,81],\"els\":[\"0:4744\"]},{\"tk\":[280,81,280,82],\"els\":[\"0:4744\"]},{\"tk\":[281,5,281,6],\"els\":[\"0:4744\"]},{\"tk\":[286,5,286,6],\"els\":[\"0:3858\"]},{\"tk\":[289,7,289,22],\"els\":[\"0:3858\"]},{\"tk\":[289,22,289,23],\"els\":[\"0:3858\"]},{\"tk\":[289,23,289,31],\"els\":[\"0:3858\"]},{\"tk\":[289,32,289,33],\"els\":[\"0:3858\"]},{\"tk\":[289,34,289,35],\"els\":[\"0:3858\"]},{\"tk\":[289,35,289,44],\"els\":[\"0:3858\"]},{\"tk\":[289,44,289,45],\"els\":[\"0:3858\"]},{\"tk\":[289,45,289,55],\"els\":[\"0:3858\"]},{\"tk\":[289,55,289,56],\"els\":[\"0:3858\"]},{\"tk\":[289,56,289,57],\"els\":[\"0:3858\"]},{\"tk\":[290,5,290,6],\"els\":[\"0:3858\"]},{\"tk\":[293,5,293,20],\"els\":[\"0:3856#out:1\"]},{\"tk\":[293,21,293,41],\"els\":[\"0:3856#out:1\"]},{\"tk\":[293,42,293,43],\"els\":[\"0:3856#out:1\",\"0:3856\"]},{\"tk\":[293,44,293,45],\"els\":[\"0:3856\"]},{\"tk\":[293,53,293,68],\"els\":[\"0:3856\"]},{\"tk\":[293,69,293,77],\"els\":[\"0:3856\"]},{\"tk\":[296,5,296,20],\"els\":[\"0:3857#out:1\"]},{\"tk\":[296,21,296,26],\"els\":[\"0:3857#out:1\"]},{\"tk\":[296,27,296,28],\"els\":[\"0:3857#out:1\",\"0:3857\"]},{\"tk\":[296,29,296,30],\"els\":[\"0:3857\"]},{\"tk\":[296,38,296,53],\"els\":[\"0:3857\"]},{\"tk\":[296,54,296,64],\"els\":[\"0:3857\"]},{\"tk\":[296,65,296,66],\"els\":[\"0:3857\"]},{\"tk\":[297,7,297,22],\"els\":[\"0:3857\"]},{\"tk\":[297,23,297,43],\"els\":[\"0:3857\"]},{\"tk\":[303,5,303,20],\"els\":[\"0:4753#out:1\"]},{\"tk\":[303,21,303,25],\"els\":[\"0:4753#out:1\"]},{\"tk\":[303,26,303,27],\"els\":[\"0:4753#out:1\",\"0:4753\"]},{\"tk\":[303,28,303,29],\"els\":[\"0:4753\"]},{\"tk\":[303,36,303,51],\"els\":[\"0:4753\",\"0:3857#out:1\"]},{\"tk\":[303,52,303,57],\"els\":[\"0:4753\",\"0:3857#out:1\"]},{\"tk\":[303,58,303,59],\"els\":[\"0:4753\"]},{\"tk\":[303,60,303,78],\"els\":[\"0:4753\"]},{\"tk\":[303,79,303,80],\"els\":[\"0:4753\"]},{\"tk\":[304,7,304,22],\"els\":[\"0:4756\"]},{\"tk\":[304,23,304,38],\"els\":[\"0:4756\"]},{\"tk\":[307,5,307,6],\"els\":[\"0:3822\"]},{\"tk\":[310,7,310,22],\"els\":[\"0:3822\"]},{\"tk\":[310,22,310,23],\"els\":[\"0:3822\"]},{\"tk\":[310,23,310,29],\"els\":[\"0:3822\"]},{\"tk\":[310,30,310,31],\"els\":[\"0:3822\"]},{\"tk\":[310,32,310,33],\"els\":[\"0:3822\"]},{\"tk\":[310,33,310,42],\"els\":[\"0:3822\"]},{\"tk\":[310,42,310,43],\"els\":[\"0:3822\"]},{\"tk\":[310,43,310,53],\"els\":[\"0:3822\"]},{\"tk\":[310,53,310,54],\"els\":[\"0:3822\"]},{\"tk\":[310,54,310,55],\"els\":[\"0:3822\"]},{\"tk\":[311,5,311,6],\"els\":[\"0:3822\"]},{\"tk\":[314,5,314,20],\"els\":[\"0:3823#out:1\"]},{\"tk\":[314,21,314,40],\"els\":[\"0:3823#out:1\"]},{\"tk\":[314,41,314,42],\"els\":[\"0:3823#out:1\",\"0:3823\"]},{\"tk\":[314,43,314,44],\"els\":[\"0:3823\"]},{\"tk\":[314,52,314,67],\"els\":[\"0:3823\"]},{\"tk\":[314,68,314,74],\"els\":[\"0:3823\"]},{\"tk\":[317,5,317,20],\"els\":[\"0:3824#out:1\"]},{\"tk\":[317,21,317,26],\"els\":[\"0:3824#out:1\"]},{\"tk\":[317,27,317,28],\"els\":[\"0:3824#out:1\",\"0:3824\"]},{\"tk\":[317,29,317,30],\"els\":[\"0:3824\"]},{\"tk\":[317,38,317,53],\"els\":[\"0:3824\"]},{\"tk\":[317,54,317,64],\"els\":[\"0:3824\"]},{\"tk\":[317,65,317,66],\"els\":[\"0:3824\"]},{\"tk\":[318,7,318,22],\"els\":[\"0:3824\"]},{\"tk\":[318,23,318,42],\"els\":[\"0:3824\"]},{\"tk\":[324,5,324,20],\"els\":[\"0:3833:2#out:1\"]},{\"tk\":[324,21,324,28],\"els\":[\"0:3833:2#out:1\"]},{\"tk\":[324,29,324,30],\"els\":[\"0:3833:2#out:1\",\"0:3833:2\"]},{\"tk\":[324,32,324,47],\"els\":[\"0:3833:2\",\"0:3824#out:1\"]},{\"tk\":[324,48,324,53],\"els\":[\"0:3833:2\",\"0:3824#out:1\"]},{\"tk\":[324,54,324,56],\"els\":[\"0:3833:2\"]},{\"tk\":[325,7,325,22],\"els\":[\"0:3833:2\",\"0:3833:3\"]},{\"tk\":[325,23,325,46],\"els\":[\"0:3833:2\",\"0:3833:3\"]},{\"tk\":[328,5,328,20],\"els\":[\"0:3877#out:1\"]},{\"tk\":[328,21,328,41],\"els\":[\"0:3877#out:1\"]},{\"tk\":[328,42,328,43],\"els\":[\"0:3877#out:1\",\"0:3877\"]},{\"tk\":[328,44,328,45],\"els\":[\"0:3877\"]},{\"tk\":[328,54,328,69],\"els\":[\"0:3877\"]},{\"tk\":[328,70,328,74],\"els\":[\"0:3877\"]},{\"tk\":[333,5,333,6],\"els\":[\"0:3964\"]},{\"tk\":[334,7,334,22],\"els\":[\"0:3964\"]},{\"tk\":[334,22,334,23],\"els\":[\"0:3964\"]},{\"tk\":[334,23,334,30],\"els\":[\"0:3964\"]},{\"tk\":[334,31,334,32],\"els\":[\"0:3964\"]},{\"tk\":[334,33,334,42],\"els\":[\"0:3964\"]},{\"tk\":[334,42,334,43],\"els\":[\"0:3964\"]},{\"tk\":[334,43,334,50],\"els\":[\"0:3964\"]},{\"tk\":[334,50,334,51],\"els\":[\"0:3964\"]},{\"tk\":[335,5,335,6],\"els\":[\"0:3964\"]},{\"tk\":[338,5,338,20],\"els\":[\"0:3960#out:1\"]},{\"tk\":[338,21,338,26],\"els\":[\"0:3960#out:1\"]},{\"tk\":[338,27,338,28],\"els\":[\"0:3960#out:1\",\"0:3960\"]},{\"tk\":[338,29,338,48],\"els\":[\"0:3960\"]},{\"tk\":[338,49,338,61],\"els\":[\"0:3960\"]},{\"tk\":[341,5,341,20],\"els\":[\"0:3963#out:1\"]},{\"tk\":[341,21,341,29],\"els\":[\"0:3963#out:1\"]},{\"tk\":[341,30,341,31],\"els\":[\"0:3963#out:1\",\"0:3963\"]},{\"tk\":[341,32,341,47],\"els\":[\"0:3963\"]},{\"tk\":[341,48,341,55],\"els\":[\"0:3963\"]},{\"tk\":[341,56,341,57],\"els\":[\"0:3963\"]},{\"tk\":[341,58,341,73],\"els\":[\"0:3963\"]},{\"tk\":[341,74,341,79],\"els\":[\"0:3963\"]},{\"tk\":[344,5,344,20],\"els\":[\"0:3965#out:1\"]},{\"tk\":[344,21,344,40],\"els\":[\"0:3965#out:1\"]},{\"tk\":[344,41,344,42],\"els\":[\"0:3965#out:1\",\"0:3965\"]},{\"tk\":[344,43,344,44],\"els\":[\"0:3965\"]},{\"tk\":[344,53,344,68],\"els\":[\"0:3965\"]},{\"tk\":[344,69,344,77],\"els\":[\"0:3965\"]},{\"tk\":[347,5,347,20],\"els\":[\"0:3961#out:1\"]},{\"tk\":[347,21,347,26],\"els\":[\"0:3961#out:1\"]},{\"tk\":[347,27,347,28],\"els\":[\"0:3961#out:1\",\"0:3961\"]},{\"tk\":[347,29,347,44],\"els\":[\"0:3961\"]},{\"tk\":[347,45,347,55],\"els\":[\"0:3961\"]},{\"tk\":[347,56,347,57],\"els\":[\"0:3961\"]},{\"tk\":[348,7,348,22],\"els\":[\"0:3961\"]},{\"tk\":[348,23,348,42],\"els\":[\"0:3961\"]},{\"tk\":[351,5,351,20],\"els\":[\"0:3962#out:1\"]},{\"tk\":[351,21,351,22],\"els\":[\"0:3962#out:1\"]},{\"tk\":[351,23,351,24],\"els\":[\"0:3962#out:1\",\"0:3962\"]},{\"tk\":[351,25,351,40],\"els\":[\"0:3962\"]},{\"tk\":[351,41,351,51],\"els\":[\"0:3962\"]},{\"tk\":[351,52,351,53],\"els\":[\"0:3962\"]},{\"tk\":[351,54,351,69],\"els\":[\"0:3962\"]},{\"tk\":[351,70,351,75],\"els\":[\"0:3962\"]},{\"tk\":[356,5,356,20],\"els\":[\"0:3814:617#out:1\"]},{\"tk\":[356,21,356,26],\"els\":[\"0:3814:617#out:1\"]},{\"tk\":[356,27,356,28],\"els\":[\"0:3814:617#out:1\",\"0:3814:617\"]},{\"tk\":[356,29,356,44],\"els\":[\"0:3814:617\"]},{\"tk\":[356,45,356,57],\"els\":[\"0:3814:617\"]},{\"tk\":[356,58,356,59],\"els\":[\"0:3814:617\"]},{\"tk\":[356,60,356,75],\"els\":[\"0:3814:617\"]},{\"tk\":[356,76,356,81],\"els\":[\"0:3814:617\"]},{\"tk\":[359,5,359,20],\"els\":[\"0:3814:616#out:1\"]},{\"tk\":[359,21,359,23],\"els\":[\"0:3814:616#out:1\"]},{\"tk\":[359,24,359,25],\"els\":[\"0:3814:616#out:1\",\"0:3814:616\"]},{\"tk\":[359,26,359,41],\"els\":[\"0:3814:616\"]},{\"tk\":[359,42,359,59],\"els\":[\"0:3814:616\"]},{\"tk\":[359,60,359,61],\"els\":[\"0:3814:616\"]},{\"tk\":[360,7,360,22],\"els\":[\"0:3814:616\"]},{\"tk\":[360,23,360,28],\"els\":[\"0:3814:616\"]},{\"tk\":[363,5,363,20],\"els\":[\"0:3814:791#out:1\"]},{\"tk\":[363,21,363,33],\"els\":[\"0:3814:791#out:1\"]},{\"tk\":[363,34,363,35],\"els\":[\"0:3814:791#out:1\",\"0:3814:791\"]},{\"tk\":[363,36,363,51],\"els\":[\"0:3814:791\"]},{\"tk\":[363,52,363,55],\"els\":[\"0:3814:791\"]},{\"tk\":[363,56,363,57],\"els\":[\"0:3814:791\"]},{\"tk\":[363,58,363,73],\"els\":[\"0:3814:791\"]},{\"tk\":[363,74,363,77],\"els\":[\"0:3814:791\"]},{\"tk\":[366,5,366,20],\"els\":[\"0:3814:618#out:1\"]},{\"tk\":[366,21,366,26],\"els\":[\"0:3814:618#out:1\"]},{\"tk\":[366,27,366,28],\"els\":[\"0:3814:618#out:1\",\"0:3814:618\"]},{\"tk\":[366,29,366,44],\"els\":[\"0:3814:618\"]},{\"tk\":[366,45,366,47],\"els\":[\"0:3814:618\"]},{\"tk\":[366,48,366,49],\"els\":[\"0:3814:618\"]},{\"tk\":[366,50,366,65],\"els\":[\"0:3814:618\"]},{\"tk\":[366,66,366,78],\"els\":[\"0:3814:618\"]},{\"tk\":[369,5,369,20],\"els\":[\"0:4003:617#out:1\"]},{\"tk\":[369,21,369,28],\"els\":[\"0:4003:617#out:1\"]},{\"tk\":[369,29,369,30],\"els\":[\"0:4003:617#out:1\",\"0:4003:617\"]},{\"tk\":[369,31,369,46],\"els\":[\"0:4003:617\"]},{\"tk\":[369,47,369,57],\"els\":[\"0:4003:617\"]},{\"tk\":[369,58,369,59],\"els\":[\"0:4003:617\"]},{\"tk\":[369,60,369,75],\"els\":[\"0:4003:617\"]},{\"tk\":[369,76,369,79],\"els\":[\"0:4003:617\"]},{\"tk\":[372,5,372,20],\"els\":[\"0:4003:616#out:1\"]},{\"tk\":[372,21,372,25],\"els\":[\"0:4003:616#out:1\"]},{\"tk\":[372,26,372,27],\"els\":[\"0:4003:616#out:1\",\"0:4003:616\"]},{\"tk\":[372,28,372,43],\"els\":[\"0:4003:616\"]},{\"tk\":[372,44,372,61],\"els\":[\"0:4003:616\"]},{\"tk\":[372,62,372,63],\"els\":[\"0:4003:616\"]},{\"tk\":[373,7,373,22],\"els\":[\"0:4003:616\"]},{\"tk\":[373,23,373,30],\"els\":[\"0:4003:616\"]},{\"tk\":[376,5,376,20],\"els\":[\"0:4003:791#out:1\"]},{\"tk\":[376,21,376,35],\"els\":[\"0:4003:791#out:1\"]},{\"tk\":[376,36,376,37],\"els\":[\"0:4003:791#out:1\",\"0:4003:791\"]},{\"tk\":[376,38,376,53],\"els\":[\"0:4003:791\"]},{\"tk\":[376,54,376,57],\"els\":[\"0:4003:791\"]},{\"tk\":[376,58,376,59],\"els\":[\"0:4003:791\"]},{\"tk\":[376,60,376,75],\"els\":[\"0:4003:791\"]},{\"tk\":[376,76,376,80],\"els\":[\"0:4003:791\"]},{\"tk\":[379,5,379,20],\"els\":[\"0:4003:618#out:1\"]},{\"tk\":[379,21,379,28],\"els\":[\"0:4003:618#out:1\"]},{\"tk\":[379,29,379,30],\"els\":[\"0:4003:618#out:1\",\"0:4003:618\"]},{\"tk\":[379,31,379,46],\"els\":[\"0:4003:618\"]},{\"tk\":[379,47,379,51],\"els\":[\"0:4003:618\"]},{\"tk\":[379,52,379,53],\"els\":[\"0:4003:618\"]},{\"tk\":[380,7,380,22],\"els\":[\"0:4003:618\"]},{\"tk\":[380,23,380,37],\"els\":[\"0:4003:618\"]},{\"tk\":[385,5,385,6],\"els\":[\"0:3788\"]},{\"tk\":[386,7,386,9],\"els\":[\"0:3788\"]},{\"tk\":[386,10,386,11],\"els\":[\"0:3788\"]},{\"tk\":[386,11,386,26],\"els\":[\"0:3788\",\"0:3789\"]},{\"tk\":[386,26,386,27],\"els\":[\"0:3788\"]},{\"tk\":[386,27,386,42],\"els\":[\"0:3788\",\"0:3789\"]},{\"tk\":[386,42,386,43],\"els\":[\"0:3788\"]},{\"tk\":[386,44,386,45],\"els\":[\"0:3788\"]},{\"tk\":[387,9,387,21],\"els\":[\"0:3788\"]},{\"tk\":[387,21,387,22],\"els\":[\"0:3788\"]},{\"tk\":[387,22,387,28],\"els\":[\"0:3788\"]},{\"tk\":[387,28,387,29],\"els\":[\"0:3788\"]},{\"tk\":[387,29,387,32],\"els\":[\"0:3788\"]},{\"tk\":[387,32,387,33],\"els\":[\"0:3788\"]},{\"tk\":[387,33,387,39],\"els\":[\"0:3788\"]},{\"tk\":[387,40,387,41],\"els\":[\"0:3788\"]},{\"tk\":[387,42,387,44],\"els\":[\"0:3788\"]},{\"tk\":[387,44,387,45],\"els\":[\"0:3788\"]},{\"tk\":[388,7,388,8],\"els\":[\"0:3788\"]},{\"tk\":[388,9,388,13],\"els\":[\"0:3788\"]},{\"tk\":[388,14,388,15],\"els\":[\"0:3788\"]},{\"tk\":[389,9,389,21],\"els\":[\"0:3788\"]},{\"tk\":[389,21,389,22],\"els\":[\"0:3788\"]},{\"tk\":[389,22,389,30],\"els\":[\"0:3788\"]},{\"tk\":[389,30,389,31],\"els\":[\"0:3788\"]},{\"tk\":[389,31,389,34],\"els\":[\"0:3788\"]},{\"tk\":[389,34,389,35],\"els\":[\"0:3788\"]},{\"tk\":[389,35,389,41],\"els\":[\"0:3788\"]},{\"tk\":[389,42,389,43],\"els\":[\"0:3788\"]},{\"tk\":[389,44,389,46],\"els\":[\"0:3788\"]},{\"tk\":[389,46,389,47],\"els\":[\"0:3788\"]},{\"tk\":[390,7,390,8],\"els\":[\"0:3788\"]},{\"tk\":[391,5,391,6],\"els\":[\"0:3788\"]},{\"tk\":[397,3,397,5],\"els\":[\"0:3900\",\"0:4738\"]},{\"tk\":[397,7,397,22],\"els\":[\"0:3900\"]},{\"tk\":[397,22,397,24],\"els\":[\"0:3900\"]},{\"tk\":[397,24,397,30],\"els\":[\"0:3900\"]},{\"tk\":[397,30,397,31],\"els\":[\"0:3900\"]},{\"tk\":[397,31,397,43],\"els\":[\"0:3900\"]},{\"tk\":[397,43,397,44],\"els\":[\"0:3900\"]},{\"tk\":[397,44,397,47],\"els\":[\"0:3900\"]},{\"tk\":[397,47,397,48],\"els\":[\"0:3900\"]},{\"tk\":[397,48,397,49],\"els\":[\"0:3900\"]},{\"tk\":[397,49,397,50],\"els\":[\"0:3900\"]},{\"tk\":[397,51,397,53],\"els\":[\"0:3900\"]},{\"tk\":[397,54,397,55],\"els\":[\"0:3900\"]},{\"tk\":[398,47,398,48],\"els\":[\"0:3900\"]},{\"tk\":[399,7,399,9],\"els\":[\"0:3900\"]},{\"tk\":[399,10,399,11],\"els\":[\"0:3900\"]},{\"tk\":[399,13,399,14],\"els\":[\"0:3900\"]},{\"tk\":[399,15,399,30],\"els\":[\"0:3900\"]},{\"tk\":[399,31,399,51],\"els\":[\"0:3900\"]},{\"tk\":[400,54,400,55],\"els\":[\"0:3900\"]},{\"tk\":[401,57,401,59],\"els\":[\"0:3900\"]},{\"tk\":[401,60,401,61],\"els\":[\"0:3900\"]},{\"tk\":[402,49,402,50],\"els\":[\"0:4738\"]},{\"tk\":[402,51,402,66],\"els\":[\"0:4738\"]},{\"tk\":[402,67,402,74],\"els\":[\"0:4738\"]},{\"tk\":[408,3,408,5],\"els\":[\"0:4008\"]},{\"tk\":[408,7,408,22],\"els\":[\"0:4008\"]},{\"tk\":[408,22,408,24],\"els\":[\"0:4008\"]},{\"tk\":[408,24,408,30],\"els\":[\"0:4008\"]},{\"tk\":[408,30,408,31],\"els\":[\"0:4008\"]},{\"tk\":[408,31,408,43],\"els\":[\"0:4008\"]},{\"tk\":[408,43,408,44],\"els\":[\"0:4008\"]},{\"tk\":[408,44,408,47],\"els\":[\"0:4008\"]},{\"tk\":[408,47,408,48],\"els\":[\"0:4008\"]},{\"tk\":[408,48,408,49],\"els\":[\"0:4008\"]},{\"tk\":[408,49,408,50],\"els\":[\"0:4008\"]},{\"tk\":[408,51,408,53],\"els\":[\"0:4008\"]},{\"tk\":[408,54,408,55],\"els\":[\"0:4008\"]},{\"tk\":[409,47,409,48],\"els\":[\"0:4008\"]},{\"tk\":[410,7,410,9],\"els\":[\"0:4008\"]},{\"tk\":[410,10,410,11],\"els\":[\"0:4008\"]},{\"tk\":[410,13,410,14],\"els\":[\"0:4008\"]},{\"tk\":[410,15,410,30],\"els\":[\"0:4008\"]},{\"tk\":[410,31,410,32],\"els\":[\"0:4008\"]},{\"tk\":[411,54,411,55],\"els\":[\"0:4008\"]},{\"tk\":[412,57,412,59],\"els\":[\"0:4008\"]},{\"tk\":[412,60,412,61],\"els\":[\"0:4008\"]},{\"tk\":[415,5,415,24],\"els\":[\"0:3960\"]},{\"tk\":[415,25,415,37],\"els\":[\"0:3960\"]},{\"tk\":[415,38,415,39],\"els\":[\"0:3960\"]},{\"tk\":[415,40,415,55],\"els\":[\"0:3960\"]},{\"tk\":[415,56,415,63],\"els\":[\"0:3960\"]},{\"tk\":[421,5,421,24],\"els\":[\"0:4003:843\"]},{\"tk\":[421,25,421,42],\"els\":[\"0:4003:843\"]},{\"tk\":[421,43,421,45],\"els\":[\"0:4003:843\"]},{\"tk\":[421,46,421,61],\"els\":[\"0:4003:843\"]},{\"tk\":[421,62,421,80],\"els\":[\"0:4003:843\"]},{\"tk\":[421,81,421,82],\"els\":[\"0:4003:843\"]},{\"tk\":[422,7,422,22],\"els\":[\"0:4003:843\"]},{\"tk\":[422,23,422,30],\"els\":[\"0:4003:843\"]},{\"tk\":[423,5,423,24],\"els\":[\"0:4003:843\"]},{\"tk\":[423,25,423,50],\"els\":[\"0:4003:843\"]},{\"tk\":[423,51,423,52],\"els\":[\"0:4003:843\"]},{\"tk\":[423,62,423,77],\"els\":[\"0:4003:843\"]},{\"tk\":[423,78,423,80],\"els\":[\"0:4003:843\"]},{\"tk\":[426,5,426,24],\"els\":[\"0:3814:843\"]},{\"tk\":[426,25,426,44],\"els\":[\"0:3814:843\"]},{\"tk\":[426,45,426,47],\"els\":[\"0:3814:843\"]},{\"tk\":[427,7,427,22],\"els\":[\"0:3814:843\"]},{\"tk\":[427,23,427,43],\"els\":[\"0:3814:843\"]},{\"tk\":[427,44,427,45],\"els\":[\"0:3814:843\"]},{\"tk\":[427,46,427,61],\"els\":[\"0:3814:843\"]},{\"tk\":[427,62,427,67],\"els\":[\"0:3814:843\"]},{\"tk\":[428,5,428,24],\"els\":[\"0:3814:843\"]},{\"tk\":[428,25,428,52],\"els\":[\"0:3814:843\"]},{\"tk\":[428,53,428,54],\"els\":[\"0:3814:843\"]},{\"tk\":[429,7,429,22],\"els\":[\"0:3814:843\"]},{\"tk\":[429,23,429,25],\"els\":[\"0:3814:843\"]},{\"tk\":[501,3,501,5],\"els\":[\"0:3746\"]},{\"tk\":[501,6,501,7],\"els\":[\"0:3746\"]},{\"tk\":[501,7,501,21],\"els\":[\"0:3746\"]},{\"tk\":[501,22,501,24],\"els\":[\"0:3746\"]},{\"tk\":[501,25,501,27],\"els\":[\"0:3746\"]},{\"tk\":[501,27,501,28],\"els\":[\"0:3746\"]},{\"tk\":[501,29,501,30],\"els\":[\"0:3746\"]},{\"tk\":[502,5,502,12],\"els\":[\"0:3746\"]},{\"tk\":[502,12,502,13],\"els\":[\"0:3746\"]},{\"tk\":[502,13,502,14],\"els\":[\"0:3746\"]},{\"tk\":[502,14,502,15],\"els\":[\"0:3746\"]},{\"tk\":[503,5,503,19],\"els\":[\"0:3746\"]},{\"tk\":[503,20,503,21],\"els\":[\"0:3746\"]},{\"tk\":[503,22,503,24],\"els\":[\"0:3746\"]},{\"tk\":[503,24,503,25],\"els\":[\"0:3746\"]},{\"tk\":[504,3,504,4],\"els\":[\"0:3746\"]},{\"tk\":[506,3,506,18],\"els\":[\"0:3746\"]},{\"tk\":[506,19,506,20],\"els\":[\"0:3746\"]},{\"tk\":[506,20,506,21],\"els\":[\"0:3746\"]},{\"tk\":[506,21,506,22],\"els\":[\"0:3746\"]},{\"tk\":[511,3,511,4],\"els\":[\"0:4743\"]},{\"tk\":[524,5,524,14],\"els\":[\"0:4743\"]},{\"tk\":[524,14,524,15],\"els\":[\"0:4743\"]},{\"tk\":[524,15,524,20],\"els\":[\"0:4743\"]},{\"tk\":[524,20,524,21],\"els\":[\"0:4743\"]},{\"tk\":[524,21,524,24],\"els\":[\"0:4743\"]},{\"tk\":[524,25,524,26],\"els\":[\"0:4743\"]},{\"tk\":[524,27,524,28],\"els\":[\"0:4743\"]},{\"tk\":[524,28,524,37],\"els\":[\"0:4743\"]},{\"tk\":[524,37,524,38],\"els\":[\"0:4743\"]},{\"tk\":[524,38,524,43],\"els\":[\"0:4743\"]},{\"tk\":[524,43,524,44],\"els\":[\"0:4743\"]},{\"tk\":[524,44,524,47],\"els\":[\"0:4743\"]},{\"tk\":[524,48,524,49],\"els\":[\"0:4743\"]},{\"tk\":[524,50,524,51],\"els\":[\"0:4743\"]},{\"tk\":[524,51,524,58],\"els\":[\"0:4743\"]},{\"tk\":[524,58,524,59],\"els\":[\"0:4743\"]},{\"tk\":[524,60,524,61],\"els\":[\"0:4743\"]},{\"tk\":[524,62,524,69],\"els\":[\"0:4743\"]},{\"tk\":[524,69,524,70],\"els\":[\"0:4743\"]},{\"tk\":[527,5,527,14],\"els\":[\"0:4743\"]},{\"tk\":[527,14,527,15],\"els\":[\"0:4743\"]},{\"tk\":[527,15,527,20],\"els\":[\"0:4743\"]},{\"tk\":[527,21,527,22],\"els\":[\"0:4743\"]},{\"tk\":[527,23,527,28],\"els\":[\"0:4743\"]},{\"tk\":[527,28,527,29],\"els\":[\"0:4743\"]},{\"tk\":[532,5,532,14],\"els\":[\"0:4743\"]},{\"tk\":[532,14,532,15],\"els\":[\"0:4743\"]},{\"tk\":[532,15,532,20],\"els\":[\"0:4743\"]},{\"tk\":[532,20,532,21],\"els\":[\"0:4743\"]},{\"tk\":[532,21,532,24],\"els\":[\"0:4743\"]},{\"tk\":[532,25,532,26],\"els\":[\"0:4743\"]},{\"tk\":[532,27,532,28],\"els\":[\"0:4743\"]},{\"tk\":[532,28,532,37],\"els\":[\"0:4743\"]},{\"tk\":[532,37,532,38],\"els\":[\"0:4743\"]},{\"tk\":[532,38,532,43],\"els\":[\"0:4743\"]},{\"tk\":[532,43,532,44],\"els\":[\"0:4743\"]},{\"tk\":[532,44,532,47],\"els\":[\"0:4743\"]},{\"tk\":[532,48,532,49],\"els\":[\"0:4743\"]},{\"tk\":[532,50,532,51],\"els\":[\"0:4743\"]},{\"tk\":[532,51,532,62],\"els\":[\"0:4743\"]},{\"tk\":[532,62,532,63],\"els\":[\"0:4743\"]},{\"tk\":[532,64,532,65],\"els\":[\"0:4743\"]},{\"tk\":[532,66,532,70],\"els\":[\"0:4743\"]},{\"tk\":[532,70,532,71],\"els\":[\"0:4743\"]},{\"tk\":[535,5,535,14],\"els\":[\"0:4743\"]},{\"tk\":[535,14,535,15],\"els\":[\"0:4743\"]},{\"tk\":[535,15,535,20],\"els\":[\"0:4743\"]},{\"tk\":[535,21,535,22],\"els\":[\"0:4743\"]},{\"tk\":[535,23,535,30],\"els\":[\"0:4743\"]},{\"tk\":[535,30,535,31],\"els\":[\"0:4743\"]},{\"tk\":[545,5,545,14],\"els\":[\"0:4743\"]},{\"tk\":[545,14,545,15],\"els\":[\"0:4743\"]},{\"tk\":[545,15,545,21],\"els\":[\"0:4743\"]},{\"tk\":[545,21,545,22],\"els\":[\"0:4743\"]},{\"tk\":[545,22,545,25],\"els\":[\"0:4743\"]},{\"tk\":[545,26,545,27],\"els\":[\"0:4743\"]},{\"tk\":[545,28,545,29],\"els\":[\"0:4743\"]},{\"tk\":[545,29,545,38],\"els\":[\"0:4743\"]},{\"tk\":[545,38,545,39],\"els\":[\"0:4743\"]},{\"tk\":[545,39,545,45],\"els\":[\"0:4743\"]},{\"tk\":[545,45,545,46],\"els\":[\"0:4743\"]},{\"tk\":[545,46,545,49],\"els\":[\"0:4743\"]},{\"tk\":[545,50,545,51],\"els\":[\"0:4743\"]},{\"tk\":[545,52,545,53],\"els\":[\"0:4743\"]},{\"tk\":[545,53,545,58],\"els\":[\"0:4743\"]},{\"tk\":[545,58,545,59],\"els\":[\"0:4743\"]},{\"tk\":[545,60,545,61],\"els\":[\"0:4743\"]},{\"tk\":[545,62,545,66],\"els\":[\"0:4743\"]},{\"tk\":[545,66,545,67],\"els\":[\"0:4743\"]},{\"tk\":[546,5,546,14],\"els\":[\"0:4743\"]},{\"tk\":[546,14,546,15],\"els\":[\"0:4743\"]},{\"tk\":[546,15,546,19],\"els\":[\"0:4743\"]},{\"tk\":[546,19,546,20],\"els\":[\"0:4743\"]},{\"tk\":[546,20,546,24],\"els\":[\"0:4743\"]},{\"tk\":[546,24,546,25],\"els\":[\"0:4743\"]},{\"tk\":[546,25,546,29],\"els\":[\"0:4743\"]},{\"tk\":[546,30,546,31],\"els\":[\"0:4743\"]},{\"tk\":[546,32,546,34],\"els\":[\"0:4743\"]},{\"tk\":[546,34,546,35],\"els\":[\"0:4743\"]},{\"tk\":[547,5,547,14],\"els\":[\"0:4743\"]},{\"tk\":[547,14,547,15],\"els\":[\"0:4743\"]},{\"tk\":[547,15,547,19],\"els\":[\"0:4743\"]},{\"tk\":[547,20,547,21],\"els\":[\"0:4743\"]},{\"tk\":[547,22,547,24],\"els\":[\"0:4743\"]},{\"tk\":[547,24,547,25],\"els\":[\"0:4743\"]},{\"tk\":[550,5,550,14],\"els\":[\"0:4743\"]},{\"tk\":[550,14,550,15],\"els\":[\"0:4743\"]},{\"tk\":[550,15,550,21],\"els\":[\"0:4743\"]},{\"tk\":[550,21,550,22],\"els\":[\"0:4743\"]},{\"tk\":[550,22,550,25],\"els\":[\"0:4743\"]},{\"tk\":[550,26,550,27],\"els\":[\"0:4743\"]},{\"tk\":[550,28,550,32],\"els\":[\"0:4743\"]},{\"tk\":[550,32,550,33],\"els\":[\"0:4743\"]},{\"tk\":[552,5,552,14],\"els\":[\"0:4743\"]},{\"tk\":[552,14,552,15],\"els\":[\"0:4743\"]},{\"tk\":[552,15,552,21],\"els\":[\"0:4743\"]},{\"tk\":[552,21,552,22],\"els\":[\"0:4743\"]},{\"tk\":[552,22,552,25],\"els\":[\"0:4743\"]},{\"tk\":[552,26,552,27],\"els\":[\"0:4743\"]},{\"tk\":[552,28,552,32],\"els\":[\"0:4743\"]},{\"tk\":[552,32,552,33],\"els\":[\"0:4743\"]},{\"tk\":[558,5,558,14],\"els\":[\"0:4743\"]},{\"tk\":[558,14,558,15],\"els\":[\"0:4743\"]},{\"tk\":[558,15,558,21],\"els\":[\"0:4743\"]},{\"tk\":[558,21,558,22],\"els\":[\"0:4743\"]},{\"tk\":[558,22,558,25],\"els\":[\"0:4743\"]},{\"tk\":[558,26,558,27],\"els\":[\"0:4743\"]},{\"tk\":[558,28,558,29],\"els\":[\"0:4743\"]},{\"tk\":[558,29,558,38],\"els\":[\"0:4743\"]},{\"tk\":[558,38,558,39],\"els\":[\"0:4743\"]},{\"tk\":[558,39,558,45],\"els\":[\"0:4743\"]},{\"tk\":[558,45,558,46],\"els\":[\"0:4743\"]},{\"tk\":[558,46,558,49],\"els\":[\"0:4743\"]},{\"tk\":[558,50,558,51],\"els\":[\"0:4743\"]},{\"tk\":[558,52,558,53],\"els\":[\"0:4743\"]},{\"tk\":[558,53,558,58],\"els\":[\"0:4743\"]},{\"tk\":[558,58,558,59],\"els\":[\"0:4743\"]},{\"tk\":[558,60,558,61],\"els\":[\"0:4743\"]},{\"tk\":[558,62,558,66],\"els\":[\"0:4743\"]},{\"tk\":[558,66,558,67],\"els\":[\"0:4743\"]},{\"tk\":[564,5,564,14],\"els\":[\"0:4743\"]},{\"tk\":[564,14,564,15],\"els\":[\"0:4743\"]},{\"tk\":[564,15,564,22],\"els\":[\"0:4743\"]},{\"tk\":[564,22,564,23],\"els\":[\"0:4743\"]},{\"tk\":[564,23,564,26],\"els\":[\"0:4743\"]},{\"tk\":[564,27,564,28],\"els\":[\"0:4743\"]},{\"tk\":[564,29,564,30],\"els\":[\"0:4743\"]},{\"tk\":[564,30,564,39],\"els\":[\"0:4743\"]},{\"tk\":[564,39,564,40],\"els\":[\"0:4743\"]},{\"tk\":[564,40,564,47],\"els\":[\"0:4743\"]},{\"tk\":[564,47,564,48],\"els\":[\"0:4743\"]},{\"tk\":[564,48,564,51],\"els\":[\"0:4743\"]},{\"tk\":[564,52,564,53],\"els\":[\"0:4743\"]},{\"tk\":[564,54,564,55],\"els\":[\"0:4743\"]},{\"tk\":[564,55,564,59],\"els\":[\"0:4743\"]},{\"tk\":[564,59,564,60],\"els\":[\"0:4743\"]},{\"tk\":[564,61,564,62],\"els\":[\"0:4743\"]},{\"tk\":[564,63,564,67],\"els\":[\"0:4743\"]},{\"tk\":[564,67,564,68],\"els\":[\"0:4743\"]},{\"tk\":[573,5,573,14],\"els\":[\"0:4743\"]},{\"tk\":[573,14,573,15],\"els\":[\"0:4743\"]},{\"tk\":[573,15,573,20],\"els\":[\"0:4743\"]},{\"tk\":[573,20,573,21],\"els\":[\"0:4743\"]},{\"tk\":[573,21,573,24],\"els\":[\"0:4743\"]},{\"tk\":[573,25,573,26],\"els\":[\"0:4743\"]},{\"tk\":[573,27,573,28],\"els\":[\"0:4743\"]},{\"tk\":[573,28,573,37],\"els\":[\"0:4743\"]},{\"tk\":[573,37,573,38],\"els\":[\"0:4743\"]},{\"tk\":[573,38,573,43],\"els\":[\"0:4743\"]},{\"tk\":[573,43,573,44],\"els\":[\"0:4743\"]},{\"tk\":[573,44,573,47],\"els\":[\"0:4743\"]},{\"tk\":[573,48,573,49],\"els\":[\"0:4743\"]},{\"tk\":[573,50,573,51],\"els\":[\"0:4743\"]},{\"tk\":[573,51,573,58],\"els\":[\"0:4743\"]},{\"tk\":[573,58,573,59],\"els\":[\"0:4743\"]},{\"tk\":[573,60,573,61],\"els\":[\"0:4743\"]},{\"tk\":[573,62,573,66],\"els\":[\"0:4743\"]},{\"tk\":[573,66,573,67],\"els\":[\"0:4743\"]},{\"tk\":[574,5,574,14],\"els\":[\"0:4743\"]},{\"tk\":[574,14,574,15],\"els\":[\"0:4743\"]},{\"tk\":[574,15,574,20],\"els\":[\"0:4743\"]},{\"tk\":[574,21,574,22],\"els\":[\"0:4743\"]},{\"tk\":[574,23,574,25],\"els\":[\"0:4743\"]},{\"tk\":[574,25,574,26],\"els\":[\"0:4743\"]},{\"tk\":[575,5,575,14],\"els\":[\"0:4743\"]},{\"tk\":[575,14,575,15],\"els\":[\"0:4743\"]},{\"tk\":[575,15,575,20],\"els\":[\"0:4743\"]},{\"tk\":[575,21,575,22],\"els\":[\"0:4743\"]},{\"tk\":[575,23,575,25],\"els\":[\"0:4743\"]},{\"tk\":[575,25,575,26],\"els\":[\"0:4743\"]},{\"tk\":[590,5,590,14],\"els\":[\"0:4743\"]},{\"tk\":[590,14,590,15],\"els\":[\"0:4743\"]},{\"tk\":[590,15,590,20],\"els\":[\"0:4743\"]},{\"tk\":[590,20,590,21],\"els\":[\"0:4743\"]},{\"tk\":[590,21,590,24],\"els\":[\"0:4743\"]},{\"tk\":[590,25,590,26],\"els\":[\"0:4743\"]},{\"tk\":[590,27,590,28],\"els\":[\"0:4743\"]},{\"tk\":[590,28,590,37],\"els\":[\"0:4743\"]},{\"tk\":[590,37,590,38],\"els\":[\"0:4743\"]},{\"tk\":[590,38,590,43],\"els\":[\"0:4743\"]},{\"tk\":[590,43,590,44],\"els\":[\"0:4743\"]},{\"tk\":[590,44,590,47],\"els\":[\"0:4743\"]},{\"tk\":[590,48,590,49],\"els\":[\"0:4743\"]},{\"tk\":[590,50,590,51],\"els\":[\"0:4743\"]},{\"tk\":[590,51,590,58],\"els\":[\"0:4743\"]},{\"tk\":[590,58,590,59],\"els\":[\"0:4743\"]},{\"tk\":[590,60,590,61],\"els\":[\"0:4743\"]},{\"tk\":[590,62,590,69],\"els\":[\"0:4743\"]},{\"tk\":[590,69,590,70],\"els\":[\"0:4743\"]},{\"tk\":[591,5,591,14],\"els\":[\"0:4743\"]},{\"tk\":[591,14,591,15],\"els\":[\"0:4743\"]},{\"tk\":[591,15,591,19],\"els\":[\"0:4743\"]},{\"tk\":[591,19,591,20],\"els\":[\"0:4743\"]},{\"tk\":[591,20,591,23],\"els\":[\"0:4743\"]},{\"tk\":[591,24,591,25],\"els\":[\"0:4743\"]},{\"tk\":[591,26,591,27],\"els\":[\"0:4743\"]},{\"tk\":[591,27,591,36],\"els\":[\"0:4743\"]},{\"tk\":[591,36,591,37],\"els\":[\"0:4743\"]},{\"tk\":[591,37,591,41],\"els\":[\"0:4743\"]},{\"tk\":[591,41,591,42],\"els\":[\"0:4743\"]},{\"tk\":[591,42,591,45],\"els\":[\"0:4743\"]},{\"tk\":[591,46,591,47],\"els\":[\"0:4743\"]},{\"tk\":[591,48,591,49],\"els\":[\"0:4743\"]},{\"tk\":[591,49,591,56],\"els\":[\"0:4743\"]},{\"tk\":[591,56,591,57],\"els\":[\"0:4743\"]},{\"tk\":[591,58,591,59],\"els\":[\"0:4743\"]},{\"tk\":[591,60,591,67],\"els\":[\"0:4743\"]},{\"tk\":[591,67,591,68],\"els\":[\"0:4743\"]},{\"tk\":[600,5,600,14],\"els\":[\"0:4743\"]},{\"tk\":[600,14,600,15],\"els\":[\"0:4743\"]},{\"tk\":[600,15,600,20],\"els\":[\"0:4743\"]},{\"tk\":[600,20,600,21],\"els\":[\"0:4743\"]},{\"tk\":[600,21,600,24],\"els\":[\"0:4743\"]},{\"tk\":[600,25,600,26],\"els\":[\"0:4743\"]},{\"tk\":[600,27,600,28],\"els\":[\"0:4743\"]},{\"tk\":[600,28,600,37],\"els\":[\"0:4743\"]},{\"tk\":[600,37,600,38],\"els\":[\"0:4743\"]},{\"tk\":[600,38,600,43],\"els\":[\"0:4743\"]},{\"tk\":[600,43,600,44],\"els\":[\"0:4743\"]},{\"tk\":[600,44,600,47],\"els\":[\"0:4743\"]},{\"tk\":[600,48,600,49],\"els\":[\"0:4743\"]},{\"tk\":[600,50,600,51],\"els\":[\"0:4743\"]},{\"tk\":[600,51,600,57],\"els\":[\"0:4743\"]},{\"tk\":[600,57,600,58],\"els\":[\"0:4743\"]},{\"tk\":[600,59,600,60],\"els\":[\"0:4743\"]},{\"tk\":[600,61,600,65],\"els\":[\"0:4743\"]},{\"tk\":[600,65,600,66],\"els\":[\"0:4743\"]},{\"tk\":[603,5,603,11],\"els\":[\"0:4743\"]},{\"tk\":[603,11,603,12],\"els\":[\"0:4743\"]},{\"tk\":[604,5,604,14],\"els\":[\"0:4743\"]},{\"tk\":[604,14,604,15],\"els\":[\"0:4743\"]},{\"tk\":[604,15,604,20],\"els\":[\"0:4743\"]},{\"tk\":[604,20,604,21],\"els\":[\"0:4743\"]},{\"tk\":[604,21,604,24],\"els\":[\"0:4743\"]},{\"tk\":[604,25,604,26],\"els\":[\"0:4743\"]},{\"tk\":[604,27,604,29],\"els\":[\"0:4743\"]},{\"tk\":[604,29,604,30],\"els\":[\"0:4743\"]},{\"tk\":[614,5,614,14],\"els\":[\"0:4743\"]},{\"tk\":[614,14,614,15],\"els\":[\"0:4743\"]},{\"tk\":[614,15,614,20],\"els\":[\"0:4743\"]},{\"tk\":[614,20,614,21],\"els\":[\"0:4743\"]},{\"tk\":[614,21,614,24],\"els\":[\"0:4743\"]},{\"tk\":[614,25,614,26],\"els\":[\"0:4743\"]},{\"tk\":[614,27,614,28],\"els\":[\"0:4743\"]},{\"tk\":[614,28,614,37],\"els\":[\"0:4743\"]},{\"tk\":[614,37,614,38],\"els\":[\"0:4743\"]},{\"tk\":[614,38,614,43],\"els\":[\"0:4743\"]},{\"tk\":[614,43,614,44],\"els\":[\"0:4743\"]},{\"tk\":[614,44,614,47],\"els\":[\"0:4743\"]},{\"tk\":[614,48,614,49],\"els\":[\"0:4743\"]},{\"tk\":[614,50,614,51],\"els\":[\"0:4743\"]},{\"tk\":[614,51,614,57],\"els\":[\"0:4743\"]},{\"tk\":[614,57,614,58],\"els\":[\"0:4743\"]},{\"tk\":[614,59,614,60],\"els\":[\"0:4743\"]},{\"tk\":[614,61,614,67],\"els\":[\"0:4743\"]},{\"tk\":[614,67,614,68],\"els\":[\"0:4743\"]},{\"tk\":[624,5,624,14],\"els\":[\"0:4743\"]},{\"tk\":[624,14,624,15],\"els\":[\"0:4743\"]},{\"tk\":[624,15,624,21],\"els\":[\"0:4743\"]},{\"tk\":[624,21,624,22],\"els\":[\"0:4743\"]},{\"tk\":[624,22,624,25],\"els\":[\"0:4743\"]},{\"tk\":[624,26,624,27],\"els\":[\"0:4743\"]},{\"tk\":[624,28,624,29],\"els\":[\"0:4743\"]},{\"tk\":[624,29,624,38],\"els\":[\"0:4743\"]},{\"tk\":[624,38,624,39],\"els\":[\"0:4743\"]},{\"tk\":[624,39,624,45],\"els\":[\"0:4743\"]},{\"tk\":[624,45,624,46],\"els\":[\"0:4743\"]},{\"tk\":[624,46,624,49],\"els\":[\"0:4743\"]},{\"tk\":[624,50,624,51],\"els\":[\"0:4743\"]},{\"tk\":[624,52,624,53],\"els\":[\"0:4743\"]},{\"tk\":[624,53,624,58],\"els\":[\"0:4743\"]},{\"tk\":[624,58,624,59],\"els\":[\"0:4743\"]},{\"tk\":[624,60,624,61],\"els\":[\"0:4743\"]},{\"tk\":[624,62,624,66],\"els\":[\"0:4743\"]},{\"tk\":[624,66,624,67],\"els\":[\"0:4743\"]},{\"tk\":[634,5,634,14],\"els\":[\"0:4743\"]},{\"tk\":[634,14,634,15],\"els\":[\"0:4743\"]},{\"tk\":[634,15,634,21],\"els\":[\"0:4743\"]},{\"tk\":[634,21,634,22],\"els\":[\"0:4743\"]},{\"tk\":[634,22,634,25],\"els\":[\"0:4743\"]},{\"tk\":[634,26,634,27],\"els\":[\"0:4743\"]},{\"tk\":[634,28,634,29],\"els\":[\"0:4743\"]},{\"tk\":[634,29,634,38],\"els\":[\"0:4743\"]},{\"tk\":[634,38,634,39],\"els\":[\"0:4743\"]},{\"tk\":[634,39,634,45],\"els\":[\"0:4743\"]},{\"tk\":[634,45,634,46],\"els\":[\"0:4743\"]},{\"tk\":[634,46,634,49],\"els\":[\"0:4743\"]},{\"tk\":[634,50,634,51],\"els\":[\"0:4743\"]},{\"tk\":[634,52,634,53],\"els\":[\"0:4743\"]},{\"tk\":[634,53,634,59],\"els\":[\"0:4743\"]},{\"tk\":[634,59,634,60],\"els\":[\"0:4743\"]},{\"tk\":[634,61,634,62],\"els\":[\"0:4743\"]},{\"tk\":[634,63,634,67],\"els\":[\"0:4743\"]},{\"tk\":[634,67,634,68],\"els\":[\"0:4743\"]},{\"tk\":[644,5,644,14],\"els\":[\"0:4743\"]},{\"tk\":[644,14,644,15],\"els\":[\"0:4743\"]},{\"tk\":[644,15,644,21],\"els\":[\"0:4743\"]},{\"tk\":[644,21,644,22],\"els\":[\"0:4743\"]},{\"tk\":[644,22,644,25],\"els\":[\"0:4743\"]},{\"tk\":[644,26,644,27],\"els\":[\"0:4743\"]},{\"tk\":[644,28,644,29],\"els\":[\"0:4743\"]},{\"tk\":[644,29,644,38],\"els\":[\"0:4743\"]},{\"tk\":[644,38,644,39],\"els\":[\"0:4743\"]},{\"tk\":[644,39,644,45],\"els\":[\"0:4743\"]},{\"tk\":[644,45,644,46],\"els\":[\"0:4743\"]},{\"tk\":[644,46,644,49],\"els\":[\"0:4743\"]},{\"tk\":[644,50,644,51],\"els\":[\"0:4743\"]},{\"tk\":[644,52,644,53],\"els\":[\"0:4743\"]},{\"tk\":[644,53,644,59],\"els\":[\"0:4743\"]},{\"tk\":[644,59,644,60],\"els\":[\"0:4743\"]},{\"tk\":[644,61,644,62],\"els\":[\"0:4743\"]},{\"tk\":[644,63,644,67],\"els\":[\"0:4743\"]},{\"tk\":[644,67,644,68],\"els\":[\"0:4743\"]},{\"tk\":[653,5,653,14],\"els\":[\"0:4743\"]},{\"tk\":[653,14,653,15],\"els\":[\"0:4743\"]},{\"tk\":[653,15,653,24],\"els\":[\"0:4743\"]},{\"tk\":[653,24,653,25],\"els\":[\"0:4743\"]},{\"tk\":[653,25,653,28],\"els\":[\"0:4743\"]},{\"tk\":[653,29,653,30],\"els\":[\"0:4743\"]},{\"tk\":[653,31,653,32],\"els\":[\"0:4743\"]},{\"tk\":[653,32,653,41],\"els\":[\"0:4743\"]},{\"tk\":[653,41,653,42],\"els\":[\"0:4743\"]},{\"tk\":[653,42,653,51],\"els\":[\"0:4743\"]},{\"tk\":[653,51,653,52],\"els\":[\"0:4743\"]},{\"tk\":[653,52,653,55],\"els\":[\"0:4743\"]},{\"tk\":[653,56,653,57],\"els\":[\"0:4743\"]},{\"tk\":[653,58,653,59],\"els\":[\"0:4743\"]},{\"tk\":[653,60,653,67],\"els\":[\"0:4743\"]},{\"tk\":[653,67,653,68],\"els\":[\"0:4743\"]},{\"tk\":[653,69,653,70],\"els\":[\"0:4743\"]},{\"tk\":[653,71,653,78],\"els\":[\"0:4743\"]},{\"tk\":[653,78,653,79],\"els\":[\"0:4743\"]},{\"tk\":[661,5,661,14],\"els\":[\"0:4743\"]},{\"tk\":[661,14,661,15],\"els\":[\"0:4743\"]},{\"tk\":[661,15,661,22],\"els\":[\"0:4743\"]},{\"tk\":[661,22,661,23],\"els\":[\"0:4743\"]},{\"tk\":[661,23,661,26],\"els\":[\"0:4743\"]},{\"tk\":[661,27,661,28],\"els\":[\"0:4743\"]},{\"tk\":[661,29,661,30],\"els\":[\"0:4743\"]},{\"tk\":[661,30,661,39],\"els\":[\"0:4743\"]},{\"tk\":[661,39,661,40],\"els\":[\"0:4743\"]},{\"tk\":[661,40,661,47],\"els\":[\"0:4743\"]},{\"tk\":[661,47,661,48],\"els\":[\"0:4743\"]},{\"tk\":[661,48,661,51],\"els\":[\"0:4743\"]},{\"tk\":[661,52,661,53],\"els\":[\"0:4743\"]},{\"tk\":[661,54,661,55],\"els\":[\"0:4743\"]},{\"tk\":[661,55,661,61],\"els\":[\"0:4743\"]},{\"tk\":[661,61,661,62],\"els\":[\"0:4743\"]},{\"tk\":[661,63,661,64],\"els\":[\"0:4743\"]},{\"tk\":[661,65,661,69],\"els\":[\"0:4743\"]},{\"tk\":[661,69,661,70],\"els\":[\"0:4743\"]},{\"tk\":[669,5,669,14],\"els\":[\"0:4743\"]},{\"tk\":[669,14,669,15],\"els\":[\"0:4743\"]},{\"tk\":[669,15,669,21],\"els\":[\"0:4743\"]},{\"tk\":[669,21,669,22],\"els\":[\"0:4743\"]},{\"tk\":[669,22,669,25],\"els\":[\"0:4743\"]},{\"tk\":[669,26,669,27],\"els\":[\"0:4743\"]},{\"tk\":[669,28,669,29],\"els\":[\"0:4743\"]},{\"tk\":[669,29,669,38],\"els\":[\"0:4743\"]},{\"tk\":[669,38,669,39],\"els\":[\"0:4743\"]},{\"tk\":[669,39,669,45],\"els\":[\"0:4743\"]},{\"tk\":[669,45,669,46],\"els\":[\"0:4743\"]},{\"tk\":[669,46,669,49],\"els\":[\"0:4743\"]},{\"tk\":[669,50,669,51],\"els\":[\"0:4743\"]},{\"tk\":[669,52,669,53],\"els\":[\"0:4743\"]},{\"tk\":[669,53,669,58],\"els\":[\"0:4743\"]},{\"tk\":[669,58,669,59],\"els\":[\"0:4743\"]},{\"tk\":[669,60,669,61],\"els\":[\"0:4743\"]},{\"tk\":[669,62,669,67],\"els\":[\"0:4743\"]},{\"tk\":[669,67,669,68],\"els\":[\"0:4743\"]},{\"tk\":[670,5,670,14],\"els\":[\"0:4743\"]},{\"tk\":[670,14,670,15],\"els\":[\"0:4743\"]},{\"tk\":[670,15,670,24],\"els\":[\"0:4743\"]},{\"tk\":[670,25,670,26],\"els\":[\"0:4743\"]},{\"tk\":[670,27,670,29],\"els\":[\"0:4743\"]},{\"tk\":[670,29,670,30],\"els\":[\"0:4743\"]},{\"tk\":[671,5,671,14],\"els\":[\"0:4743\"]},{\"tk\":[671,14,671,15],\"els\":[\"0:4743\"]},{\"tk\":[671,15,671,24],\"els\":[\"0:4743\"]},{\"tk\":[671,25,671,26],\"els\":[\"0:4743\"]},{\"tk\":[671,27,671,29],\"els\":[\"0:4743\"]},{\"tk\":[671,29,671,30],\"els\":[\"0:4743\"]},{\"tk\":[676,5,676,14],\"els\":[\"0:4743\"]},{\"tk\":[676,14,676,15],\"els\":[\"0:4743\"]},{\"tk\":[676,15,676,23],\"els\":[\"0:4743\"]},{\"tk\":[676,23,676,24],\"els\":[\"0:4743\"]},{\"tk\":[676,24,676,27],\"els\":[\"0:4743\"]},{\"tk\":[676,28,676,29],\"els\":[\"0:4743\"]},{\"tk\":[676,30,676,31],\"els\":[\"0:4743\"]},{\"tk\":[676,31,676,40],\"els\":[\"0:4743\"]},{\"tk\":[676,40,676,41],\"els\":[\"0:4743\"]},{\"tk\":[676,41,676,49],\"els\":[\"0:4743\"]},{\"tk\":[676,49,676,50],\"els\":[\"0:4743\"]},{\"tk\":[676,50,676,53],\"els\":[\"0:4743\"]},{\"tk\":[676,54,676,55],\"els\":[\"0:4743\"]},{\"tk\":[676,56,676,57],\"els\":[\"0:4743\"]},{\"tk\":[676,57,676,61],\"els\":[\"0:4743\"]},{\"tk\":[676,61,676,62],\"els\":[\"0:4743\"]},{\"tk\":[676,63,676,64],\"els\":[\"0:4743\"]},{\"tk\":[676,65,676,69],\"els\":[\"0:4743\"]},{\"tk\":[676,69,676,70],\"els\":[\"0:4743\"]},{\"tk\":[682,5,682,14],\"els\":[\"0:4743\"]},{\"tk\":[682,14,682,15],\"els\":[\"0:4743\"]},{\"tk\":[682,15,682,21],\"els\":[\"0:4743\"]},{\"tk\":[682,21,682,22],\"els\":[\"0:4743\"]},{\"tk\":[682,22,682,25],\"els\":[\"0:4743\"]},{\"tk\":[682,26,682,27],\"els\":[\"0:4743\"]},{\"tk\":[682,28,682,29],\"els\":[\"0:4743\"]},{\"tk\":[682,29,682,38],\"els\":[\"0:4743\"]},{\"tk\":[682,38,682,39],\"els\":[\"0:4743\"]},{\"tk\":[682,39,682,45],\"els\":[\"0:4743\"]},{\"tk\":[682,45,682,46],\"els\":[\"0:4743\"]},{\"tk\":[682,46,682,49],\"els\":[\"0:4743\"]},{\"tk\":[682,50,682,51],\"els\":[\"0:4743\"]},{\"tk\":[682,52,682,53],\"els\":[\"0:4743\"]},{\"tk\":[682,53,682,58],\"els\":[\"0:4743\"]},{\"tk\":[682,58,682,59],\"els\":[\"0:4743\"]},{\"tk\":[682,60,682,61],\"els\":[\"0:4743\"]},{\"tk\":[682,62,682,67],\"els\":[\"0:4743\"]},{\"tk\":[682,67,682,68],\"els\":[\"0:4743\"]},{\"tk\":[683,5,683,9],\"els\":[\"0:4743\"]},{\"tk\":[683,9,683,10],\"els\":[\"0:4743\"]},{\"tk\":[684,3,684,4],\"els\":[\"0:4743\"]},{\"tk\":[689,3,689,4],\"els\":[\"0:4744\"]},{\"tk\":[702,5,702,14],\"els\":[\"0:4744\"]},{\"tk\":[702,14,702,15],\"els\":[\"0:4744\"]},{\"tk\":[702,15,702,20],\"els\":[\"0:4744\"]},{\"tk\":[702,20,702,21],\"els\":[\"0:4744\"]},{\"tk\":[702,21,702,24],\"els\":[\"0:4744\"]},{\"tk\":[702,25,702,26],\"els\":[\"0:4744\"]},{\"tk\":[702,27,702,28],\"els\":[\"0:4744\"]},{\"tk\":[702,28,702,37],\"els\":[\"0:4744\"]},{\"tk\":[702,37,702,38],\"els\":[\"0:4744\"]},{\"tk\":[702,38,702,43],\"els\":[\"0:4744\"]},{\"tk\":[702,43,702,44],\"els\":[\"0:4744\"]},{\"tk\":[702,44,702,47],\"els\":[\"0:4744\"]},{\"tk\":[702,48,702,49],\"els\":[\"0:4744\"]},{\"tk\":[702,50,702,51],\"els\":[\"0:4744\"]},{\"tk\":[702,51,702,58],\"els\":[\"0:4744\"]},{\"tk\":[702,58,702,59],\"els\":[\"0:4744\"]},{\"tk\":[702,60,702,61],\"els\":[\"0:4744\"]},{\"tk\":[702,62,702,69],\"els\":[\"0:4744\"]},{\"tk\":[702,69,702,70],\"els\":[\"0:4744\"]},{\"tk\":[705,5,705,14],\"els\":[\"0:4744\"]},{\"tk\":[705,14,705,15],\"els\":[\"0:4744\"]},{\"tk\":[705,15,705,20],\"els\":[\"0:4744\"]},{\"tk\":[705,21,705,22],\"els\":[\"0:4744\"]},{\"tk\":[705,23,705,28],\"els\":[\"0:4744\"]},{\"tk\":[705,28,705,29],\"els\":[\"0:4744\"]},{\"tk\":[710,5,710,14],\"els\":[\"0:4744\"]},{\"tk\":[710,14,710,15],\"els\":[\"0:4744\"]},{\"tk\":[710,15,710,20],\"els\":[\"0:4744\"]},{\"tk\":[710,20,710,21],\"els\":[\"0:4744\"]},{\"tk\":[710,21,710,24],\"els\":[\"0:4744\"]},{\"tk\":[710,25,710,26],\"els\":[\"0:4744\"]},{\"tk\":[710,27,710,28],\"els\":[\"0:4744\"]},{\"tk\":[710,28,710,37],\"els\":[\"0:4744\"]},{\"tk\":[710,37,710,38],\"els\":[\"0:4744\"]},{\"tk\":[710,38,710,43],\"els\":[\"0:4744\"]},{\"tk\":[710,43,710,44],\"els\":[\"0:4744\"]},{\"tk\":[710,44,710,47],\"els\":[\"0:4744\"]},{\"tk\":[710,48,710,49],\"els\":[\"0:4744\"]},{\"tk\":[710,50,710,51],\"els\":[\"0:4744\"]},{\"tk\":[710,51,710,62],\"els\":[\"0:4744\"]},{\"tk\":[710,62,710,63],\"els\":[\"0:4744\"]},{\"tk\":[710,64,710,65],\"els\":[\"0:4744\"]},{\"tk\":[710,66,710,70],\"els\":[\"0:4744\"]},{\"tk\":[710,70,710,71],\"els\":[\"0:4744\"]},{\"tk\":[713,5,713,14],\"els\":[\"0:4744\"]},{\"tk\":[713,14,713,15],\"els\":[\"0:4744\"]},{\"tk\":[713,15,713,20],\"els\":[\"0:4744\"]},{\"tk\":[713,21,713,22],\"els\":[\"0:4744\"]},{\"tk\":[713,23,713,30],\"els\":[\"0:4744\"]},{\"tk\":[713,30,713,31],\"els\":[\"0:4744\"]},{\"tk\":[723,5,723,14],\"els\":[\"0:4744\"]},{\"tk\":[723,14,723,15],\"els\":[\"0:4744\"]},{\"tk\":[723,15,723,21],\"els\":[\"0:4744\"]},{\"tk\":[723,21,723,22],\"els\":[\"0:4744\"]},{\"tk\":[723,22,723,25],\"els\":[\"0:4744\"]},{\"tk\":[723,26,723,27],\"els\":[\"0:4744\"]},{\"tk\":[723,28,723,29],\"els\":[\"0:4744\"]},{\"tk\":[723,29,723,38],\"els\":[\"0:4744\"]},{\"tk\":[723,38,723,39],\"els\":[\"0:4744\"]},{\"tk\":[723,39,723,45],\"els\":[\"0:4744\"]},{\"tk\":[723,45,723,46],\"els\":[\"0:4744\"]},{\"tk\":[723,46,723,49],\"els\":[\"0:4744\"]},{\"tk\":[723,50,723,51],\"els\":[\"0:4744\"]},{\"tk\":[723,52,723,53],\"els\":[\"0:4744\"]},{\"tk\":[723,53,723,58],\"els\":[\"0:4744\"]},{\"tk\":[723,58,723,59],\"els\":[\"0:4744\"]},{\"tk\":[723,60,723,61],\"els\":[\"0:4744\"]},{\"tk\":[723,62,723,66],\"els\":[\"0:4744\"]},{\"tk\":[723,66,723,67],\"els\":[\"0:4744\"]},{\"tk\":[724,5,724,14],\"els\":[\"0:4744\"]},{\"tk\":[724,14,724,15],\"els\":[\"0:4744\"]},{\"tk\":[724,15,724,19],\"els\":[\"0:4744\"]},{\"tk\":[724,19,724,20],\"els\":[\"0:4744\"]},{\"tk\":[724,20,724,24],\"els\":[\"0:4744\"]},{\"tk\":[724,24,724,25],\"els\":[\"0:4744\"]},{\"tk\":[724,25,724,29],\"els\":[\"0:4744\"]},{\"tk\":[724,30,724,31],\"els\":[\"0:4744\"]},{\"tk\":[724,32,724,34],\"els\":[\"0:4744\"]},{\"tk\":[724,34,724,35],\"els\":[\"0:4744\"]},{\"tk\":[725,5,725,14],\"els\":[\"0:4744\"]},{\"tk\":[725,14,725,15],\"els\":[\"0:4744\"]},{\"tk\":[725,15,725,19],\"els\":[\"0:4744\"]},{\"tk\":[725,20,725,21],\"els\":[\"0:4744\"]},{\"tk\":[725,22,725,24],\"els\":[\"0:4744\"]},{\"tk\":[725,24,725,25],\"els\":[\"0:4744\"]},{\"tk\":[728,5,728,14],\"els\":[\"0:4744\"]},{\"tk\":[728,14,728,15],\"els\":[\"0:4744\"]},{\"tk\":[728,15,728,21],\"els\":[\"0:4744\"]},{\"tk\":[728,21,728,22],\"els\":[\"0:4744\"]},{\"tk\":[728,22,728,25],\"els\":[\"0:4744\"]},{\"tk\":[728,26,728,27],\"els\":[\"0:4744\"]},{\"tk\":[728,28,728,32],\"els\":[\"0:4744\"]},{\"tk\":[728,32,728,33],\"els\":[\"0:4744\"]},{\"tk\":[730,5,730,14],\"els\":[\"0:4744\"]},{\"tk\":[730,14,730,15],\"els\":[\"0:4744\"]},{\"tk\":[730,15,730,21],\"els\":[\"0:4744\"]},{\"tk\":[730,21,730,22],\"els\":[\"0:4744\"]},{\"tk\":[730,22,730,25],\"els\":[\"0:4744\"]},{\"tk\":[730,26,730,27],\"els\":[\"0:4744\"]},{\"tk\":[730,28,730,32],\"els\":[\"0:4744\"]},{\"tk\":[730,32,730,33],\"els\":[\"0:4744\"]},{\"tk\":[736,5,736,14],\"els\":[\"0:4744\"]},{\"tk\":[736,14,736,15],\"els\":[\"0:4744\"]},{\"tk\":[736,15,736,21],\"els\":[\"0:4744\"]},{\"tk\":[736,21,736,22],\"els\":[\"0:4744\"]},{\"tk\":[736,22,736,25],\"els\":[\"0:4744\"]},{\"tk\":[736,26,736,27],\"els\":[\"0:4744\"]},{\"tk\":[736,28,736,29],\"els\":[\"0:4744\"]},{\"tk\":[736,29,736,38],\"els\":[\"0:4744\"]},{\"tk\":[736,38,736,39],\"els\":[\"0:4744\"]},{\"tk\":[736,39,736,45],\"els\":[\"0:4744\"]},{\"tk\":[736,45,736,46],\"els\":[\"0:4744\"]},{\"tk\":[736,46,736,49],\"els\":[\"0:4744\"]},{\"tk\":[736,50,736,51],\"els\":[\"0:4744\"]},{\"tk\":[736,52,736,53],\"els\":[\"0:4744\"]},{\"tk\":[736,53,736,58],\"els\":[\"0:4744\"]},{\"tk\":[736,58,736,59],\"els\":[\"0:4744\"]},{\"tk\":[736,60,736,61],\"els\":[\"0:4744\"]},{\"tk\":[736,62,736,66],\"els\":[\"0:4744\"]},{\"tk\":[736,66,736,67],\"els\":[\"0:4744\"]},{\"tk\":[742,5,742,14],\"els\":[\"0:4744\"]},{\"tk\":[742,14,742,15],\"els\":[\"0:4744\"]},{\"tk\":[742,15,742,22],\"els\":[\"0:4744\"]},{\"tk\":[742,22,742,23],\"els\":[\"0:4744\"]},{\"tk\":[742,23,742,26],\"els\":[\"0:4744\"]},{\"tk\":[742,27,742,28],\"els\":[\"0:4744\"]},{\"tk\":[742,29,742,30],\"els\":[\"0:4744\"]},{\"tk\":[742,30,742,39],\"els\":[\"0:4744\"]},{\"tk\":[742,39,742,40],\"els\":[\"0:4744\"]},{\"tk\":[742,40,742,47],\"els\":[\"0:4744\"]},{\"tk\":[742,47,742,48],\"els\":[\"0:4744\"]},{\"tk\":[742,48,742,51],\"els\":[\"0:4744\"]},{\"tk\":[742,52,742,53],\"els\":[\"0:4744\"]},{\"tk\":[742,54,742,55],\"els\":[\"0:4744\"]},{\"tk\":[742,55,742,59],\"els\":[\"0:4744\"]},{\"tk\":[742,59,742,60],\"els\":[\"0:4744\"]},{\"tk\":[742,61,742,62],\"els\":[\"0:4744\"]},{\"tk\":[742,63,742,67],\"els\":[\"0:4744\"]},{\"tk\":[742,67,742,68],\"els\":[\"0:4744\"]},{\"tk\":[751,5,751,14],\"els\":[\"0:4744\"]},{\"tk\":[751,14,751,15],\"els\":[\"0:4744\"]},{\"tk\":[751,15,751,20],\"els\":[\"0:4744\"]},{\"tk\":[751,20,751,21],\"els\":[\"0:4744\"]},{\"tk\":[751,21,751,24],\"els\":[\"0:4744\"]},{\"tk\":[751,25,751,26],\"els\":[\"0:4744\"]},{\"tk\":[751,27,751,28],\"els\":[\"0:4744\"]},{\"tk\":[751,28,751,37],\"els\":[\"0:4744\"]},{\"tk\":[751,37,751,38],\"els\":[\"0:4744\"]},{\"tk\":[751,38,751,43],\"els\":[\"0:4744\"]},{\"tk\":[751,43,751,44],\"els\":[\"0:4744\"]},{\"tk\":[751,44,751,47],\"els\":[\"0:4744\"]},{\"tk\":[751,48,751,49],\"els\":[\"0:4744\"]},{\"tk\":[751,50,751,51],\"els\":[\"0:4744\"]},{\"tk\":[751,51,751,58],\"els\":[\"0:4744\"]},{\"tk\":[751,58,751,59],\"els\":[\"0:4744\"]},{\"tk\":[751,60,751,61],\"els\":[\"0:4744\"]},{\"tk\":[751,62,751,66],\"els\":[\"0:4744\"]},{\"tk\":[751,66,751,67],\"els\":[\"0:4744\"]},{\"tk\":[752,5,752,14],\"els\":[\"0:4744\"]},{\"tk\":[752,14,752,15],\"els\":[\"0:4744\"]},{\"tk\":[752,15,752,20],\"els\":[\"0:4744\"]},{\"tk\":[752,21,752,22],\"els\":[\"0:4744\"]},{\"tk\":[752,23,752,25],\"els\":[\"0:4744\"]},{\"tk\":[752,25,752,26],\"els\":[\"0:4744\"]},{\"tk\":[753,5,753,14],\"els\":[\"0:4744\"]},{\"tk\":[753,14,753,15],\"els\":[\"0:4744\"]},{\"tk\":[753,15,753,20],\"els\":[\"0:4744\"]},{\"tk\":[753,21,753,22],\"els\":[\"0:4744\"]},{\"tk\":[753,23,753,25],\"els\":[\"0:4744\"]},{\"tk\":[753,25,753,26],\"els\":[\"0:4744\"]},{\"tk\":[768,5,768,14],\"els\":[\"0:4744\"]},{\"tk\":[768,14,768,15],\"els\":[\"0:4744\"]},{\"tk\":[768,15,768,20],\"els\":[\"0:4744\"]},{\"tk\":[768,20,768,21],\"els\":[\"0:4744\"]},{\"tk\":[768,21,768,24],\"els\":[\"0:4744\"]},{\"tk\":[768,25,768,26],\"els\":[\"0:4744\"]},{\"tk\":[768,27,768,28],\"els\":[\"0:4744\"]},{\"tk\":[768,28,768,37],\"els\":[\"0:4744\"]},{\"tk\":[768,37,768,38],\"els\":[\"0:4744\"]},{\"tk\":[768,38,768,43],\"els\":[\"0:4744\"]},{\"tk\":[768,43,768,44],\"els\":[\"0:4744\"]},{\"tk\":[768,44,768,47],\"els\":[\"0:4744\"]},{\"tk\":[768,48,768,49],\"els\":[\"0:4744\"]},{\"tk\":[768,50,768,51],\"els\":[\"0:4744\"]},{\"tk\":[768,51,768,58],\"els\":[\"0:4744\"]},{\"tk\":[768,58,768,59],\"els\":[\"0:4744\"]},{\"tk\":[768,60,768,61],\"els\":[\"0:4744\"]},{\"tk\":[768,62,768,69],\"els\":[\"0:4744\"]},{\"tk\":[768,69,768,70],\"els\":[\"0:4744\"]},{\"tk\":[769,5,769,14],\"els\":[\"0:4744\"]},{\"tk\":[769,14,769,15],\"els\":[\"0:4744\"]},{\"tk\":[769,15,769,19],\"els\":[\"0:4744\"]},{\"tk\":[769,19,769,20],\"els\":[\"0:4744\"]},{\"tk\":[769,20,769,23],\"els\":[\"0:4744\"]},{\"tk\":[769,24,769,25],\"els\":[\"0:4744\"]},{\"tk\":[769,26,769,27],\"els\":[\"0:4744\"]},{\"tk\":[769,27,769,36],\"els\":[\"0:4744\"]},{\"tk\":[769,36,769,37],\"els\":[\"0:4744\"]},{\"tk\":[769,37,769,41],\"els\":[\"0:4744\"]},{\"tk\":[769,41,769,42],\"els\":[\"0:4744\"]},{\"tk\":[769,42,769,45],\"els\":[\"0:4744\"]},{\"tk\":[769,46,769,47],\"els\":[\"0:4744\"]},{\"tk\":[769,48,769,49],\"els\":[\"0:4744\"]},{\"tk\":[769,49,769,56],\"els\":[\"0:4744\"]},{\"tk\":[769,56,769,57],\"els\":[\"0:4744\"]},{\"tk\":[769,58,769,59],\"els\":[\"0:4744\"]},{\"tk\":[769,60,769,67],\"els\":[\"0:4744\"]},{\"tk\":[769,67,769,68],\"els\":[\"0:4744\"]},{\"tk\":[778,5,778,14],\"els\":[\"0:4744\"]},{\"tk\":[778,14,778,15],\"els\":[\"0:4744\"]},{\"tk\":[778,15,778,20],\"els\":[\"0:4744\"]},{\"tk\":[778,20,778,21],\"els\":[\"0:4744\"]},{\"tk\":[778,21,778,24],\"els\":[\"0:4744\"]},{\"tk\":[778,25,778,26],\"els\":[\"0:4744\"]},{\"tk\":[778,27,778,28],\"els\":[\"0:4744\"]},{\"tk\":[778,28,778,37],\"els\":[\"0:4744\"]},{\"tk\":[778,37,778,38],\"els\":[\"0:4744\"]},{\"tk\":[778,38,778,43],\"els\":[\"0:4744\"]},{\"tk\":[778,43,778,44],\"els\":[\"0:4744\"]},{\"tk\":[778,44,778,47],\"els\":[\"0:4744\"]},{\"tk\":[778,48,778,49],\"els\":[\"0:4744\"]},{\"tk\":[778,50,778,51],\"els\":[\"0:4744\"]},{\"tk\":[778,51,778,57],\"els\":[\"0:4744\"]},{\"tk\":[778,57,778,58],\"els\":[\"0:4744\"]},{\"tk\":[778,59,778,60],\"els\":[\"0:4744\"]},{\"tk\":[778,61,778,65],\"els\":[\"0:4744\"]},{\"tk\":[778,65,778,66],\"els\":[\"0:4744\"]},{\"tk\":[781,5,781,11],\"els\":[\"0:4744\"]},{\"tk\":[781,11,781,12],\"els\":[\"0:4744\"]},{\"tk\":[782,5,782,14],\"els\":[\"0:4744\"]},{\"tk\":[782,14,782,15],\"els\":[\"0:4744\"]},{\"tk\":[782,15,782,20],\"els\":[\"0:4744\"]},{\"tk\":[782,20,782,21],\"els\":[\"0:4744\"]},{\"tk\":[782,21,782,24],\"els\":[\"0:4744\"]},{\"tk\":[782,25,782,26],\"els\":[\"0:4744\"]},{\"tk\":[782,27,782,29],\"els\":[\"0:4744\"]},{\"tk\":[782,29,782,30],\"els\":[\"0:4744\"]},{\"tk\":[792,5,792,14],\"els\":[\"0:4744\"]},{\"tk\":[792,14,792,15],\"els\":[\"0:4744\"]},{\"tk\":[792,15,792,20],\"els\":[\"0:4744\"]},{\"tk\":[792,20,792,21],\"els\":[\"0:4744\"]},{\"tk\":[792,21,792,24],\"els\":[\"0:4744\"]},{\"tk\":[792,25,792,26],\"els\":[\"0:4744\"]},{\"tk\":[792,27,792,28],\"els\":[\"0:4744\"]},{\"tk\":[792,28,792,37],\"els\":[\"0:4744\"]},{\"tk\":[792,37,792,38],\"els\":[\"0:4744\"]},{\"tk\":[792,38,792,43],\"els\":[\"0:4744\"]},{\"tk\":[792,43,792,44],\"els\":[\"0:4744\"]},{\"tk\":[792,44,792,47],\"els\":[\"0:4744\"]},{\"tk\":[792,48,792,49],\"els\":[\"0:4744\"]},{\"tk\":[792,50,792,51],\"els\":[\"0:4744\"]},{\"tk\":[792,51,792,57],\"els\":[\"0:4744\"]},{\"tk\":[792,57,792,58],\"els\":[\"0:4744\"]},{\"tk\":[792,59,792,60],\"els\":[\"0:4744\"]},{\"tk\":[792,61,792,67],\"els\":[\"0:4744\"]},{\"tk\":[792,67,792,68],\"els\":[\"0:4744\"]},{\"tk\":[802,5,802,14],\"els\":[\"0:4744\"]},{\"tk\":[802,14,802,15],\"els\":[\"0:4744\"]},{\"tk\":[802,15,802,21],\"els\":[\"0:4744\"]},{\"tk\":[802,21,802,22],\"els\":[\"0:4744\"]},{\"tk\":[802,22,802,25],\"els\":[\"0:4744\"]},{\"tk\":[802,26,802,27],\"els\":[\"0:4744\"]},{\"tk\":[802,28,802,29],\"els\":[\"0:4744\"]},{\"tk\":[802,29,802,38],\"els\":[\"0:4744\"]},{\"tk\":[802,38,802,39],\"els\":[\"0:4744\"]},{\"tk\":[802,39,802,45],\"els\":[\"0:4744\"]},{\"tk\":[802,45,802,46],\"els\":[\"0:4744\"]},{\"tk\":[802,46,802,49],\"els\":[\"0:4744\"]},{\"tk\":[802,50,802,51],\"els\":[\"0:4744\"]},{\"tk\":[802,52,802,53],\"els\":[\"0:4744\"]},{\"tk\":[802,53,802,58],\"els\":[\"0:4744\"]},{\"tk\":[802,58,802,59],\"els\":[\"0:4744\"]},{\"tk\":[802,60,802,61],\"els\":[\"0:4744\"]},{\"tk\":[802,62,802,66],\"els\":[\"0:4744\"]},{\"tk\":[802,66,802,67],\"els\":[\"0:4744\"]},{\"tk\":[812,5,812,14],\"els\":[\"0:4744\"]},{\"tk\":[812,14,812,15],\"els\":[\"0:4744\"]},{\"tk\":[812,15,812,21],\"els\":[\"0:4744\"]},{\"tk\":[812,21,812,22],\"els\":[\"0:4744\"]},{\"tk\":[812,22,812,25],\"els\":[\"0:4744\"]},{\"tk\":[812,26,812,27],\"els\":[\"0:4744\"]},{\"tk\":[812,28,812,29],\"els\":[\"0:4744\"]},{\"tk\":[812,29,812,38],\"els\":[\"0:4744\"]},{\"tk\":[812,38,812,39],\"els\":[\"0:4744\"]},{\"tk\":[812,39,812,45],\"els\":[\"0:4744\"]},{\"tk\":[812,45,812,46],\"els\":[\"0:4744\"]},{\"tk\":[812,46,812,49],\"els\":[\"0:4744\"]},{\"tk\":[812,50,812,51],\"els\":[\"0:4744\"]},{\"tk\":[812,52,812,53],\"els\":[\"0:4744\"]},{\"tk\":[812,53,812,59],\"els\":[\"0:4744\"]},{\"tk\":[812,59,812,60],\"els\":[\"0:4744\"]},{\"tk\":[812,61,812,62],\"els\":[\"0:4744\"]},{\"tk\":[812,63,812,67],\"els\":[\"0:4744\"]},{\"tk\":[812,67,812,68],\"els\":[\"0:4744\"]},{\"tk\":[822,5,822,14],\"els\":[\"0:4744\"]},{\"tk\":[822,14,822,15],\"els\":[\"0:4744\"]},{\"tk\":[822,15,822,21],\"els\":[\"0:4744\"]},{\"tk\":[822,21,822,22],\"els\":[\"0:4744\"]},{\"tk\":[822,22,822,25],\"els\":[\"0:4744\"]},{\"tk\":[822,26,822,27],\"els\":[\"0:4744\"]},{\"tk\":[822,28,822,29],\"els\":[\"0:4744\"]},{\"tk\":[822,29,822,38],\"els\":[\"0:4744\"]},{\"tk\":[822,38,822,39],\"els\":[\"0:4744\"]},{\"tk\":[822,39,822,45],\"els\":[\"0:4744\"]},{\"tk\":[822,45,822,46],\"els\":[\"0:4744\"]},{\"tk\":[822,46,822,49],\"els\":[\"0:4744\"]},{\"tk\":[822,50,822,51],\"els\":[\"0:4744\"]},{\"tk\":[822,52,822,53],\"els\":[\"0:4744\"]},{\"tk\":[822,53,822,59],\"els\":[\"0:4744\"]},{\"tk\":[822,59,822,60],\"els\":[\"0:4744\"]},{\"tk\":[822,61,822,62],\"els\":[\"0:4744\"]},{\"tk\":[822,63,822,67],\"els\":[\"0:4744\"]},{\"tk\":[822,67,822,68],\"els\":[\"0:4744\"]},{\"tk\":[831,5,831,14],\"els\":[\"0:4744\"]},{\"tk\":[831,14,831,15],\"els\":[\"0:4744\"]},{\"tk\":[831,15,831,24],\"els\":[\"0:4744\"]},{\"tk\":[831,24,831,25],\"els\":[\"0:4744\"]},{\"tk\":[831,25,831,28],\"els\":[\"0:4744\"]},{\"tk\":[831,29,831,30],\"els\":[\"0:4744\"]},{\"tk\":[831,31,831,32],\"els\":[\"0:4744\"]},{\"tk\":[831,32,831,41],\"els\":[\"0:4744\"]},{\"tk\":[831,41,831,42],\"els\":[\"0:4744\"]},{\"tk\":[831,42,831,51],\"els\":[\"0:4744\"]},{\"tk\":[831,51,831,52],\"els\":[\"0:4744\"]},{\"tk\":[831,52,831,55],\"els\":[\"0:4744\"]},{\"tk\":[831,56,831,57],\"els\":[\"0:4744\"]},{\"tk\":[831,58,831,59],\"els\":[\"0:4744\"]},{\"tk\":[831,60,831,67],\"els\":[\"0:4744\"]},{\"tk\":[831,67,831,68],\"els\":[\"0:4744\"]},{\"tk\":[831,69,831,70],\"els\":[\"0:4744\"]},{\"tk\":[831,71,831,78],\"els\":[\"0:4744\"]},{\"tk\":[831,78,831,79],\"els\":[\"0:4744\"]},{\"tk\":[839,5,839,14],\"els\":[\"0:4744\"]},{\"tk\":[839,14,839,15],\"els\":[\"0:4744\"]},{\"tk\":[839,15,839,22],\"els\":[\"0:4744\"]},{\"tk\":[839,22,839,23],\"els\":[\"0:4744\"]},{\"tk\":[839,23,839,26],\"els\":[\"0:4744\"]},{\"tk\":[839,27,839,28],\"els\":[\"0:4744\"]},{\"tk\":[839,29,839,30],\"els\":[\"0:4744\"]},{\"tk\":[839,30,839,39],\"els\":[\"0:4744\"]},{\"tk\":[839,39,839,40],\"els\":[\"0:4744\"]},{\"tk\":[839,40,839,47],\"els\":[\"0:4744\"]},{\"tk\":[839,47,839,48],\"els\":[\"0:4744\"]},{\"tk\":[839,48,839,51],\"els\":[\"0:4744\"]},{\"tk\":[839,52,839,53],\"els\":[\"0:4744\"]},{\"tk\":[839,54,839,55],\"els\":[\"0:4744\"]},{\"tk\":[839,55,839,61],\"els\":[\"0:4744\"]},{\"tk\":[839,61,839,62],\"els\":[\"0:4744\"]},{\"tk\":[839,63,839,64],\"els\":[\"0:4744\"]},{\"tk\":[839,65,839,69],\"els\":[\"0:4744\"]},{\"tk\":[839,69,839,70],\"els\":[\"0:4744\"]},{\"tk\":[847,5,847,14],\"els\":[\"0:4744\"]},{\"tk\":[847,14,847,15],\"els\":[\"0:4744\"]},{\"tk\":[847,15,847,21],\"els\":[\"0:4744\"]},{\"tk\":[847,21,847,22],\"els\":[\"0:4744\"]},{\"tk\":[847,22,847,25],\"els\":[\"0:4744\"]},{\"tk\":[847,26,847,27],\"els\":[\"0:4744\"]},{\"tk\":[847,28,847,29],\"els\":[\"0:4744\"]},{\"tk\":[847,29,847,38],\"els\":[\"0:4744\"]},{\"tk\":[847,38,847,39],\"els\":[\"0:4744\"]},{\"tk\":[847,39,847,45],\"els\":[\"0:4744\"]},{\"tk\":[847,45,847,46],\"els\":[\"0:4744\"]},{\"tk\":[847,46,847,49],\"els\":[\"0:4744\"]},{\"tk\":[847,50,847,51],\"els\":[\"0:4744\"]},{\"tk\":[847,52,847,53],\"els\":[\"0:4744\"]},{\"tk\":[847,53,847,58],\"els\":[\"0:4744\"]},{\"tk\":[847,58,847,59],\"els\":[\"0:4744\"]},{\"tk\":[847,60,847,61],\"els\":[\"0:4744\"]},{\"tk\":[847,62,847,67],\"els\":[\"0:4744\"]},{\"tk\":[847,67,847,68],\"els\":[\"0:4744\"]},{\"tk\":[848,5,848,14],\"els\":[\"0:4744\"]},{\"tk\":[848,14,848,15],\"els\":[\"0:4744\"]},{\"tk\":[848,15,848,24],\"els\":[\"0:4744\"]},{\"tk\":[848,25,848,26],\"els\":[\"0:4744\"]},{\"tk\":[848,27,848,29],\"els\":[\"0:4744\"]},{\"tk\":[848,29,848,30],\"els\":[\"0:4744\"]},{\"tk\":[849,5,849,14],\"els\":[\"0:4744\"]},{\"tk\":[849,14,849,15],\"els\":[\"0:4744\"]},{\"tk\":[849,15,849,24],\"els\":[\"0:4744\"]},{\"tk\":[849,25,849,26],\"els\":[\"0:4744\"]},{\"tk\":[849,27,849,29],\"els\":[\"0:4744\"]},{\"tk\":[849,29,849,30],\"els\":[\"0:4744\"]},{\"tk\":[854,5,854,14],\"els\":[\"0:4744\"]},{\"tk\":[854,14,854,15],\"els\":[\"0:4744\"]},{\"tk\":[854,15,854,23],\"els\":[\"0:4744\"]},{\"tk\":[854,23,854,24],\"els\":[\"0:4744\"]},{\"tk\":[854,24,854,27],\"els\":[\"0:4744\"]},{\"tk\":[854,28,854,29],\"els\":[\"0:4744\"]},{\"tk\":[854,30,854,31],\"els\":[\"0:4744\"]},{\"tk\":[854,31,854,40],\"els\":[\"0:4744\"]},{\"tk\":[854,40,854,41],\"els\":[\"0:4744\"]},{\"tk\":[854,41,854,49],\"els\":[\"0:4744\"]},{\"tk\":[854,49,854,50],\"els\":[\"0:4744\"]},{\"tk\":[854,50,854,53],\"els\":[\"0:4744\"]},{\"tk\":[854,54,854,55],\"els\":[\"0:4744\"]},{\"tk\":[854,56,854,57],\"els\":[\"0:4744\"]},{\"tk\":[854,57,854,61],\"els\":[\"0:4744\"]},{\"tk\":[854,61,854,62],\"els\":[\"0:4744\"]},{\"tk\":[854,63,854,64],\"els\":[\"0:4744\"]},{\"tk\":[854,65,854,69],\"els\":[\"0:4744\"]},{\"tk\":[854,69,854,70],\"els\":[\"0:4744\"]},{\"tk\":[860,5,860,14],\"els\":[\"0:4744\"]},{\"tk\":[860,14,860,15],\"els\":[\"0:4744\"]},{\"tk\":[860,15,860,21],\"els\":[\"0:4744\"]},{\"tk\":[860,21,860,22],\"els\":[\"0:4744\"]},{\"tk\":[860,22,860,25],\"els\":[\"0:4744\"]},{\"tk\":[860,26,860,27],\"els\":[\"0:4744\"]},{\"tk\":[860,28,860,29],\"els\":[\"0:4744\"]},{\"tk\":[860,29,860,38],\"els\":[\"0:4744\"]},{\"tk\":[860,38,860,39],\"els\":[\"0:4744\"]},{\"tk\":[860,39,860,45],\"els\":[\"0:4744\"]},{\"tk\":[860,45,860,46],\"els\":[\"0:4744\"]},{\"tk\":[860,46,860,49],\"els\":[\"0:4744\"]},{\"tk\":[860,50,860,51],\"els\":[\"0:4744\"]},{\"tk\":[860,52,860,53],\"els\":[\"0:4744\"]},{\"tk\":[860,53,860,58],\"els\":[\"0:4744\"]},{\"tk\":[860,58,860,59],\"els\":[\"0:4744\"]},{\"tk\":[860,60,860,61],\"els\":[\"0:4744\"]},{\"tk\":[860,62,860,67],\"els\":[\"0:4744\"]},{\"tk\":[860,67,860,68],\"els\":[\"0:4744\"]},{\"tk\":[861,5,861,9],\"els\":[\"0:4744\"]},{\"tk\":[861,9,861,10],\"els\":[\"0:4744\"]},{\"tk\":[862,3,862,4],\"els\":[\"0:4744\"]},{\"tk\":[865,3,865,5],\"els\":[\"0:3858\"]},{\"tk\":[865,6,865,7],\"els\":[\"0:3858\"]},{\"tk\":[865,7,865,21],\"els\":[\"0:3858\"]},{\"tk\":[865,22,865,24],\"els\":[\"0:3858\"]},{\"tk\":[865,25,865,27],\"els\":[\"0:3858\"]},{\"tk\":[865,27,865,28],\"els\":[\"0:3858\"]},{\"tk\":[865,29,865,30],\"els\":[\"0:3858\"]},{\"tk\":[866,5,866,12],\"els\":[\"0:3858\"]},{\"tk\":[866,12,866,13],\"els\":[\"0:3858\"]},{\"tk\":[866,13,866,14],\"els\":[\"0:3858\"]},{\"tk\":[866,14,866,15],\"els\":[\"0:3858\"]},{\"tk\":[867,5,867,19],\"els\":[\"0:3858\"]},{\"tk\":[867,20,867,21],\"els\":[\"0:3858\"]},{\"tk\":[867,22,867,24],\"els\":[\"0:3858\"]},{\"tk\":[867,24,867,25],\"els\":[\"0:3858\"]},{\"tk\":[868,3,868,4],\"els\":[\"0:3858\"]},{\"tk\":[870,3,870,18],\"els\":[\"0:3858\"]},{\"tk\":[870,19,870,20],\"els\":[\"0:3858\"]},{\"tk\":[870,20,870,21],\"els\":[\"0:3858\"]},{\"tk\":[870,21,870,22],\"els\":[\"0:3858\"]},{\"tk\":[873,3,873,5],\"els\":[\"0:3822\"]},{\"tk\":[873,6,873,7],\"els\":[\"0:3822\"]},{\"tk\":[873,7,873,21],\"els\":[\"0:3822\"]},{\"tk\":[873,22,873,24],\"els\":[\"0:3822\"]},{\"tk\":[873,25,873,27],\"els\":[\"0:3822\"]},{\"tk\":[873,27,873,28],\"els\":[\"0:3822\"]},{\"tk\":[873,29,873,30],\"els\":[\"0:3822\"]},{\"tk\":[874,5,874,12],\"els\":[\"0:3822\"]},{\"tk\":[874,12,874,13],\"els\":[\"0:3822\"]},{\"tk\":[874,13,874,14],\"els\":[\"0:3822\"]},{\"tk\":[874,14,874,15],\"els\":[\"0:3822\"]},{\"tk\":[875,5,875,19],\"els\":[\"0:3822\"]},{\"tk\":[875,20,875,21],\"els\":[\"0:3822\"]},{\"tk\":[875,22,875,24],\"els\":[\"0:3822\"]},{\"tk\":[875,24,875,25],\"els\":[\"0:3822\"]},{\"tk\":[876,3,876,4],\"els\":[\"0:3822\"]},{\"tk\":[878,3,878,18],\"els\":[\"0:3822\"]},{\"tk\":[878,19,878,20],\"els\":[\"0:3822\"]},{\"tk\":[878,20,878,21],\"els\":[\"0:3822\"]},{\"tk\":[878,21,878,22],\"els\":[\"0:3822\"]},{\"tk\":[881,3,881,19],\"els\":[\"0:3964\"]},{\"tk\":[881,19,881,20],\"els\":[\"0:3964\"]},{\"tk\":[881,20,881,21],\"els\":[\"0:3964\"]},{\"tk\":[881,21,881,29],\"els\":[\"0:3964\"]},{\"tk\":[881,29,881,30],\"els\":[\"0:3964\"]},{\"tk\":[881,30,881,41],\"els\":[\"0:3964\"]},{\"tk\":[881,41,881,42],\"els\":[\"0:3964\"]},{\"tk\":[881,42,881,43],\"els\":[\"0:3964\"]},{\"tk\":[881,43,881,51],\"els\":[\"0:3964\"]},{\"tk\":[881,51,881,52],\"els\":[\"0:3964\"]},{\"tk\":[881,52,881,54],\"els\":[\"0:3964\"]},{\"tk\":[881,54,881,55],\"els\":[\"0:3964\"]},{\"tk\":[881,56,881,57],\"els\":[\"0:3964\"]},{\"tk\":[881,57,881,65],\"els\":[\"0:3964\"]},{\"tk\":[881,65,881,66],\"els\":[\"0:3964\"]},{\"tk\":[881,66,881,67],\"els\":[\"0:3964\"]},{\"tk\":[881,67,881,68],\"els\":[\"0:3964\"]},{\"tk\":[881,69,881,70],\"els\":[\"0:3964\"]},{\"tk\":[881,70,881,78],\"els\":[\"0:3964\"]},{\"tk\":[881,78,881,79],\"els\":[\"0:3964\"]},{\"tk\":[881,79,881,80],\"els\":[\"0:3964\"]},{\"tk\":[881,80,881,81],\"els\":[\"0:3964\"]},{\"tk\":[882,20,882,21],\"els\":[\"0:3964\"]},{\"tk\":[882,21,882,29],\"els\":[\"0:3964\"]},{\"tk\":[882,29,882,30],\"els\":[\"0:3964\"]},{\"tk\":[882,30,882,31],\"els\":[\"0:3964\"]},{\"tk\":[882,31,882,32],\"els\":[\"0:3964\"]},{\"tk\":[882,33,882,34],\"els\":[\"0:3964\"]},{\"tk\":[882,34,882,42],\"els\":[\"0:3964\"]},{\"tk\":[882,42,882,43],\"els\":[\"0:3964\"]},{\"tk\":[882,43,882,44],\"els\":[\"0:3964\"]},{\"tk\":[882,44,882,45],\"els\":[\"0:3964\"]},{\"tk\":[882,46,882,47],\"els\":[\"0:3964\"]},{\"tk\":[882,47,882,55],\"els\":[\"0:3964\"]},{\"tk\":[882,55,882,56],\"els\":[\"0:3964\"]},{\"tk\":[882,56,882,60],\"els\":[\"0:3964\"]},{\"tk\":[882,60,882,61],\"els\":[\"0:3964\"]},{\"tk\":[882,62,882,63],\"els\":[\"0:3964\"]},{\"tk\":[882,63,882,71],\"els\":[\"0:3964\"]},{\"tk\":[882,71,882,72],\"els\":[\"0:3964\"]},{\"tk\":[882,72,882,77],\"els\":[\"0:3964\"]},{\"tk\":[882,77,882,78],\"els\":[\"0:3964\"]},{\"tk\":[883,20,883,21],\"els\":[\"0:3964\"]},{\"tk\":[883,21,883,29],\"els\":[\"0:3964\"]},{\"tk\":[883,29,883,30],\"els\":[\"0:3964\"]},{\"tk\":[883,30,883,31],\"els\":[\"0:3964\"]},{\"tk\":[883,31,883,32],\"els\":[\"0:3964\"]},{\"tk\":[883,32,883,33],\"els\":[\"0:3964\"]},{\"tk\":[883,33,883,41],\"els\":[\"0:3964\"]},{\"tk\":[883,41,883,42],\"els\":[\"0:3964\"]},{\"tk\":[883,42,883,43],\"els\":[\"0:3964\"]},{\"tk\":[883,43,883,44],\"els\":[\"0:3964\"]},{\"tk\":[883,44,883,45],\"els\":[\"0:3964\"]},{\"tk\":[888,3,888,9],\"els\":[\"0:3788\"]},{\"tk\":[888,9,888,10],\"els\":[\"0:3788\"]},{\"tk\":[889,3,889,15],\"els\":[\"0:3788\"]},{\"tk\":[889,15,889,16],\"els\":[\"0:3788\"]},{\"tk\":[889,16,889,23],\"els\":[\"0:3788\"]},{\"tk\":[889,23,889,24],\"els\":[\"0:3788\"]},{\"tk\":[889,24,889,27],\"els\":[\"0:3788\"]},{\"tk\":[889,28,889,30],\"els\":[\"0:3788\"]},{\"tk\":[889,31,889,42],\"els\":[\"0:3788\"]},{\"tk\":[889,42,889,43],\"els\":[\"0:3788\"]},{\"tk\":[890,3,890,15],\"els\":[\"0:3788\"]},{\"tk\":[890,15,890,16],\"els\":[\"0:3788\"]},{\"tk\":[890,16,890,22],\"els\":[\"0:3788\"]},{\"tk\":[890,22,890,23],\"els\":[\"0:3788\"]},{\"tk\":[890,23,890,26],\"els\":[\"0:3788\"]},{\"tk\":[890,27,890,29],\"els\":[\"0:3788\"]},{\"tk\":[890,30,890,38],\"els\":[\"0:3788\"]},{\"tk\":[890,38,890,39],\"els\":[\"0:3788\"]},{\"tk\":[891,3,891,7],\"els\":[\"0:3788\"]},{\"tk\":[891,7,891,8],\"els\":[\"0:3788\"]},{\"tk\":[894,45,894,46],\"els\":[\"0:3900\"]},{\"tk\":[894,46,894,47],\"els\":[\"0:3900\"]},{\"tk\":[894,49,894,50],\"els\":[\"0:3900\"]},{\"tk\":[895,5,895,20],\"els\":[\"0:3900\"]},{\"tk\":[895,21,895,52],\"els\":[\"0:3900\"]},{\"tk\":[898,45,898,46],\"els\":[\"0:4008\"]},{\"tk\":[898,46,898,47],\"els\":[\"0:4008\"]},{\"tk\":[898,49,898,50],\"els\":[\"0:4008\"]},{\"tk\":[899,5,899,20],\"els\":[\"0:4008\"]},{\"tk\":[899,21,899,52],\"els\":[\"0:4008\"]},{\"tk\":[902,47,902,48],\"els\":[\"0:4738\"]},{\"tk\":[903,5,903,20],\"els\":[\"0:4738\"]},{\"tk\":[903,21,903,52],\"els\":[\"0:4738\"]},{\"tk\":[906,3,906,22],\"els\":[\"0:4003:843\"]},{\"tk\":[906,23,906,40],\"els\":[\"0:4003:843\"]},{\"tk\":[906,41,906,42],\"els\":[\"0:4003:843\"]},{\"tk\":[907,5,907,20],\"els\":[\"0:4003:843\"]},{\"tk\":[907,21,907,52],\"els\":[\"0:4003:843\"]},{\"tk\":[908,3,908,22],\"els\":[\"0:4003:843\"]},{\"tk\":[908,23,908,48],\"els\":[\"0:4003:843\"]},{\"tk\":[908,49,908,50],\"els\":[\"0:4003:843\"]},{\"tk\":[908,51,908,52],\"els\":[\"0:4003:843\"]},{\"tk\":[911,3,911,22],\"els\":[\"0:3814:843\"]},{\"tk\":[911,23,911,42],\"els\":[\"0:3814:843\"]},{\"tk\":[911,43,911,44],\"els\":[\"0:3814:843\"]},{\"tk\":[912,5,912,20],\"els\":[\"0:3814:843\"]},{\"tk\":[912,21,912,52],\"els\":[\"0:3814:843\"]},{\"tk\":[913,3,913,22],\"els\":[\"0:3814:843\"]},{\"tk\":[913,23,913,50],\"els\":[\"0:3814:843\"]},{\"tk\":[913,51,913,52],\"els\":[\"0:3814:843\"]},{\"tk\":[913,53,913,54],\"els\":[\"0:3814:843\"]},{\"tk\":[916,3,916,22],\"els\":[\"0:3960\"]},{\"tk\":[916,23,916,35],\"els\":[\"0:3960\"]},{\"tk\":[916,36,916,37],\"els\":[\"0:3960\"]},{\"tk\":[916,38,916,53],\"els\":[\"0:3960\"]},{\"tk\":[916,54,916,76],\"els\":[\"0:3960\"]}]}}}","blocks":[{"RTWName":"<Root>/A","SIDString":"FW_control_DC:4743"},{"RTWName":"<Root>/Add","SIDString":"FW_control_DC:3799"},{"RTWName":"<Root>/Add1","SIDString":"FW_control_DC:4753"},{"RTWName":"<Root>/Add2","SIDString":"FW_control_DC:4745"},{"RTWName":"<Root>/Add4","SIDString":"FW_control_DC:3749"},{"RTWName":"<Root>/Add7","SIDString":"FW_control_DC:4005"},{"RTWName":"<Root>/Add8","SIDString":"FW_control_DC:4011"},{"RTWName":"<Root>/B","SIDString":"FW_control_DC:4744"},{"RTWName":"<S1>/u","SIDString":"FW_control_DC:3833:1"},{"RTWName":"<S1>/Compare","SIDString":"FW_control_DC:3833:2"},{"RTWName":"<S1>/Constant","SIDString":"FW_control_DC:3833:3"},{"RTWName":"<S1>/y","SIDString":"FW_control_DC:3833:4"},{"RTWName":"<Root>/Constant","SIDString":"FW_control_DC:4718"},{"RTWName":"<Root>/Constant1","SIDString":"FW_control_DC:3789"},{"RTWName":"<Root>/Constant2","SIDString":"FW_control_DC:4746"},{"RTWName":"<Root>/Constant3","SIDString":"FW_control_DC:3796"},{"RTWName":"<Root>/Constant4","SIDString":"FW_control_DC:4756"},{"RTWName":"<Root>/DRV8301 enable","SIDString":"FW_control_DC:3788"},{"RTWName":"<Root>/Data Type Conversion","SIDString":"FW_control_DC:3748"},{"RTWName":"<Root>/Data Type Conversion1","SIDString":"FW_control_DC:4747"},{"RTWName":"<Root>/Data Type Conversion10","SIDString":"FW_control_DC:4659"},{"RTWName":"<Root>/Data Type Conversion11","SIDString":"FW_control_DC:3856"},{"RTWName":"<Root>/Data Type Conversion12","SIDString":"FW_control_DC:3877"},{"RTWName":"<Root>/Data Type Conversion15","SIDString":"FW_control_DC:4660"},{"RTWName":"<Root>/Data Type Conversion19","SIDString":"FW_control_DC:4192"},{"RTWName":"<Root>/Data Type Conversion2","SIDString":"FW_control_DC:4748"},{"RTWName":"<Root>/Data Type Conversion7","SIDString":"FW_control_DC:3965"},{"RTWName":"<Root>/Data Type Conversion8","SIDString":"FW_control_DC:3823"},{"RTWName":"<Root>/Delay","SIDString":"FW_control_DC:3960"},{"RTWName":"<Root>/From1","SIDString":"FW_control_DC:3841"},{"RTWName":"<Root>/From3","SIDString":"FW_control_DC:4006"},{"RTWName":"<Root>/Gain1","SIDString":"FW_control_DC:4749"},{"RTWName":"<Root>/Gain11","SIDString":"FW_control_DC:4640"},{"RTWName":"<Root>/Gain12","SIDString":"FW_control_DC:4002"},{"RTWName":"<Root>/Gain2","SIDString":"FW_control_DC:3803"},{"RTWName":"<Root>/Gain3","SIDString":"FW_control_DC:3824"},{"RTWName":"<Root>/Gain4","SIDString":"FW_control_DC:3857"},{"RTWName":"<Root>/Gain5","SIDString":"FW_control_DC:4750"},{"RTWName":"<Root>/Gain6","SIDString":"FW_control_DC:3961"},{"RTWName":"<Root>/Gain8","SIDString":"FW_control_DC:3962"},{"RTWName":"<Root>/Goto1","SIDString":"FW_control_DC:3840"},{"RTWName":"<Root>/Goto2","SIDString":"FW_control_DC:4091"},{"RTWName":"<Root>/Goto3","SIDString":"FW_control_DC:4010"},{"RTWName":"<Root>/Goto6","SIDString":"FW_control_DC:4160"},{"RTWName":"<S2>/u","SIDString":"FW_control_DC:3814:606"},{"RTWName":"<S2>/Reset","SIDString":"FW_control_DC:3814:4042"},{"RTWName":"<S4>/preSat","SIDString":"FW_control_DC:3814:608"},{"RTWName":"<S4>/postSat","SIDString":"FW_control_DC:3814:609"},{"RTWName":"<S4>/P","SIDString":"FW_control_DC:3814:610"},{"RTWName":"<S4>/preInt","SIDString":"FW_control_DC:3814:611"},{"RTWName":"<S4>/Upper Limit","SIDString":"FW_control_DC:3814:3848"},{"RTWName":"<S4>/Lower Limit","SIDString":"FW_control_DC:3814:3849"},{"RTWName":"<S28>/preSat","SIDString":"FW_control_DC:3814:613"},{"RTWName":"<S28>/postSat","SIDString":"FW_control_DC:3814:614"},{"RTWName":"<S28>/preInt","SIDString":"FW_control_DC:3814:615"},{"RTWName":"<S28>/P","SIDString":"FW_control_DC:3814:3234"},{"RTWName":"<S28>/Kb","SIDString":"FW_control_DC:3814:616"},{"RTWName":"<S28>/Signal Specification2","SIDString":"FW_control_DC:3814:3237"},{"RTWName":"<S28>/SumI2","SIDString":"FW_control_DC:3814:617"},{"RTWName":"<S28>/SumI4","SIDString":"FW_control_DC:3814:618"},{"RTWName":"<S28>/Terminator2","SIDString":"FW_control_DC:3814:3241"},{"RTWName":"<S28>/Out1","SIDString":"FW_control_DC:3814:619"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:621"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:622"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:623"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3281"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3925"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3926"},{"RTWName":"<S4294967295>/AND1","SIDString":"FW_control_DC:3814:624"},{"RTWName":"<S4294967295>/AND2","SIDString":"FW_control_DC:3814:625"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:3814:626"},{"RTWName":"<S4294967295>/Constant","SIDString":"FW_control_DC:3814:627"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:3814:628"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"FW_control_DC:3814:629"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"FW_control_DC:3814:630"},{"RTWName":"<S4294967295>/DataTypeConv4","SIDString":"FW_control_DC:3814:632"},{"RTWName":"<S35>/preSat","SIDString":"FW_control_DC:3814:3928"},{"RTWName":"<S35>/Upper Limit","SIDString":"FW_control_DC:3814:3929"},{"RTWName":"<S35>/Lower Limit","SIDString":"FW_control_DC:3814:3930"},{"RTWName":"<S36>/preSat","SIDString":"FW_control_DC:3814:3933"},{"RTWName":"<S36>/DeadZone","SIDString":"FW_control_DC:3814:3934"},{"RTWName":"<S36>/DZ out","SIDString":"FW_control_DC:3814:3935"},{"RTWName":"<S37>/preSat","SIDString":"FW_control_DC:3814:3937"},{"RTWName":"<S37>/Upper Limit","SIDString":"FW_control_DC:3814:3938"},{"RTWName":"<S37>/Lower Limit","SIDString":"FW_control_DC:3814:3939"},{"RTWName":"<S37>/Dead Zone\nDynamic","SIDString":"FW_control_DC:3814:3940"},{"RTWName":"<S37>/DZ out","SIDString":"FW_control_DC:3814:3941"},{"RTWName":"<S35>/DZ out","SIDString":"FW_control_DC:3814:3942"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:3814:634"},{"RTWName":"<S4294967295>/Equal2","SIDString":"FW_control_DC:3814:635"},{"RTWName":"<S4294967295>/Memory","SIDString":"FW_control_DC:3814:636"},{"RTWName":"<S4294967295>/NOT1","SIDString":"FW_control_DC:3814:637"},{"RTWName":"<S4294967295>/NOT2","SIDString":"FW_control_DC:3814:638"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"FW_control_DC:3814:639"},{"RTWName":"<S4294967295>/OR1","SIDString":"FW_control_DC:3814:640"},{"RTWName":"<S4294967295>/SignP","SIDString":"FW_control_DC:3814:641"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"FW_control_DC:3814:642"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"FW_control_DC:3814:643"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:3814:644"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3288"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"FW_control_DC:3814:645"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:646"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:1399"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:1400"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3269"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3270"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3907"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3908"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:3814:1401"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:3814:1402"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"FW_control_DC:3814:1403"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"FW_control_DC:3814:1404"},{"RTWName":"<S38>/preSat","SIDString":"FW_control_DC:3814:3910"},{"RTWName":"<S38>/Upper Limit","SIDString":"FW_control_DC:3814:3911"},{"RTWName":"<S38>/Lower Limit","SIDString":"FW_control_DC:3814:3912"},{"RTWName":"<S39>/preSat","SIDString":"FW_control_DC:3814:3915"},{"RTWName":"<S39>/DeadZone","SIDString":"FW_control_DC:3814:3916"},{"RTWName":"<S39>/DZ out","SIDString":"FW_control_DC:3814:3917"},{"RTWName":"<S40>/preSat","SIDString":"FW_control_DC:3814:3919"},{"RTWName":"<S40>/Upper Limit","SIDString":"FW_control_DC:3814:3920"},{"RTWName":"<S40>/Lower Limit","SIDString":"FW_control_DC:3814:3921"},{"RTWName":"<S40>/Dead Zone\nDynamic","SIDString":"FW_control_DC:3814:3922"},{"RTWName":"<S40>/DZ out","SIDString":"FW_control_DC:3814:3923"},{"RTWName":"<S38>/DZ out","SIDString":"FW_control_DC:3814:3924"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:3814:1406"},{"RTWName":"<S4294967295>/Memory","SIDString":"FW_control_DC:3814:1415"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"FW_control_DC:3814:1408"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"FW_control_DC:3814:1410"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"FW_control_DC:3814:1411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3273"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:3814:1412"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3276"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3277"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"FW_control_DC:3814:1413"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:1414"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:3219"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:3220"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3221"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3222"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3225"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3226"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3227"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3228"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3230"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:1373"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:1374"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:1375"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3257"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3899"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3900"},{"RTWName":"<S4294967295>/AND1","SIDString":"FW_control_DC:3814:1376"},{"RTWName":"<S4294967295>/AND2","SIDString":"FW_control_DC:3814:1377"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:3814:1378"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"FW_control_DC:3814:4033"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:3814:1380"},{"RTWName":"<S4294967295>/Constant4","SIDString":"FW_control_DC:3814:3954"},{"RTWName":"<S4294967295>/Constant5","SIDString":"FW_control_DC:3814:3955"},{"RTWName":"<S4294967295>/Constant6","SIDString":"FW_control_DC:3814:3957"},{"RTWName":"<S4294967295>/Constant7","SIDString":"FW_control_DC:3814:3958"},{"RTWName":"<S41>/preSat","SIDString":"FW_control_DC:3814:3884"},{"RTWName":"<S41>/Upper Limit","SIDString":"FW_control_DC:3814:3885"},{"RTWName":"<S41>/Lower Limit","SIDString":"FW_control_DC:3814:3886"},{"RTWName":"<S42>/preSat","SIDString":"FW_control_DC:3814:3889"},{"RTWName":"<S42>/DeadZone","SIDString":"FW_control_DC:3814:3890"},{"RTWName":"<S42>/DZ out","SIDString":"FW_control_DC:3814:3891"},{"RTWName":"<S43>/preSat","SIDString":"FW_control_DC:3814:3893"},{"RTWName":"<S43>/Upper Limit","SIDString":"FW_control_DC:3814:3894"},{"RTWName":"<S43>/Lower Limit","SIDString":"FW_control_DC:3814:3895"},{"RTWName":"<S43>/Dead Zone\nDynamic","SIDString":"FW_control_DC:3814:3896"},{"RTWName":"<S43>/DZ out","SIDString":"FW_control_DC:3814:3897"},{"RTWName":"<S41>/DZ out","SIDString":"FW_control_DC:3814:3898"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:3814:1385"},{"RTWName":"<S4294967295>/NOT1","SIDString":"FW_control_DC:3814:1387"},{"RTWName":"<S4294967295>/NOT2","SIDString":"FW_control_DC:3814:1388"},{"RTWName":"<S4294967295>/OR1","SIDString":"FW_control_DC:3814:1390"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"FW_control_DC:3814:4034"},{"RTWName":"<S4294967295>/Relational\nOperator1","SIDString":"FW_control_DC:3814:4036"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:3814:1394"},{"RTWName":"<S4294967295>/Switch2","SIDString":"FW_control_DC:3814:3956"},{"RTWName":"<S4294967295>/Switch3","SIDString":"FW_control_DC:3814:3959"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3264"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"FW_control_DC:3814:4035"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"FW_control_DC:3814:4038"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:1396"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:648"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:650"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3245"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3246"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3865"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3866"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:3814:653"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"FW_control_DC:3814:4030"},{"RTWName":"<S4294967295>/Constant","SIDString":"FW_control_DC:3814:3944"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:3814:655"},{"RTWName":"<S4294967295>/Constant2","SIDString":"FW_control_DC:3814:3945"},{"RTWName":"<S4294967295>/Constant3","SIDString":"FW_control_DC:3814:3947"},{"RTWName":"<S4294967295>/Constant4","SIDString":"FW_control_DC:3814:3948"},{"RTWName":"<S44>/preSat","SIDString":"FW_control_DC:3814:3851"},{"RTWName":"<S44>/Upper Limit","SIDString":"FW_control_DC:3814:3860"},{"RTWName":"<S44>/Lower Limit","SIDString":"FW_control_DC:3814:3861"},{"RTWName":"<S45>/preSat","SIDString":"FW_control_DC:3814:3853"},{"RTWName":"<S45>/DeadZone","SIDString":"FW_control_DC:3814:660"},{"RTWName":"<S45>/DZ out","SIDString":"FW_control_DC:3814:3854"},{"RTWName":"<S46>/preSat","SIDString":"FW_control_DC:3814:3856"},{"RTWName":"<S46>/Upper Limit","SIDString":"FW_control_DC:3814:3862"},{"RTWName":"<S46>/Lower Limit","SIDString":"FW_control_DC:3814:3863"},{"RTWName":"<S46>/Dead Zone\nDynamic","SIDString":"FW_control_DC:3814:3864"},{"RTWName":"<S46>/DZ out","SIDString":"FW_control_DC:3814:3857"},{"RTWName":"<S44>/DZ out","SIDString":"FW_control_DC:3814:3858"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:3814:661"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"FW_control_DC:3814:4031"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3249"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:3814:670"},{"RTWName":"<S4294967295>/Switch1","SIDString":"FW_control_DC:3814:3943"},{"RTWName":"<S4294967295>/Switch2","SIDString":"FW_control_DC:3814:3949"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3252"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3253"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"FW_control_DC:3814:4032"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"FW_control_DC:3814:4037"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:672"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:3814:674"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:3814:3216"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:3814:3217"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3218"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3214"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3211"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3213"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3215"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:675"},{"RTWName":"<S4>/Out1","SIDString":"FW_control_DC:3814:676"},{"RTWName":"<S5>/err","SIDString":"FW_control_DC:3814:678"},{"RTWName":"<S5>/D Gain","SIDString":"FW_control_DC:3814:679"},{"RTWName":"<S29>/D Gain","SIDString":"FW_control_DC:3814:3185"},{"RTWName":"<S29>/Signal Specification","SIDString":"FW_control_DC:3814:3186"},{"RTWName":"<S29>/Terminator","SIDString":"FW_control_DC:3814:3187"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:3814:682"},{"RTWName":"<S4294967295>/D Gain","SIDString":"FW_control_DC:3814:683"},{"RTWName":"<S4294967295>/DProd Out","SIDString":"FW_control_DC:3814:684"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:685"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:3814:687"},{"RTWName":"<S4294967295>/D Gain","SIDString":"FW_control_DC:3814:3188"},{"RTWName":"<S4294967295>/Derivative Gain","SIDString":"FW_control_DC:3814:688"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3189"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3190"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:689"},{"RTWName":"<S5>/Out1","SIDString":"FW_control_DC:3814:690"},{"RTWName":"<S6>/Reset","SIDString":"FW_control_DC:3814:693"},{"RTWName":"<S6>/U","SIDString":"FW_control_DC:3814:694"},{"RTWName":"<S6>/N","SIDString":"FW_control_DC:3814:695"},{"RTWName":"<S6>/D0in","SIDString":"FW_control_DC:3814:696"},{"RTWName":"<S6>/Nout","SIDString":"FW_control_DC:3814:697"},{"RTWName":"<S6>/Ts","SIDString":"FW_control_DC:3814:3669"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:699"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:3814:700"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:701"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:3814:702"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:3814:3334"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3689"},{"RTWName":"<S4294967295>/Filter","SIDString":"FW_control_DC:3814:703"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3335"},{"RTWName":"<S4294967295>/SumD","SIDString":"FW_control_DC:3814:704"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2723"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3474"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3336"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3690"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:3814:705"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:707"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:708"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:3814:709"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:3814:3328"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:3814:3331"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3688"},{"RTWName":"<S4294967295>/DTDup","SIDString":"FW_control_DC:3814:710"},{"RTWName":"<S4294967295>/Diff","SIDString":"FW_control_DC:3814:711"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3332"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2722"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3333"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3330"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3480"},{"RTWName":"<S56>/U","SIDString":"FW_control_DC:3814:3671"},{"RTWName":"<S56>/Ts","SIDString":"FW_control_DC:3814:3672"},{"RTWName":"<S57>/U","SIDString":"FW_control_DC:3814:3674"},{"RTWName":"<S57>/Ts","SIDString":"FW_control_DC:3814:3675"},{"RTWName":"<S57>/Udiff*Ts Prod Out","SIDString":"FW_control_DC:3814:3676"},{"RTWName":"<S57>/Out1","SIDString":"FW_control_DC:3814:3677"},{"RTWName":"<S58>/U","SIDString":"FW_control_DC:3814:3679"},{"RTWName":"<S58>/Ts","SIDString":"FW_control_DC:3814:3680"},{"RTWName":"<S58>/Terminator","SIDString":"FW_control_DC:3814:3681"},{"RTWName":"<S58>/Tsamp","SIDString":"FW_control_DC:3814:3682"},{"RTWName":"<S58>/Out1","SIDString":"FW_control_DC:3814:3683"},{"RTWName":"<S56>/Out1","SIDString":"FW_control_DC:3814:3684"},{"RTWName":"<S4294967295>/UD","SIDString":"FW_control_DC:3814:713"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:3814:714"},{"RTWName":"<S30>/Reset","SIDString":"FW_control_DC:3814:3315"},{"RTWName":"<S30>/U","SIDString":"FW_control_DC:3814:3316"},{"RTWName":"<S30>/N","SIDString":"FW_control_DC:3814:3317"},{"RTWName":"<S30>/D0in","SIDString":"FW_control_DC:3814:3318"},{"RTWName":"<S30>/Nout","SIDString":"FW_control_DC:3814:3319"},{"RTWName":"<S30>/Ts","SIDString":"FW_control_DC:3814:3686"},{"RTWName":"<S30>/Signal Specification1","SIDString":"FW_control_DC:3814:3320"},{"RTWName":"<S30>/Signal Specification2","SIDString":"FW_control_DC:3814:3432"},{"RTWName":"<S30>/Signal Specification3","SIDString":"FW_control_DC:3814:3313"},{"RTWName":"<S30>/Signal Specification4","SIDString":"FW_control_DC:3814:3324"},{"RTWName":"<S30>/Terminator1","SIDString":"FW_control_DC:3814:3321"},{"RTWName":"<S30>/Terminator2","SIDString":"FW_control_DC:3814:3323"},{"RTWName":"<S30>/Terminator3","SIDString":"FW_control_DC:3814:3314"},{"RTWName":"<S30>/Terminator4","SIDString":"FW_control_DC:3814:3325"},{"RTWName":"<S30>/Terminator5","SIDString":"FW_control_DC:3814:3327"},{"RTWName":"<S30>/Terminator6","SIDString":"FW_control_DC:3814:3687"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:717"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:3814:718"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:719"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:3814:720"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:3814:3340"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3693"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"FW_control_DC:3814:722"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"FW_control_DC:3814:721"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"FW_control_DC:3814:723"},{"RTWName":"<S4294967295>/Mux","SIDString":"FW_control_DC:3814:724"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"FW_control_DC:3814:725"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"FW_control_DC:3814:726"},{"RTWName":"<S4294967295>/SumDen","SIDString":"FW_control_DC:3814:727"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2725"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3482"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3342"},{"RTWName":"<S59>/N","SIDString":"FW_control_DC:3814:3695"},{"RTWName":"<S59>/Ts","SIDString":"FW_control_DC:3814:3696"},{"RTWName":"<S60>/N","SIDString":"FW_control_DC:3814:3698"},{"RTWName":"<S60>/Ts","SIDString":"FW_control_DC:3814:3699"},{"RTWName":"<S60>/N*Ts Prod Out","SIDString":"FW_control_DC:3814:3700"},{"RTWName":"<S60>/Out1","SIDString":"FW_control_DC:3814:3701"},{"RTWName":"<S61>/N","SIDString":"FW_control_DC:3814:3703"},{"RTWName":"<S61>/Ts","SIDString":"FW_control_DC:3814:3704"},{"RTWName":"<S61>/Terminator","SIDString":"FW_control_DC:3814:3705"},{"RTWName":"<S61>/Tsamp","SIDString":"FW_control_DC:3814:3706"},{"RTWName":"<S61>/Out1","SIDString":"FW_control_DC:3814:3707"},{"RTWName":"<S59>/Out1","SIDString":"FW_control_DC:3814:3708"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"FW_control_DC:3814:729"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:3814:730"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:733"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:3814:734"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:735"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:3814:736"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:3814:3337"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3691"},{"RTWName":"<S4294967295>/Filter","SIDString":"FW_control_DC:3814:737"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3338"},{"RTWName":"<S4294967295>/SumD","SIDString":"FW_control_DC:3814:738"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2724"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3481"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3339"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3692"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:3814:739"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:741"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:3814:742"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:743"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:3814:744"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:3814:3343"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3724"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"FW_control_DC:3814:746"},{"RTWName":"<S4294967295>/Divide","SIDString":"FW_control_DC:3814:747"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"FW_control_DC:3814:745"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"FW_control_DC:3814:748"},{"RTWName":"<S4294967295>/Mux","SIDString":"FW_control_DC:3814:749"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"FW_control_DC:3814:750"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"FW_control_DC:3814:751"},{"RTWName":"<S4294967295>/SumDen","SIDString":"FW_control_DC:3814:752"},{"RTWName":"<S4294967295>/SumNum","SIDString":"FW_control_DC:3814:753"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2726"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3483"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3345"},{"RTWName":"<S62>/N","SIDString":"FW_control_DC:3814:3710"},{"RTWName":"<S62>/Ts","SIDString":"FW_control_DC:3814:3711"},{"RTWName":"<S63>/N","SIDString":"FW_control_DC:3814:3713"},{"RTWName":"<S63>/Ts","SIDString":"FW_control_DC:3814:3714"},{"RTWName":"<S63>/Gain","SIDString":"FW_control_DC:3814:3778"},{"RTWName":"<S63>/N*Ts Prod Out","SIDString":"FW_control_DC:3814:3715"},{"RTWName":"<S63>/Out1","SIDString":"FW_control_DC:3814:3716"},{"RTWName":"<S64>/N","SIDString":"FW_control_DC:3814:3718"},{"RTWName":"<S64>/Ts","SIDString":"FW_control_DC:3814:3719"},{"RTWName":"<S64>/Terminator","SIDString":"FW_control_DC:3814:3720"},{"RTWName":"<S64>/Tsamp","SIDString":"FW_control_DC:3814:3721"},{"RTWName":"<S64>/Out1","SIDString":"FW_control_DC:3814:3722"},{"RTWName":"<S62>/Out1","SIDString":"FW_control_DC:3814:3723"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:3814:755"},{"RTWName":"<S6>/Y","SIDString":"FW_control_DC:3814:757"},{"RTWName":"<S7>/D0","SIDString":"FW_control_DC:3814:759"},{"RTWName":"<S31>/D0","SIDString":"FW_control_DC:3814:3197"},{"RTWName":"<S31>/Ground","SIDString":"FW_control_DC:3814:3396"},{"RTWName":"<S31>/Signal Specification","SIDString":"FW_control_DC:3814:3198"},{"RTWName":"<S31>/Signal Specification1","SIDString":"FW_control_DC:3814:3397"},{"RTWName":"<S31>/Terminator","SIDString":"FW_control_DC:3814:3199"},{"RTWName":"<S31>/Out1","SIDString":"FW_control_DC:3814:3398"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:3814:762"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:763"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:3814:3203"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3402"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3204"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3403"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3205"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3404"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:3814:3200"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3399"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3201"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3400"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3202"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3401"},{"RTWName":"<S7>/Out1","SIDString":"FW_control_DC:3814:770"},{"RTWName":"<S2>/Ground_D","SIDString":"FW_control_DC:3814:4006"},{"RTWName":"<S2>/Ground_D0","SIDString":"FW_control_DC:3814:3767"},{"RTWName":"<S2>/Ground_I","SIDString":"FW_control_DC:3814:4005"},{"RTWName":"<S2>/Ground_I0","SIDString":"FW_control_DC:3814:3766"},{"RTWName":"<S2>/Ground_LowerLimit","SIDString":"FW_control_DC:3814:3881"},{"RTWName":"<S2>/Ground_N","SIDString":"FW_control_DC:3814:4007"},{"RTWName":"<S2>/Ground_P","SIDString":"FW_control_DC:3814:4004"},{"RTWName":"<S2>/Ground_TR","SIDString":"FW_control_DC:3814:2278"},{"RTWName":"<S2>/Ground_UpperLimit","SIDString":"FW_control_DC:3814:3880"},{"RTWName":"<S2>/Ground_extTs","SIDString":"FW_control_DC:3814:4013"},{"RTWName":"<S8>/err","SIDString":"FW_control_DC:3814:781"},{"RTWName":"<S8>/I Gain","SIDString":"FW_control_DC:3814:782"},{"RTWName":"<S4294967295>/I Gain","SIDString":"FW_control_DC:3814:3170"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3171"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3172"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:3814:785"},{"RTWName":"<S4294967295>/I Gain","SIDString":"FW_control_DC:3814:786"},{"RTWName":"<S4294967295>/IProd Out","SIDString":"FW_control_DC:3814:787"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:788"},{"RTWName":"<S32>/err","SIDString":"FW_control_DC:3814:790"},{"RTWName":"<S32>/I Gain","SIDString":"FW_control_DC:3814:3173"},{"RTWName":"<S32>/Integral Gain","SIDString":"FW_control_DC:3814:791"},{"RTWName":"<S32>/Signal Specification","SIDString":"FW_control_DC:3814:3174"},{"RTWName":"<S32>/Terminator","SIDString":"FW_control_DC:3814:3175"},{"RTWName":"<S32>/Out1","SIDString":"FW_control_DC:3814:792"},{"RTWName":"<S8>/Out1","SIDString":"FW_control_DC:3814:793"},{"RTWName":"<S9>/In1","SIDString":"FW_control_DC:3814:796"},{"RTWName":"<S9>/P Gain","SIDString":"FW_control_DC:3814:797"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:799"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:800"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:3814:801"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:802"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:804"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3368"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"FW_control_DC:3814:805"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3369"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3370"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:806"},{"RTWName":"<S33>/In1","SIDString":"FW_control_DC:3814:808"},{"RTWName":"<S33>/P Gain","SIDString":"FW_control_DC:3814:3365"},{"RTWName":"<S33>/Terminator1","SIDString":"FW_control_DC:3814:3367"},{"RTWName":"<S33>/Out1","SIDString":"FW_control_DC:3814:809"},{"RTWName":"<S9>/Out1","SIDString":"FW_control_DC:3814:810"},{"RTWName":"<S10>/In1","SIDString":"FW_control_DC:3814:812"},{"RTWName":"<S10>/P Gain","SIDString":"FW_control_DC:3814:813"},{"RTWName":"<S34>/In1","SIDString":"FW_control_DC:3814:3420"},{"RTWName":"<S34>/P Gain","SIDString":"FW_control_DC:3814:3421"},{"RTWName":"<S34>/Signal Specification1","SIDString":"FW_control_DC:3814:3464"},{"RTWName":"<S34>/Terminator1","SIDString":"FW_control_DC:3814:3422"},{"RTWName":"<S34>/Terminator2","SIDString":"FW_control_DC:3814:3424"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:815"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:816"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:3814:817"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:818"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:820"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3362"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"FW_control_DC:3814:821"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3363"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3364"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:822"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:824"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3359"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3361"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:825"},{"RTWName":"<S10>/Out1","SIDString":"FW_control_DC:3814:826"},{"RTWName":"<S11>/U","SIDString":"FW_control_DC:3814:828"},{"RTWName":"<S11>/I0in","SIDString":"FW_control_DC:3814:829"},{"RTWName":"<S11>/Reset","SIDString":"FW_control_DC:3814:830"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:832"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:833"},{"RTWName":"<S4294967295>/I0in","SIDString":"FW_control_DC:3814:834"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3433"},{"RTWName":"<S4294967295>/Integrator","SIDString":"FW_control_DC:3814:835"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3434"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:2708"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3473"},{"RTWName":"<S4294967295>/state","SIDString":"FW_control_DC:3814:3435"},{"RTWName":"<S4294967295>/out","SIDString":"FW_control_DC:3814:836"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:3412"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:3406"},{"RTWName":"<S4294967295>/I0in","SIDString":"FW_control_DC:3814:3405"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3491"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3413"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:3814:3490"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"FW_control_DC:3814:3408"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3409"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:3814:3410"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3414"},{"RTWName":"<S4294967295>/out","SIDString":"FW_control_DC:3814:3492"},{"RTWName":"<S35>/U","SIDString":"FW_control_DC:3814:839"},{"RTWName":"<S35>/Reset","SIDString":"FW_control_DC:3814:840"},{"RTWName":"<S35>/I0in","SIDString":"FW_control_DC:3814:841"},{"RTWName":"<S35>/Ground_Integrator","SIDString":"FW_control_DC:3814:2704"},{"RTWName":"<S35>/Integrator","SIDString":"FW_control_DC:3814:843"},{"RTWName":"<S35>/Signal Specification1","SIDString":"FW_control_DC:3814:3472"},{"RTWName":"<S35>/Terminator","SIDString":"FW_control_DC:3814:844"},{"RTWName":"<S35>/Terminator1","SIDString":"FW_control_DC:3814:2709"},{"RTWName":"<S35>/Terminator2","SIDString":"FW_control_DC:3814:3479"},{"RTWName":"<S35>/out","SIDString":"FW_control_DC:3814:845"},{"RTWName":"<S35>/state","SIDString":"FW_control_DC:3814:846"},{"RTWName":"<S11>/state","SIDString":"FW_control_DC:3814:847"},{"RTWName":"<S11>/out","SIDString":"FW_control_DC:3814:848"},{"RTWName":"<S12>/I0","SIDString":"FW_control_DC:3814:850"},{"RTWName":"<S4294967295>/I0","SIDString":"FW_control_DC:3814:3176"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3386"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3177"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3385"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3178"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3384"},{"RTWName":"<S4294967295>/I0","SIDString":"FW_control_DC:3814:853"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:854"},{"RTWName":"<S36>/I0","SIDString":"FW_control_DC:3814:3179"},{"RTWName":"<S36>/Ground","SIDString":"FW_control_DC:3814:3387"},{"RTWName":"<S36>/Signal Specification","SIDString":"FW_control_DC:3814:3180"},{"RTWName":"<S36>/Signal Specification1","SIDString":"FW_control_DC:3814:3388"},{"RTWName":"<S36>/Terminator","SIDString":"FW_control_DC:3814:3181"},{"RTWName":"<S36>/Out1","SIDString":"FW_control_DC:3814:3389"},{"RTWName":"<S12>/Out1","SIDString":"FW_control_DC:3814:858"},{"RTWName":"<S13>/N Gain","SIDString":"FW_control_DC:3814:861"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:3485"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3487"},{"RTWName":"<S37>/N Gain","SIDString":"FW_control_DC:3814:3191"},{"RTWName":"<S37>/Signal Specification1","SIDString":"FW_control_DC:3814:3416"},{"RTWName":"<S37>/Terminator","SIDString":"FW_control_DC:3814:3193"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:865"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:866"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:3194"},{"RTWName":"<S4294967295>/N Copy","SIDString":"FW_control_DC:3814:868"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3195"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3196"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:869"},{"RTWName":"<S13>/Out1","SIDString":"FW_control_DC:3814:870"},{"RTWName":"<S14>/U","SIDString":"FW_control_DC:3814:872"},{"RTWName":"<S14>/N Gain","SIDString":"FW_control_DC:3814:873"},{"RTWName":"<S38>/U","SIDString":"FW_control_DC:3814:3349"},{"RTWName":"<S38>/N Gain","SIDString":"FW_control_DC:3814:3350"},{"RTWName":"<S38>/Signal Specification1","SIDString":"FW_control_DC:3814:3351"},{"RTWName":"<S38>/Signal Specification2","SIDString":"FW_control_DC:3814:3347"},{"RTWName":"<S38>/Terminator1","SIDString":"FW_control_DC:3814:3352"},{"RTWName":"<S38>/Terminator2","SIDString":"FW_control_DC:3814:3348"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:876"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:877"},{"RTWName":"<S4294967295>/NProd Out","SIDString":"FW_control_DC:3814:878"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:879"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:881"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:3356"},{"RTWName":"<S4294967295>/Filter Coefficient","SIDString":"FW_control_DC:3814:882"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3357"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3358"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:883"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:885"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:3814:3353"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3355"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:886"},{"RTWName":"<S14>/Out1","SIDString":"FW_control_DC:3814:887"},{"RTWName":"<S15>/P Gain","SIDString":"FW_control_DC:3814:889"},{"RTWName":"<S39>/P Gain","SIDString":"FW_control_DC:3814:3291"},{"RTWName":"<S39>/Terminator3","SIDString":"FW_control_DC:3814:3302"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:892"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:893"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3303"},{"RTWName":"<S4294967295>/P Copy","SIDString":"FW_control_DC:3814:895"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:3814:3305"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:896"},{"RTWName":"<S15>/Out1","SIDString":"FW_control_DC:3814:900"},{"RTWName":"<S16>/err","SIDString":"FW_control_DC:3814:903"},{"RTWName":"<S16>/P Gain","SIDString":"FW_control_DC:3814:904"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3161"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3162"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3163"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:3814:907"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:908"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:3814:909"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:910"},{"RTWName":"<S40>/err","SIDString":"FW_control_DC:3814:912"},{"RTWName":"<S40>/P Gain","SIDString":"FW_control_DC:3814:3167"},{"RTWName":"<S40>/Proportional Gain","SIDString":"FW_control_DC:3814:913"},{"RTWName":"<S40>/Signal Specification","SIDString":"FW_control_DC:3814:3168"},{"RTWName":"<S40>/Terminator","SIDString":"FW_control_DC:3814:3169"},{"RTWName":"<S40>/Out1","SIDString":"FW_control_DC:3814:914"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:3814:916"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:3814:3164"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3166"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:917"},{"RTWName":"<S16>/Out1","SIDString":"FW_control_DC:3814:918"},{"RTWName":"<S17>/Reset","SIDString":"FW_control_DC:3814:1418"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:3814:3182"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:3814:3393"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3183"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3394"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3184"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3395"},{"RTWName":"<S41>/Reset","SIDString":"FW_control_DC:3814:1421"},{"RTWName":"<S41>/Out1","SIDString":"FW_control_DC:3814:1422"},{"RTWName":"<S17>/Out1","SIDString":"FW_control_DC:3814:1426"},{"RTWName":"<S18>/In1","SIDString":"FW_control_DC:3814:920"},{"RTWName":"<S18>/Upper Limit","SIDString":"FW_control_DC:3814:3794"},{"RTWName":"<S18>/Lower Limit","SIDString":"FW_control_DC:3814:3795"},{"RTWName":"<S42>/In1","SIDString":"FW_control_DC:3814:922"},{"RTWName":"<S42>/Upper Limit","SIDString":"FW_control_DC:3814:3802"},{"RTWName":"<S42>/Lower Limit","SIDString":"FW_control_DC:3814:3803"},{"RTWName":"<S42>/Saturation","SIDString":"FW_control_DC:3814:923"},{"RTWName":"<S42>/Signal Specification","SIDString":"FW_control_DC:3814:3804"},{"RTWName":"<S42>/Signal Specification1","SIDString":"FW_control_DC:3814:3805"},{"RTWName":"<S42>/Terminator","SIDString":"FW_control_DC:3814:3806"},{"RTWName":"<S42>/Terminator1","SIDString":"FW_control_DC:3814:3807"},{"RTWName":"<S42>/Out1","SIDString":"FW_control_DC:3814:924"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:3780"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3783"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3784"},{"RTWName":"<S105>/up","SIDString":"FW_control_DC:3814:3846:1"},{"RTWName":"<S105>/u","SIDString":"FW_control_DC:3814:3846:2"},{"RTWName":"<S105>/lo","SIDString":"FW_control_DC:3814:3846:3"},{"RTWName":"<S105>/Data Type\nDuplicate","SIDString":"FW_control_DC:3814:3846:4"},{"RTWName":"<S105>/Data Type\nPropagation","SIDString":"FW_control_DC:3814:3846:5"},{"RTWName":"<S105>/LowerRelop1","SIDString":"FW_control_DC:3814:3846:6"},{"RTWName":"<S105>/Switch","SIDString":"FW_control_DC:3814:3846:7"},{"RTWName":"<S105>/Switch2","SIDString":"FW_control_DC:3814:3846:8"},{"RTWName":"<S105>/UpperRelop","SIDString":"FW_control_DC:3814:3846:9"},{"RTWName":"<S105>/y","SIDString":"FW_control_DC:3814:3846:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3782"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:926"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3798"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3799"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3796"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:3814:3800"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3797"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3801"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:927"},{"RTWName":"<S18>/Out1","SIDString":"FW_control_DC:3814:928"},{"RTWName":"<S19>/In1","SIDString":"FW_control_DC:3814:930"},{"RTWName":"<S19>/Upper Limit","SIDString":"FW_control_DC:3814:3808"},{"RTWName":"<S19>/Lower Limit","SIDString":"FW_control_DC:3814:3809"},{"RTWName":"<S43>/In1","SIDString":"FW_control_DC:3814:3428"},{"RTWName":"<S43>/Signal Specification1","SIDString":"FW_control_DC:3814:3430"},{"RTWName":"<S43>/Terminator1","SIDString":"FW_control_DC:3814:3431"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:932"},{"RTWName":"<S4294967295>/Saturation","SIDString":"FW_control_DC:3814:933"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:934"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:3787"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:3814:3788"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:3814:3789"},{"RTWName":"<S110>/up","SIDString":"FW_control_DC:3814:3847:1"},{"RTWName":"<S110>/u","SIDString":"FW_control_DC:3814:3847:2"},{"RTWName":"<S110>/lo","SIDString":"FW_control_DC:3814:3847:3"},{"RTWName":"<S110>/Data Type\nDuplicate","SIDString":"FW_control_DC:3814:3847:4"},{"RTWName":"<S110>/Data Type\nPropagation","SIDString":"FW_control_DC:3814:3847:5"},{"RTWName":"<S110>/LowerRelop1","SIDString":"FW_control_DC:3814:3847:6"},{"RTWName":"<S110>/Switch","SIDString":"FW_control_DC:3814:3847:7"},{"RTWName":"<S110>/Switch2","SIDString":"FW_control_DC:3814:3847:8"},{"RTWName":"<S110>/UpperRelop","SIDString":"FW_control_DC:3814:3847:9"},{"RTWName":"<S110>/y","SIDString":"FW_control_DC:3814:3847:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3791"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:3814:936"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:937"},{"RTWName":"<S19>/Out1","SIDString":"FW_control_DC:3814:938"},{"RTWName":"<S20>/P","SIDString":"FW_control_DC:3814:3494"},{"RTWName":"<S20>/I","SIDString":"FW_control_DC:3814:3503"},{"RTWName":"<S20>/D","SIDString":"FW_control_DC:3814:3504"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:4039"},{"RTWName":"<S4294967295>/I","SIDString":"FW_control_DC:3814:3499"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:4040"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:4041"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3500"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3496"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3497"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3519"},{"RTWName":"<S4294967295>/D","SIDString":"FW_control_DC:3814:3521"},{"RTWName":"<S4294967295>/Sum","SIDString":"FW_control_DC:3814:3522"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3511"},{"RTWName":"<S44>/P","SIDString":"FW_control_DC:3814:3515"},{"RTWName":"<S44>/I","SIDString":"FW_control_DC:3814:3516"},{"RTWName":"<S44>/Sum","SIDString":"FW_control_DC:3814:3518"},{"RTWName":"<S44>/Out1","SIDString":"FW_control_DC:3814:3508"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:3814:3523"},{"RTWName":"<S4294967295>/I","SIDString":"FW_control_DC:3814:3524"},{"RTWName":"<S4294967295>/D","SIDString":"FW_control_DC:3814:3525"},{"RTWName":"<S4294967295>/Sum","SIDString":"FW_control_DC:3814:3526"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3514"},{"RTWName":"<S20>/Out1","SIDString":"FW_control_DC:3814:3501"},{"RTWName":"<S21>/fromP","SIDString":"FW_control_DC:3814:3443"},{"RTWName":"<S21>/fromState","SIDString":"FW_control_DC:3814:3455"},{"RTWName":"<S21>/fromD","SIDString":"FW_control_DC:3814:3456"},{"RTWName":"<S45>/fromP","SIDString":"FW_control_DC:3814:3461"},{"RTWName":"<S45>/fromState","SIDString":"FW_control_DC:3814:3462"},{"RTWName":"<S45>/fromD","SIDString":"FW_control_DC:3814:3463"},{"RTWName":"<S45>/Signal Specification1","SIDString":"FW_control_DC:3814:3488"},{"RTWName":"<S45>/Terminator1","SIDString":"FW_control_DC:3814:3468"},{"RTWName":"<S45>/Terminator2","SIDString":"FW_control_DC:3814:3469"},{"RTWName":"<S45>/Terminator3","SIDString":"FW_control_DC:3814:3470"},{"RTWName":"<S4294967295>/fromP","SIDString":"FW_control_DC:3814:3457"},{"RTWName":"<S4294967295>/fromState","SIDString":"FW_control_DC:3814:3458"},{"RTWName":"<S4294967295>/fromD","SIDString":"FW_control_DC:3814:3459"},{"RTWName":"<S4294967295>/Sum Fdbk","SIDString":"FW_control_DC:3814:3471"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3454"},{"RTWName":"<S4294967295>/fromState","SIDString":"FW_control_DC:3814:3460"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3449"},{"RTWName":"<S21>/Out1","SIDString":"FW_control_DC:3814:3450"},{"RTWName":"<S22>/uout","SIDString":"FW_control_DC:3814:943"},{"RTWName":"<S22>/TR","SIDString":"FW_control_DC:3814:944"},{"RTWName":"<S46>/uout","SIDString":"FW_control_DC:3814:3306"},{"RTWName":"<S46>/TR","SIDString":"FW_control_DC:3814:3309"},{"RTWName":"<S46>/Signal Specification1","SIDString":"FW_control_DC:3814:3310"},{"RTWName":"<S46>/Terminator1","SIDString":"FW_control_DC:3814:3311"},{"RTWName":"<S46>/Terminator3","SIDString":"FW_control_DC:3814:3308"},{"RTWName":"<S4294967295>/uout","SIDString":"FW_control_DC:3814:947"},{"RTWName":"<S4294967295>/TR","SIDString":"FW_control_DC:3814:948"},{"RTWName":"<S4294967295>/Kt","SIDString":"FW_control_DC:3814:949"},{"RTWName":"<S4294967295>/SumI3","SIDString":"FW_control_DC:3814:950"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:951"},{"RTWName":"<S22>/Out1","SIDString":"FW_control_DC:3814:952"},{"RTWName":"<S23>/fromIgain","SIDString":"FW_control_DC:3814:3132"},{"RTWName":"<S23>/fromTR","SIDString":"FW_control_DC:3814:3141"},{"RTWName":"<S47>/fromIgain","SIDString":"FW_control_DC:3814:3134"},{"RTWName":"<S47>/fromTR","SIDString":"FW_control_DC:3814:3206"},{"RTWName":"<S47>/Signal Specification","SIDString":"FW_control_DC:3814:3207"},{"RTWName":"<S47>/Terminator","SIDString":"FW_control_DC:3814:3208"},{"RTWName":"<S47>/Out1","SIDString":"FW_control_DC:3814:3135"},{"RTWName":"<S4294967295>/fromIgain","SIDString":"FW_control_DC:3814:3137"},{"RTWName":"<S4294967295>/fromTR","SIDString":"FW_control_DC:3814:3142"},{"RTWName":"<S4294967295>/SumI1","SIDString":"FW_control_DC:3814:941"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3138"},{"RTWName":"<S23>/Out1","SIDString":"FW_control_DC:3814:3139"},{"RTWName":"<S24>/U","SIDString":"FW_control_DC:3814:3589"},{"RTWName":"<S24>/Ts","SIDString":"FW_control_DC:3814:3590"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:3592"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3593"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3594"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3595"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:3597"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3598"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:3814:3599"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:3814:3600"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3601"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:3603"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3604"},{"RTWName":"<S4294967295>/Uintegral*Ts Prod Out","SIDString":"FW_control_DC:3814:3605"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3606"},{"RTWName":"<S48>/U","SIDString":"FW_control_DC:3814:3664"},{"RTWName":"<S48>/Ts","SIDString":"FW_control_DC:3814:3665"},{"RTWName":"<S48>/Signal Specification","SIDString":"FW_control_DC:3814:3668"},{"RTWName":"<S48>/Terminator","SIDString":"FW_control_DC:3814:3666"},{"RTWName":"<S48>/Out1","SIDString":"FW_control_DC:3814:3667"},{"RTWName":"<S24>/Out1","SIDString":"FW_control_DC:3814:3607"},{"RTWName":"<S25>/U","SIDString":"FW_control_DC:3814:3625"},{"RTWName":"<S25>/Ts","SIDString":"FW_control_DC:3814:3626"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:3814:3628"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:3814:3629"},{"RTWName":"<S4294967295>/Ungain*Ts Prod Out","SIDString":"FW_control_DC:3814:3630"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:3631"},{"RTWName":"<S49>/U","SIDString":"FW_control_DC:3814:3633"},{"RTWName":"<S49>/Ts","SIDString":"FW_control_DC:3814:3634"},{"RTWName":"<S49>/Terminator","SIDString":"FW_control_DC:3814:3635"},{"RTWName":"<S49>/Out1","SIDString":"FW_control_DC:3814:3637"},{"RTWName":"<S25>/Out1","SIDString":"FW_control_DC:3814:3638"},{"RTWName":"<S26>/feedback","SIDString":"FW_control_DC:3814:954"},{"RTWName":"<S26>/forward","SIDString":"FW_control_DC:3814:955"},{"RTWName":"<S4294967295>/feedback","SIDString":"FW_control_DC:3814:957"},{"RTWName":"<S4294967295>/forward","SIDString":"FW_control_DC:3814:3380"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3382"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:958"},{"RTWName":"<S50>/feedback","SIDString":"FW_control_DC:3814:3377"},{"RTWName":"<S50>/forward","SIDString":"FW_control_DC:3814:960"},{"RTWName":"<S50>/Signal Specification1","SIDString":"FW_control_DC:3814:3438"},{"RTWName":"<S50>/Terminator1","SIDString":"FW_control_DC:3814:3379"},{"RTWName":"<S50>/Out1","SIDString":"FW_control_DC:3814:961"},{"RTWName":"<S26>/Out1","SIDString":"FW_control_DC:3814:962"},{"RTWName":"<S27>/feedback","SIDString":"FW_control_DC:3814:964"},{"RTWName":"<S27>/forward","SIDString":"FW_control_DC:3814:965"},{"RTWName":"<S4294967295>/feedback","SIDString":"FW_control_DC:3814:967"},{"RTWName":"<S4294967295>/forward","SIDString":"FW_control_DC:3814:3371"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:3814:3373"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:3814:968"},{"RTWName":"<S51>/feedback","SIDString":"FW_control_DC:3814:3374"},{"RTWName":"<S51>/forward","SIDString":"FW_control_DC:3814:970"},{"RTWName":"<S51>/Signal Specification1","SIDString":"FW_control_DC:3814:3437"},{"RTWName":"<S51>/Terminator1","SIDString":"FW_control_DC:3814:3376"},{"RTWName":"<S51>/Out1","SIDString":"FW_control_DC:3814:971"},{"RTWName":"<S27>/Out1","SIDString":"FW_control_DC:3814:972"},{"RTWName":"<S2>/y","SIDString":"FW_control_DC:3814:973"},{"RTWName":"<S3>/u","SIDString":"FW_control_DC:4003:606"},{"RTWName":"<S3>/Reset","SIDString":"FW_control_DC:4003:4042"},{"RTWName":"<S52>/preSat","SIDString":"FW_control_DC:4003:608"},{"RTWName":"<S52>/postSat","SIDString":"FW_control_DC:4003:609"},{"RTWName":"<S52>/P","SIDString":"FW_control_DC:4003:610"},{"RTWName":"<S52>/preInt","SIDString":"FW_control_DC:4003:611"},{"RTWName":"<S52>/Upper Limit","SIDString":"FW_control_DC:4003:3848"},{"RTWName":"<S52>/Lower Limit","SIDString":"FW_control_DC:4003:3849"},{"RTWName":"<S76>/preSat","SIDString":"FW_control_DC:4003:613"},{"RTWName":"<S76>/postSat","SIDString":"FW_control_DC:4003:614"},{"RTWName":"<S76>/preInt","SIDString":"FW_control_DC:4003:615"},{"RTWName":"<S76>/P","SIDString":"FW_control_DC:4003:3234"},{"RTWName":"<S76>/Kb","SIDString":"FW_control_DC:4003:616"},{"RTWName":"<S76>/Signal Specification2","SIDString":"FW_control_DC:4003:3237"},{"RTWName":"<S76>/SumI2","SIDString":"FW_control_DC:4003:617"},{"RTWName":"<S76>/SumI4","SIDString":"FW_control_DC:4003:618"},{"RTWName":"<S76>/Terminator2","SIDString":"FW_control_DC:4003:3241"},{"RTWName":"<S76>/Out1","SIDString":"FW_control_DC:4003:619"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:621"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:622"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:623"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3281"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3925"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3926"},{"RTWName":"<S4294967295>/AND1","SIDString":"FW_control_DC:4003:624"},{"RTWName":"<S4294967295>/AND2","SIDString":"FW_control_DC:4003:625"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:4003:626"},{"RTWName":"<S4294967295>/Constant","SIDString":"FW_control_DC:4003:627"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:4003:628"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"FW_control_DC:4003:629"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"FW_control_DC:4003:630"},{"RTWName":"<S4294967295>/DataTypeConv4","SIDString":"FW_control_DC:4003:632"},{"RTWName":"<S164>/preSat","SIDString":"FW_control_DC:4003:3928"},{"RTWName":"<S164>/Upper Limit","SIDString":"FW_control_DC:4003:3929"},{"RTWName":"<S164>/Lower Limit","SIDString":"FW_control_DC:4003:3930"},{"RTWName":"<S165>/preSat","SIDString":"FW_control_DC:4003:3933"},{"RTWName":"<S165>/DeadZone","SIDString":"FW_control_DC:4003:3934"},{"RTWName":"<S165>/DZ out","SIDString":"FW_control_DC:4003:3935"},{"RTWName":"<S166>/preSat","SIDString":"FW_control_DC:4003:3937"},{"RTWName":"<S166>/Upper Limit","SIDString":"FW_control_DC:4003:3938"},{"RTWName":"<S166>/Lower Limit","SIDString":"FW_control_DC:4003:3939"},{"RTWName":"<S166>/Dead Zone\nDynamic","SIDString":"FW_control_DC:4003:3940"},{"RTWName":"<S166>/DZ out","SIDString":"FW_control_DC:4003:3941"},{"RTWName":"<S164>/DZ out","SIDString":"FW_control_DC:4003:3942"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:4003:634"},{"RTWName":"<S4294967295>/Equal2","SIDString":"FW_control_DC:4003:635"},{"RTWName":"<S4294967295>/Memory","SIDString":"FW_control_DC:4003:636"},{"RTWName":"<S4294967295>/NOT1","SIDString":"FW_control_DC:4003:637"},{"RTWName":"<S4294967295>/NOT2","SIDString":"FW_control_DC:4003:638"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"FW_control_DC:4003:639"},{"RTWName":"<S4294967295>/OR1","SIDString":"FW_control_DC:4003:640"},{"RTWName":"<S4294967295>/SignP","SIDString":"FW_control_DC:4003:641"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"FW_control_DC:4003:642"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"FW_control_DC:4003:643"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:4003:644"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3288"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"FW_control_DC:4003:645"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:646"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:1399"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:1400"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3269"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3270"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3907"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3908"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:4003:1401"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:4003:1402"},{"RTWName":"<S4294967295>/DataTypeConv1","SIDString":"FW_control_DC:4003:1403"},{"RTWName":"<S4294967295>/DataTypeConv2","SIDString":"FW_control_DC:4003:1404"},{"RTWName":"<S167>/preSat","SIDString":"FW_control_DC:4003:3910"},{"RTWName":"<S167>/Upper Limit","SIDString":"FW_control_DC:4003:3911"},{"RTWName":"<S167>/Lower Limit","SIDString":"FW_control_DC:4003:3912"},{"RTWName":"<S168>/preSat","SIDString":"FW_control_DC:4003:3915"},{"RTWName":"<S168>/DeadZone","SIDString":"FW_control_DC:4003:3916"},{"RTWName":"<S168>/DZ out","SIDString":"FW_control_DC:4003:3917"},{"RTWName":"<S169>/preSat","SIDString":"FW_control_DC:4003:3919"},{"RTWName":"<S169>/Upper Limit","SIDString":"FW_control_DC:4003:3920"},{"RTWName":"<S169>/Lower Limit","SIDString":"FW_control_DC:4003:3921"},{"RTWName":"<S169>/Dead Zone\nDynamic","SIDString":"FW_control_DC:4003:3922"},{"RTWName":"<S169>/DZ out","SIDString":"FW_control_DC:4003:3923"},{"RTWName":"<S167>/DZ out","SIDString":"FW_control_DC:4003:3924"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:4003:1406"},{"RTWName":"<S4294967295>/Memory","SIDString":"FW_control_DC:4003:1415"},{"RTWName":"<S4294967295>/NotEqual","SIDString":"FW_control_DC:4003:1408"},{"RTWName":"<S4294967295>/SignPreIntegrator","SIDString":"FW_control_DC:4003:1410"},{"RTWName":"<S4294967295>/SignPreSat","SIDString":"FW_control_DC:4003:1411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3273"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:4003:1412"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3276"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3277"},{"RTWName":"<S4294967295>/ZeroGain","SIDString":"FW_control_DC:4003:1413"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:1414"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:3219"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:3220"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3221"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3222"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3411"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3225"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3226"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3227"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3228"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3230"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:1373"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:1374"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:1375"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3257"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3899"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3900"},{"RTWName":"<S4294967295>/AND1","SIDString":"FW_control_DC:4003:1376"},{"RTWName":"<S4294967295>/AND2","SIDString":"FW_control_DC:4003:1377"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:4003:1378"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"FW_control_DC:4003:4033"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:4003:1380"},{"RTWName":"<S4294967295>/Constant4","SIDString":"FW_control_DC:4003:3954"},{"RTWName":"<S4294967295>/Constant5","SIDString":"FW_control_DC:4003:3955"},{"RTWName":"<S4294967295>/Constant6","SIDString":"FW_control_DC:4003:3957"},{"RTWName":"<S4294967295>/Constant7","SIDString":"FW_control_DC:4003:3958"},{"RTWName":"<S170>/preSat","SIDString":"FW_control_DC:4003:3884"},{"RTWName":"<S170>/Upper Limit","SIDString":"FW_control_DC:4003:3885"},{"RTWName":"<S170>/Lower Limit","SIDString":"FW_control_DC:4003:3886"},{"RTWName":"<S171>/preSat","SIDString":"FW_control_DC:4003:3889"},{"RTWName":"<S171>/DeadZone","SIDString":"FW_control_DC:4003:3890"},{"RTWName":"<S171>/DZ out","SIDString":"FW_control_DC:4003:3891"},{"RTWName":"<S172>/preSat","SIDString":"FW_control_DC:4003:3893"},{"RTWName":"<S172>/Upper Limit","SIDString":"FW_control_DC:4003:3894"},{"RTWName":"<S172>/Lower Limit","SIDString":"FW_control_DC:4003:3895"},{"RTWName":"<S172>/Dead Zone\nDynamic","SIDString":"FW_control_DC:4003:3896"},{"RTWName":"<S172>/DZ out","SIDString":"FW_control_DC:4003:3897"},{"RTWName":"<S170>/DZ out","SIDString":"FW_control_DC:4003:3898"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:4003:1385"},{"RTWName":"<S4294967295>/NOT1","SIDString":"FW_control_DC:4003:1387"},{"RTWName":"<S4294967295>/NOT2","SIDString":"FW_control_DC:4003:1388"},{"RTWName":"<S4294967295>/OR1","SIDString":"FW_control_DC:4003:1390"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"FW_control_DC:4003:4034"},{"RTWName":"<S4294967295>/Relational\nOperator1","SIDString":"FW_control_DC:4003:4036"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:4003:1394"},{"RTWName":"<S4294967295>/Switch2","SIDString":"FW_control_DC:4003:3956"},{"RTWName":"<S4294967295>/Switch3","SIDString":"FW_control_DC:4003:3959"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3264"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"FW_control_DC:4003:4035"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"FW_control_DC:4003:4038"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:1396"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:648"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:650"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3245"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3246"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3865"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3866"},{"RTWName":"<S4294967295>/AND3","SIDString":"FW_control_DC:4003:653"},{"RTWName":"<S4294967295>/Clamping_zero","SIDString":"FW_control_DC:4003:4030"},{"RTWName":"<S4294967295>/Constant","SIDString":"FW_control_DC:4003:3944"},{"RTWName":"<S4294967295>/Constant1","SIDString":"FW_control_DC:4003:655"},{"RTWName":"<S4294967295>/Constant2","SIDString":"FW_control_DC:4003:3945"},{"RTWName":"<S4294967295>/Constant3","SIDString":"FW_control_DC:4003:3947"},{"RTWName":"<S4294967295>/Constant4","SIDString":"FW_control_DC:4003:3948"},{"RTWName":"<S173>/preSat","SIDString":"FW_control_DC:4003:3851"},{"RTWName":"<S173>/Upper Limit","SIDString":"FW_control_DC:4003:3860"},{"RTWName":"<S173>/Lower Limit","SIDString":"FW_control_DC:4003:3861"},{"RTWName":"<S174>/preSat","SIDString":"FW_control_DC:4003:3853"},{"RTWName":"<S174>/DeadZone","SIDString":"FW_control_DC:4003:660"},{"RTWName":"<S174>/DZ out","SIDString":"FW_control_DC:4003:3854"},{"RTWName":"<S175>/preSat","SIDString":"FW_control_DC:4003:3856"},{"RTWName":"<S175>/Upper Limit","SIDString":"FW_control_DC:4003:3862"},{"RTWName":"<S175>/Lower Limit","SIDString":"FW_control_DC:4003:3863"},{"RTWName":"<S175>/Dead Zone\nDynamic","SIDString":"FW_control_DC:4003:3864"},{"RTWName":"<S175>/DZ out","SIDString":"FW_control_DC:4003:3857"},{"RTWName":"<S173>/DZ out","SIDString":"FW_control_DC:4003:3858"},{"RTWName":"<S4294967295>/Equal1","SIDString":"FW_control_DC:4003:661"},{"RTWName":"<S4294967295>/Relational\nOperator","SIDString":"FW_control_DC:4003:4031"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3249"},{"RTWName":"<S4294967295>/Switch","SIDString":"FW_control_DC:4003:670"},{"RTWName":"<S4294967295>/Switch1","SIDString":"FW_control_DC:4003:3943"},{"RTWName":"<S4294967295>/Switch2","SIDString":"FW_control_DC:4003:3949"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3252"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3253"},{"RTWName":"<S4294967295>/fix for DT propagation issue","SIDString":"FW_control_DC:4003:4032"},{"RTWName":"<S4294967295>/fix for DT propagation issue1","SIDString":"FW_control_DC:4003:4037"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:672"},{"RTWName":"<S4294967295>/preInt","SIDString":"FW_control_DC:4003:674"},{"RTWName":"<S4294967295>/preSat","SIDString":"FW_control_DC:4003:3216"},{"RTWName":"<S4294967295>/postSat","SIDString":"FW_control_DC:4003:3217"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3218"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3214"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3211"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3213"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3215"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:675"},{"RTWName":"<S52>/Out1","SIDString":"FW_control_DC:4003:676"},{"RTWName":"<S53>/err","SIDString":"FW_control_DC:4003:678"},{"RTWName":"<S53>/D Gain","SIDString":"FW_control_DC:4003:679"},{"RTWName":"<S77>/D Gain","SIDString":"FW_control_DC:4003:3185"},{"RTWName":"<S77>/Signal Specification","SIDString":"FW_control_DC:4003:3186"},{"RTWName":"<S77>/Terminator","SIDString":"FW_control_DC:4003:3187"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:4003:682"},{"RTWName":"<S4294967295>/D Gain","SIDString":"FW_control_DC:4003:683"},{"RTWName":"<S4294967295>/DProd Out","SIDString":"FW_control_DC:4003:684"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:685"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:4003:687"},{"RTWName":"<S4294967295>/D Gain","SIDString":"FW_control_DC:4003:3188"},{"RTWName":"<S4294967295>/Derivative Gain","SIDString":"FW_control_DC:4003:688"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3189"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3190"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:689"},{"RTWName":"<S53>/Out1","SIDString":"FW_control_DC:4003:690"},{"RTWName":"<S54>/Reset","SIDString":"FW_control_DC:4003:693"},{"RTWName":"<S54>/U","SIDString":"FW_control_DC:4003:694"},{"RTWName":"<S54>/N","SIDString":"FW_control_DC:4003:695"},{"RTWName":"<S54>/D0in","SIDString":"FW_control_DC:4003:696"},{"RTWName":"<S54>/Nout","SIDString":"FW_control_DC:4003:697"},{"RTWName":"<S54>/Ts","SIDString":"FW_control_DC:4003:3669"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:699"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:4003:700"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:701"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:4003:702"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:4003:3334"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3689"},{"RTWName":"<S4294967295>/Filter","SIDString":"FW_control_DC:4003:703"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3335"},{"RTWName":"<S4294967295>/SumD","SIDString":"FW_control_DC:4003:704"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2723"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3474"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3336"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3690"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:4003:705"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:707"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:708"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:4003:709"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:4003:3328"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:4003:3331"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3688"},{"RTWName":"<S4294967295>/DTDup","SIDString":"FW_control_DC:4003:710"},{"RTWName":"<S4294967295>/Diff","SIDString":"FW_control_DC:4003:711"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3332"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2722"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3333"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3330"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3480"},{"RTWName":"<S185>/U","SIDString":"FW_control_DC:4003:3671"},{"RTWName":"<S185>/Ts","SIDString":"FW_control_DC:4003:3672"},{"RTWName":"<S186>/U","SIDString":"FW_control_DC:4003:3674"},{"RTWName":"<S186>/Ts","SIDString":"FW_control_DC:4003:3675"},{"RTWName":"<S186>/Udiff*Ts Prod Out","SIDString":"FW_control_DC:4003:3676"},{"RTWName":"<S186>/Out1","SIDString":"FW_control_DC:4003:3677"},{"RTWName":"<S187>/U","SIDString":"FW_control_DC:4003:3679"},{"RTWName":"<S187>/Ts","SIDString":"FW_control_DC:4003:3680"},{"RTWName":"<S187>/Terminator","SIDString":"FW_control_DC:4003:3681"},{"RTWName":"<S187>/Tsamp","SIDString":"FW_control_DC:4003:3682"},{"RTWName":"<S187>/Out1","SIDString":"FW_control_DC:4003:3683"},{"RTWName":"<S185>/Out1","SIDString":"FW_control_DC:4003:3684"},{"RTWName":"<S4294967295>/UD","SIDString":"FW_control_DC:4003:713"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:4003:714"},{"RTWName":"<S78>/Reset","SIDString":"FW_control_DC:4003:3315"},{"RTWName":"<S78>/U","SIDString":"FW_control_DC:4003:3316"},{"RTWName":"<S78>/N","SIDString":"FW_control_DC:4003:3317"},{"RTWName":"<S78>/D0in","SIDString":"FW_control_DC:4003:3318"},{"RTWName":"<S78>/Nout","SIDString":"FW_control_DC:4003:3319"},{"RTWName":"<S78>/Ts","SIDString":"FW_control_DC:4003:3686"},{"RTWName":"<S78>/Signal Specification1","SIDString":"FW_control_DC:4003:3320"},{"RTWName":"<S78>/Signal Specification2","SIDString":"FW_control_DC:4003:3432"},{"RTWName":"<S78>/Signal Specification3","SIDString":"FW_control_DC:4003:3313"},{"RTWName":"<S78>/Signal Specification4","SIDString":"FW_control_DC:4003:3324"},{"RTWName":"<S78>/Terminator1","SIDString":"FW_control_DC:4003:3321"},{"RTWName":"<S78>/Terminator2","SIDString":"FW_control_DC:4003:3323"},{"RTWName":"<S78>/Terminator3","SIDString":"FW_control_DC:4003:3314"},{"RTWName":"<S78>/Terminator4","SIDString":"FW_control_DC:4003:3325"},{"RTWName":"<S78>/Terminator5","SIDString":"FW_control_DC:4003:3327"},{"RTWName":"<S78>/Terminator6","SIDString":"FW_control_DC:4003:3687"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:717"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:4003:718"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:719"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:4003:720"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:4003:3340"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3693"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"FW_control_DC:4003:722"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"FW_control_DC:4003:721"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"FW_control_DC:4003:723"},{"RTWName":"<S4294967295>/Mux","SIDString":"FW_control_DC:4003:724"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"FW_control_DC:4003:725"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"FW_control_DC:4003:726"},{"RTWName":"<S4294967295>/SumDen","SIDString":"FW_control_DC:4003:727"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2725"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3482"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3342"},{"RTWName":"<S188>/N","SIDString":"FW_control_DC:4003:3695"},{"RTWName":"<S188>/Ts","SIDString":"FW_control_DC:4003:3696"},{"RTWName":"<S189>/N","SIDString":"FW_control_DC:4003:3698"},{"RTWName":"<S189>/Ts","SIDString":"FW_control_DC:4003:3699"},{"RTWName":"<S189>/N*Ts Prod Out","SIDString":"FW_control_DC:4003:3700"},{"RTWName":"<S189>/Out1","SIDString":"FW_control_DC:4003:3701"},{"RTWName":"<S190>/N","SIDString":"FW_control_DC:4003:3703"},{"RTWName":"<S190>/Ts","SIDString":"FW_control_DC:4003:3704"},{"RTWName":"<S190>/Terminator","SIDString":"FW_control_DC:4003:3705"},{"RTWName":"<S190>/Tsamp","SIDString":"FW_control_DC:4003:3706"},{"RTWName":"<S190>/Out1","SIDString":"FW_control_DC:4003:3707"},{"RTWName":"<S188>/Out1","SIDString":"FW_control_DC:4003:3708"},{"RTWName":"<S4294967295>/Unary Minus","SIDString":"FW_control_DC:4003:729"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:4003:730"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:733"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:4003:734"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:735"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:4003:736"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:4003:3337"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3691"},{"RTWName":"<S4294967295>/Filter","SIDString":"FW_control_DC:4003:737"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3338"},{"RTWName":"<S4294967295>/SumD","SIDString":"FW_control_DC:4003:738"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2724"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3481"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3339"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3692"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:4003:739"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:741"},{"RTWName":"<S4294967295>/N","SIDString":"FW_control_DC:4003:742"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:743"},{"RTWName":"<S4294967295>/D0in","SIDString":"FW_control_DC:4003:744"},{"RTWName":"<S4294967295>/Nout","SIDString":"FW_control_DC:4003:3343"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3724"},{"RTWName":"<S4294967295>/DenCoefOut","SIDString":"FW_control_DC:4003:746"},{"RTWName":"<S4294967295>/Divide","SIDString":"FW_control_DC:4003:747"},{"RTWName":"<S4294967295>/Filter Den Constant","SIDString":"FW_control_DC:4003:745"},{"RTWName":"<S4294967295>/Filter Differentiator TF","SIDString":"FW_control_DC:4003:748"},{"RTWName":"<S4294967295>/Mux","SIDString":"FW_control_DC:4003:749"},{"RTWName":"<S4294967295>/Passthrough for tuning","SIDString":"FW_control_DC:4003:750"},{"RTWName":"<S4294967295>/Reciprocal","SIDString":"FW_control_DC:4003:751"},{"RTWName":"<S4294967295>/SumDen","SIDString":"FW_control_DC:4003:752"},{"RTWName":"<S4294967295>/SumNum","SIDString":"FW_control_DC:4003:753"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2726"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3483"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3345"},{"RTWName":"<S191>/N","SIDString":"FW_control_DC:4003:3710"},{"RTWName":"<S191>/Ts","SIDString":"FW_control_DC:4003:3711"},{"RTWName":"<S192>/N","SIDString":"FW_control_DC:4003:3713"},{"RTWName":"<S192>/Ts","SIDString":"FW_control_DC:4003:3714"},{"RTWName":"<S192>/Gain","SIDString":"FW_control_DC:4003:3778"},{"RTWName":"<S192>/N*Ts Prod Out","SIDString":"FW_control_DC:4003:3715"},{"RTWName":"<S192>/Out1","SIDString":"FW_control_DC:4003:3716"},{"RTWName":"<S193>/N","SIDString":"FW_control_DC:4003:3718"},{"RTWName":"<S193>/Ts","SIDString":"FW_control_DC:4003:3719"},{"RTWName":"<S193>/Terminator","SIDString":"FW_control_DC:4003:3720"},{"RTWName":"<S193>/Tsamp","SIDString":"FW_control_DC:4003:3721"},{"RTWName":"<S193>/Out1","SIDString":"FW_control_DC:4003:3722"},{"RTWName":"<S191>/Out1","SIDString":"FW_control_DC:4003:3723"},{"RTWName":"<S4294967295>/Y","SIDString":"FW_control_DC:4003:755"},{"RTWName":"<S54>/Y","SIDString":"FW_control_DC:4003:757"},{"RTWName":"<S55>/D0","SIDString":"FW_control_DC:4003:759"},{"RTWName":"<S79>/D0","SIDString":"FW_control_DC:4003:3197"},{"RTWName":"<S79>/Ground","SIDString":"FW_control_DC:4003:3396"},{"RTWName":"<S79>/Signal Specification","SIDString":"FW_control_DC:4003:3198"},{"RTWName":"<S79>/Signal Specification1","SIDString":"FW_control_DC:4003:3397"},{"RTWName":"<S79>/Terminator","SIDString":"FW_control_DC:4003:3199"},{"RTWName":"<S79>/Out1","SIDString":"FW_control_DC:4003:3398"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:4003:762"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:763"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:4003:3203"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3402"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3204"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3403"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3205"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3404"},{"RTWName":"<S4294967295>/D0","SIDString":"FW_control_DC:4003:3200"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3399"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3201"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3400"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3202"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3401"},{"RTWName":"<S55>/Out1","SIDString":"FW_control_DC:4003:770"},{"RTWName":"<S3>/Ground_D","SIDString":"FW_control_DC:4003:4006"},{"RTWName":"<S3>/Ground_D0","SIDString":"FW_control_DC:4003:3767"},{"RTWName":"<S3>/Ground_I","SIDString":"FW_control_DC:4003:4005"},{"RTWName":"<S3>/Ground_I0","SIDString":"FW_control_DC:4003:3766"},{"RTWName":"<S3>/Ground_LowerLimit","SIDString":"FW_control_DC:4003:3881"},{"RTWName":"<S3>/Ground_N","SIDString":"FW_control_DC:4003:4007"},{"RTWName":"<S3>/Ground_P","SIDString":"FW_control_DC:4003:4004"},{"RTWName":"<S3>/Ground_TR","SIDString":"FW_control_DC:4003:2278"},{"RTWName":"<S3>/Ground_UpperLimit","SIDString":"FW_control_DC:4003:3880"},{"RTWName":"<S3>/Ground_extTs","SIDString":"FW_control_DC:4003:4013"},{"RTWName":"<S56>/err","SIDString":"FW_control_DC:4003:781"},{"RTWName":"<S56>/I Gain","SIDString":"FW_control_DC:4003:782"},{"RTWName":"<S4294967295>/I Gain","SIDString":"FW_control_DC:4003:3170"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3171"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3172"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:4003:785"},{"RTWName":"<S4294967295>/I Gain","SIDString":"FW_control_DC:4003:786"},{"RTWName":"<S4294967295>/IProd Out","SIDString":"FW_control_DC:4003:787"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:788"},{"RTWName":"<S80>/err","SIDString":"FW_control_DC:4003:790"},{"RTWName":"<S80>/I Gain","SIDString":"FW_control_DC:4003:3173"},{"RTWName":"<S80>/Integral Gain","SIDString":"FW_control_DC:4003:791"},{"RTWName":"<S80>/Signal Specification","SIDString":"FW_control_DC:4003:3174"},{"RTWName":"<S80>/Terminator","SIDString":"FW_control_DC:4003:3175"},{"RTWName":"<S80>/Out1","SIDString":"FW_control_DC:4003:792"},{"RTWName":"<S56>/Out1","SIDString":"FW_control_DC:4003:793"},{"RTWName":"<S57>/In1","SIDString":"FW_control_DC:4003:796"},{"RTWName":"<S57>/P Gain","SIDString":"FW_control_DC:4003:797"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:799"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:800"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:4003:801"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:802"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:804"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3368"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"FW_control_DC:4003:805"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3369"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3370"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:806"},{"RTWName":"<S81>/In1","SIDString":"FW_control_DC:4003:808"},{"RTWName":"<S81>/P Gain","SIDString":"FW_control_DC:4003:3365"},{"RTWName":"<S81>/Terminator1","SIDString":"FW_control_DC:4003:3367"},{"RTWName":"<S81>/Out1","SIDString":"FW_control_DC:4003:809"},{"RTWName":"<S57>/Out1","SIDString":"FW_control_DC:4003:810"},{"RTWName":"<S58>/In1","SIDString":"FW_control_DC:4003:812"},{"RTWName":"<S58>/P Gain","SIDString":"FW_control_DC:4003:813"},{"RTWName":"<S82>/In1","SIDString":"FW_control_DC:4003:3420"},{"RTWName":"<S82>/P Gain","SIDString":"FW_control_DC:4003:3421"},{"RTWName":"<S82>/Signal Specification1","SIDString":"FW_control_DC:4003:3464"},{"RTWName":"<S82>/Terminator1","SIDString":"FW_control_DC:4003:3422"},{"RTWName":"<S82>/Terminator2","SIDString":"FW_control_DC:4003:3424"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:815"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:816"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:4003:817"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:818"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:820"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3362"},{"RTWName":"<S4294967295>/Proportional Gain","SIDString":"FW_control_DC:4003:821"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3363"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3364"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:822"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:824"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3359"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3361"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:825"},{"RTWName":"<S58>/Out1","SIDString":"FW_control_DC:4003:826"},{"RTWName":"<S59>/U","SIDString":"FW_control_DC:4003:828"},{"RTWName":"<S59>/I0in","SIDString":"FW_control_DC:4003:829"},{"RTWName":"<S59>/Reset","SIDString":"FW_control_DC:4003:830"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:832"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:833"},{"RTWName":"<S4294967295>/I0in","SIDString":"FW_control_DC:4003:834"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3433"},{"RTWName":"<S4294967295>/Integrator","SIDString":"FW_control_DC:4003:835"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3434"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:2708"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3473"},{"RTWName":"<S4294967295>/state","SIDString":"FW_control_DC:4003:3435"},{"RTWName":"<S4294967295>/out","SIDString":"FW_control_DC:4003:836"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:3412"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:3406"},{"RTWName":"<S4294967295>/I0in","SIDString":"FW_control_DC:4003:3405"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3491"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3413"},{"RTWName":"<S4294967295>/Signal Specification2","SIDString":"FW_control_DC:4003:3490"},{"RTWName":"<S4294967295>/Signal Specification4","SIDString":"FW_control_DC:4003:3408"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3409"},{"RTWName":"<S4294967295>/Terminator2","SIDString":"FW_control_DC:4003:3410"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3414"},{"RTWName":"<S4294967295>/out","SIDString":"FW_control_DC:4003:3492"},{"RTWName":"<S83>/U","SIDString":"FW_control_DC:4003:839"},{"RTWName":"<S83>/Reset","SIDString":"FW_control_DC:4003:840"},{"RTWName":"<S83>/I0in","SIDString":"FW_control_DC:4003:841"},{"RTWName":"<S83>/Ground_Integrator","SIDString":"FW_control_DC:4003:2704"},{"RTWName":"<S83>/Integrator","SIDString":"FW_control_DC:4003:843"},{"RTWName":"<S83>/Signal Specification1","SIDString":"FW_control_DC:4003:3472"},{"RTWName":"<S83>/Terminator","SIDString":"FW_control_DC:4003:844"},{"RTWName":"<S83>/Terminator1","SIDString":"FW_control_DC:4003:2709"},{"RTWName":"<S83>/Terminator2","SIDString":"FW_control_DC:4003:3479"},{"RTWName":"<S83>/out","SIDString":"FW_control_DC:4003:845"},{"RTWName":"<S83>/state","SIDString":"FW_control_DC:4003:846"},{"RTWName":"<S59>/state","SIDString":"FW_control_DC:4003:847"},{"RTWName":"<S59>/out","SIDString":"FW_control_DC:4003:848"},{"RTWName":"<S60>/I0","SIDString":"FW_control_DC:4003:850"},{"RTWName":"<S4294967295>/I0","SIDString":"FW_control_DC:4003:3176"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3386"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3177"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3385"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3178"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3384"},{"RTWName":"<S4294967295>/I0","SIDString":"FW_control_DC:4003:853"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:854"},{"RTWName":"<S84>/I0","SIDString":"FW_control_DC:4003:3179"},{"RTWName":"<S84>/Ground","SIDString":"FW_control_DC:4003:3387"},{"RTWName":"<S84>/Signal Specification","SIDString":"FW_control_DC:4003:3180"},{"RTWName":"<S84>/Signal Specification1","SIDString":"FW_control_DC:4003:3388"},{"RTWName":"<S84>/Terminator","SIDString":"FW_control_DC:4003:3181"},{"RTWName":"<S84>/Out1","SIDString":"FW_control_DC:4003:3389"},{"RTWName":"<S60>/Out1","SIDString":"FW_control_DC:4003:858"},{"RTWName":"<S61>/N Gain","SIDString":"FW_control_DC:4003:861"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:3485"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3487"},{"RTWName":"<S85>/N Gain","SIDString":"FW_control_DC:4003:3191"},{"RTWName":"<S85>/Signal Specification1","SIDString":"FW_control_DC:4003:3416"},{"RTWName":"<S85>/Terminator","SIDString":"FW_control_DC:4003:3193"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:865"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:866"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:3194"},{"RTWName":"<S4294967295>/N Copy","SIDString":"FW_control_DC:4003:868"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3195"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3196"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:869"},{"RTWName":"<S61>/Out1","SIDString":"FW_control_DC:4003:870"},{"RTWName":"<S62>/U","SIDString":"FW_control_DC:4003:872"},{"RTWName":"<S62>/N Gain","SIDString":"FW_control_DC:4003:873"},{"RTWName":"<S86>/U","SIDString":"FW_control_DC:4003:3349"},{"RTWName":"<S86>/N Gain","SIDString":"FW_control_DC:4003:3350"},{"RTWName":"<S86>/Signal Specification1","SIDString":"FW_control_DC:4003:3351"},{"RTWName":"<S86>/Signal Specification2","SIDString":"FW_control_DC:4003:3347"},{"RTWName":"<S86>/Terminator1","SIDString":"FW_control_DC:4003:3352"},{"RTWName":"<S86>/Terminator2","SIDString":"FW_control_DC:4003:3348"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:876"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:877"},{"RTWName":"<S4294967295>/NProd Out","SIDString":"FW_control_DC:4003:878"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:879"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:881"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:3356"},{"RTWName":"<S4294967295>/Filter Coefficient","SIDString":"FW_control_DC:4003:882"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3357"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3358"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:883"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:885"},{"RTWName":"<S4294967295>/N Gain","SIDString":"FW_control_DC:4003:3353"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3355"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:886"},{"RTWName":"<S62>/Out1","SIDString":"FW_control_DC:4003:887"},{"RTWName":"<S63>/P Gain","SIDString":"FW_control_DC:4003:889"},{"RTWName":"<S87>/P Gain","SIDString":"FW_control_DC:4003:3291"},{"RTWName":"<S87>/Terminator3","SIDString":"FW_control_DC:4003:3302"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:892"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:893"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3303"},{"RTWName":"<S4294967295>/P Copy","SIDString":"FW_control_DC:4003:895"},{"RTWName":"<S4294967295>/Terminator3","SIDString":"FW_control_DC:4003:3305"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:896"},{"RTWName":"<S63>/Out1","SIDString":"FW_control_DC:4003:900"},{"RTWName":"<S64>/err","SIDString":"FW_control_DC:4003:903"},{"RTWName":"<S64>/P Gain","SIDString":"FW_control_DC:4003:904"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3161"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3162"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3163"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:4003:907"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:908"},{"RTWName":"<S4294967295>/PProd Out","SIDString":"FW_control_DC:4003:909"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:910"},{"RTWName":"<S88>/err","SIDString":"FW_control_DC:4003:912"},{"RTWName":"<S88>/P Gain","SIDString":"FW_control_DC:4003:3167"},{"RTWName":"<S88>/Proportional Gain","SIDString":"FW_control_DC:4003:913"},{"RTWName":"<S88>/Signal Specification","SIDString":"FW_control_DC:4003:3168"},{"RTWName":"<S88>/Terminator","SIDString":"FW_control_DC:4003:3169"},{"RTWName":"<S88>/Out1","SIDString":"FW_control_DC:4003:914"},{"RTWName":"<S4294967295>/err","SIDString":"FW_control_DC:4003:916"},{"RTWName":"<S4294967295>/P Gain","SIDString":"FW_control_DC:4003:3164"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3166"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:917"},{"RTWName":"<S64>/Out1","SIDString":"FW_control_DC:4003:918"},{"RTWName":"<S65>/Reset","SIDString":"FW_control_DC:4003:1418"},{"RTWName":"<S4294967295>/Reset","SIDString":"FW_control_DC:4003:3182"},{"RTWName":"<S4294967295>/Ground","SIDString":"FW_control_DC:4003:3393"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3183"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3394"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3184"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3395"},{"RTWName":"<S89>/Reset","SIDString":"FW_control_DC:4003:1421"},{"RTWName":"<S89>/Out1","SIDString":"FW_control_DC:4003:1422"},{"RTWName":"<S65>/Out1","SIDString":"FW_control_DC:4003:1426"},{"RTWName":"<S66>/In1","SIDString":"FW_control_DC:4003:920"},{"RTWName":"<S66>/Upper Limit","SIDString":"FW_control_DC:4003:3794"},{"RTWName":"<S66>/Lower Limit","SIDString":"FW_control_DC:4003:3795"},{"RTWName":"<S90>/In1","SIDString":"FW_control_DC:4003:922"},{"RTWName":"<S90>/Upper Limit","SIDString":"FW_control_DC:4003:3802"},{"RTWName":"<S90>/Lower Limit","SIDString":"FW_control_DC:4003:3803"},{"RTWName":"<S90>/Saturation","SIDString":"FW_control_DC:4003:923"},{"RTWName":"<S90>/Signal Specification","SIDString":"FW_control_DC:4003:3804"},{"RTWName":"<S90>/Signal Specification1","SIDString":"FW_control_DC:4003:3805"},{"RTWName":"<S90>/Terminator","SIDString":"FW_control_DC:4003:3806"},{"RTWName":"<S90>/Terminator1","SIDString":"FW_control_DC:4003:3807"},{"RTWName":"<S90>/Out1","SIDString":"FW_control_DC:4003:924"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:3780"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3783"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3784"},{"RTWName":"<S234>/up","SIDString":"FW_control_DC:4003:3846:1"},{"RTWName":"<S234>/u","SIDString":"FW_control_DC:4003:3846:2"},{"RTWName":"<S234>/lo","SIDString":"FW_control_DC:4003:3846:3"},{"RTWName":"<S234>/Data Type\nDuplicate","SIDString":"FW_control_DC:4003:3846:4"},{"RTWName":"<S234>/Data Type\nPropagation","SIDString":"FW_control_DC:4003:3846:5"},{"RTWName":"<S234>/LowerRelop1","SIDString":"FW_control_DC:4003:3846:6"},{"RTWName":"<S234>/Switch","SIDString":"FW_control_DC:4003:3846:7"},{"RTWName":"<S234>/Switch2","SIDString":"FW_control_DC:4003:3846:8"},{"RTWName":"<S234>/UpperRelop","SIDString":"FW_control_DC:4003:3846:9"},{"RTWName":"<S234>/y","SIDString":"FW_control_DC:4003:3846:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3782"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:926"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3798"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3799"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3796"},{"RTWName":"<S4294967295>/Signal Specification1","SIDString":"FW_control_DC:4003:3800"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3797"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3801"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:927"},{"RTWName":"<S66>/Out1","SIDString":"FW_control_DC:4003:928"},{"RTWName":"<S67>/In1","SIDString":"FW_control_DC:4003:930"},{"RTWName":"<S67>/Upper Limit","SIDString":"FW_control_DC:4003:3808"},{"RTWName":"<S67>/Lower Limit","SIDString":"FW_control_DC:4003:3809"},{"RTWName":"<S91>/In1","SIDString":"FW_control_DC:4003:3428"},{"RTWName":"<S91>/Signal Specification1","SIDString":"FW_control_DC:4003:3430"},{"RTWName":"<S91>/Terminator1","SIDString":"FW_control_DC:4003:3431"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:932"},{"RTWName":"<S4294967295>/Saturation","SIDString":"FW_control_DC:4003:933"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:934"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:3787"},{"RTWName":"<S4294967295>/Upper Limit","SIDString":"FW_control_DC:4003:3788"},{"RTWName":"<S4294967295>/Lower Limit","SIDString":"FW_control_DC:4003:3789"},{"RTWName":"<S239>/up","SIDString":"FW_control_DC:4003:3847:1"},{"RTWName":"<S239>/u","SIDString":"FW_control_DC:4003:3847:2"},{"RTWName":"<S239>/lo","SIDString":"FW_control_DC:4003:3847:3"},{"RTWName":"<S239>/Data Type\nDuplicate","SIDString":"FW_control_DC:4003:3847:4"},{"RTWName":"<S239>/Data Type\nPropagation","SIDString":"FW_control_DC:4003:3847:5"},{"RTWName":"<S239>/LowerRelop1","SIDString":"FW_control_DC:4003:3847:6"},{"RTWName":"<S239>/Switch","SIDString":"FW_control_DC:4003:3847:7"},{"RTWName":"<S239>/Switch2","SIDString":"FW_control_DC:4003:3847:8"},{"RTWName":"<S239>/UpperRelop","SIDString":"FW_control_DC:4003:3847:9"},{"RTWName":"<S239>/y","SIDString":"FW_control_DC:4003:3847:10"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3791"},{"RTWName":"<S4294967295>/In1","SIDString":"FW_control_DC:4003:936"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:937"},{"RTWName":"<S67>/Out1","SIDString":"FW_control_DC:4003:938"},{"RTWName":"<S68>/P","SIDString":"FW_control_DC:4003:3494"},{"RTWName":"<S68>/I","SIDString":"FW_control_DC:4003:3503"},{"RTWName":"<S68>/D","SIDString":"FW_control_DC:4003:3504"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:4039"},{"RTWName":"<S4294967295>/I","SIDString":"FW_control_DC:4003:3499"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:4040"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:4041"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3500"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3496"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3497"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3519"},{"RTWName":"<S4294967295>/D","SIDString":"FW_control_DC:4003:3521"},{"RTWName":"<S4294967295>/Sum","SIDString":"FW_control_DC:4003:3522"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3511"},{"RTWName":"<S92>/P","SIDString":"FW_control_DC:4003:3515"},{"RTWName":"<S92>/I","SIDString":"FW_control_DC:4003:3516"},{"RTWName":"<S92>/Sum","SIDString":"FW_control_DC:4003:3518"},{"RTWName":"<S92>/Out1","SIDString":"FW_control_DC:4003:3508"},{"RTWName":"<S4294967295>/P","SIDString":"FW_control_DC:4003:3523"},{"RTWName":"<S4294967295>/I","SIDString":"FW_control_DC:4003:3524"},{"RTWName":"<S4294967295>/D","SIDString":"FW_control_DC:4003:3525"},{"RTWName":"<S4294967295>/Sum","SIDString":"FW_control_DC:4003:3526"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3514"},{"RTWName":"<S68>/Out1","SIDString":"FW_control_DC:4003:3501"},{"RTWName":"<S69>/fromP","SIDString":"FW_control_DC:4003:3443"},{"RTWName":"<S69>/fromState","SIDString":"FW_control_DC:4003:3455"},{"RTWName":"<S69>/fromD","SIDString":"FW_control_DC:4003:3456"},{"RTWName":"<S93>/fromP","SIDString":"FW_control_DC:4003:3461"},{"RTWName":"<S93>/fromState","SIDString":"FW_control_DC:4003:3462"},{"RTWName":"<S93>/fromD","SIDString":"FW_control_DC:4003:3463"},{"RTWName":"<S93>/Signal Specification1","SIDString":"FW_control_DC:4003:3488"},{"RTWName":"<S93>/Terminator1","SIDString":"FW_control_DC:4003:3468"},{"RTWName":"<S93>/Terminator2","SIDString":"FW_control_DC:4003:3469"},{"RTWName":"<S93>/Terminator3","SIDString":"FW_control_DC:4003:3470"},{"RTWName":"<S4294967295>/fromP","SIDString":"FW_control_DC:4003:3457"},{"RTWName":"<S4294967295>/fromState","SIDString":"FW_control_DC:4003:3458"},{"RTWName":"<S4294967295>/fromD","SIDString":"FW_control_DC:4003:3459"},{"RTWName":"<S4294967295>/Sum Fdbk","SIDString":"FW_control_DC:4003:3471"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3454"},{"RTWName":"<S4294967295>/fromState","SIDString":"FW_control_DC:4003:3460"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3449"},{"RTWName":"<S69>/Out1","SIDString":"FW_control_DC:4003:3450"},{"RTWName":"<S70>/uout","SIDString":"FW_control_DC:4003:943"},{"RTWName":"<S70>/TR","SIDString":"FW_control_DC:4003:944"},{"RTWName":"<S94>/uout","SIDString":"FW_control_DC:4003:3306"},{"RTWName":"<S94>/TR","SIDString":"FW_control_DC:4003:3309"},{"RTWName":"<S94>/Signal Specification1","SIDString":"FW_control_DC:4003:3310"},{"RTWName":"<S94>/Terminator1","SIDString":"FW_control_DC:4003:3311"},{"RTWName":"<S94>/Terminator3","SIDString":"FW_control_DC:4003:3308"},{"RTWName":"<S4294967295>/uout","SIDString":"FW_control_DC:4003:947"},{"RTWName":"<S4294967295>/TR","SIDString":"FW_control_DC:4003:948"},{"RTWName":"<S4294967295>/Kt","SIDString":"FW_control_DC:4003:949"},{"RTWName":"<S4294967295>/SumI3","SIDString":"FW_control_DC:4003:950"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:951"},{"RTWName":"<S70>/Out1","SIDString":"FW_control_DC:4003:952"},{"RTWName":"<S71>/fromIgain","SIDString":"FW_control_DC:4003:3132"},{"RTWName":"<S71>/fromTR","SIDString":"FW_control_DC:4003:3141"},{"RTWName":"<S95>/fromIgain","SIDString":"FW_control_DC:4003:3134"},{"RTWName":"<S95>/fromTR","SIDString":"FW_control_DC:4003:3206"},{"RTWName":"<S95>/Signal Specification","SIDString":"FW_control_DC:4003:3207"},{"RTWName":"<S95>/Terminator","SIDString":"FW_control_DC:4003:3208"},{"RTWName":"<S95>/Out1","SIDString":"FW_control_DC:4003:3135"},{"RTWName":"<S4294967295>/fromIgain","SIDString":"FW_control_DC:4003:3137"},{"RTWName":"<S4294967295>/fromTR","SIDString":"FW_control_DC:4003:3142"},{"RTWName":"<S4294967295>/SumI1","SIDString":"FW_control_DC:4003:941"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3138"},{"RTWName":"<S71>/Out1","SIDString":"FW_control_DC:4003:3139"},{"RTWName":"<S72>/U","SIDString":"FW_control_DC:4003:3589"},{"RTWName":"<S72>/Ts","SIDString":"FW_control_DC:4003:3590"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:3592"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3593"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3594"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3595"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:3597"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3598"},{"RTWName":"<S4294967295>/Signal Specification","SIDString":"FW_control_DC:4003:3599"},{"RTWName":"<S4294967295>/Terminator","SIDString":"FW_control_DC:4003:3600"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3601"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:3603"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3604"},{"RTWName":"<S4294967295>/Uintegral*Ts Prod Out","SIDString":"FW_control_DC:4003:3605"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3606"},{"RTWName":"<S96>/U","SIDString":"FW_control_DC:4003:3664"},{"RTWName":"<S96>/Ts","SIDString":"FW_control_DC:4003:3665"},{"RTWName":"<S96>/Signal Specification","SIDString":"FW_control_DC:4003:3668"},{"RTWName":"<S96>/Terminator","SIDString":"FW_control_DC:4003:3666"},{"RTWName":"<S96>/Out1","SIDString":"FW_control_DC:4003:3667"},{"RTWName":"<S72>/Out1","SIDString":"FW_control_DC:4003:3607"},{"RTWName":"<S73>/U","SIDString":"FW_control_DC:4003:3625"},{"RTWName":"<S73>/Ts","SIDString":"FW_control_DC:4003:3626"},{"RTWName":"<S4294967295>/U","SIDString":"FW_control_DC:4003:3628"},{"RTWName":"<S4294967295>/Ts","SIDString":"FW_control_DC:4003:3629"},{"RTWName":"<S4294967295>/Ungain*Ts Prod Out","SIDString":"FW_control_DC:4003:3630"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:3631"},{"RTWName":"<S97>/U","SIDString":"FW_control_DC:4003:3633"},{"RTWName":"<S97>/Ts","SIDString":"FW_control_DC:4003:3634"},{"RTWName":"<S97>/Terminator","SIDString":"FW_control_DC:4003:3635"},{"RTWName":"<S97>/Out1","SIDString":"FW_control_DC:4003:3637"},{"RTWName":"<S73>/Out1","SIDString":"FW_control_DC:4003:3638"},{"RTWName":"<S74>/feedback","SIDString":"FW_control_DC:4003:954"},{"RTWName":"<S74>/forward","SIDString":"FW_control_DC:4003:955"},{"RTWName":"<S4294967295>/feedback","SIDString":"FW_control_DC:4003:957"},{"RTWName":"<S4294967295>/forward","SIDString":"FW_control_DC:4003:3380"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3382"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:958"},{"RTWName":"<S98>/feedback","SIDString":"FW_control_DC:4003:3377"},{"RTWName":"<S98>/forward","SIDString":"FW_control_DC:4003:960"},{"RTWName":"<S98>/Signal Specification1","SIDString":"FW_control_DC:4003:3438"},{"RTWName":"<S98>/Terminator1","SIDString":"FW_control_DC:4003:3379"},{"RTWName":"<S98>/Out1","SIDString":"FW_control_DC:4003:961"},{"RTWName":"<S74>/Out1","SIDString":"FW_control_DC:4003:962"},{"RTWName":"<S75>/feedback","SIDString":"FW_control_DC:4003:964"},{"RTWName":"<S75>/forward","SIDString":"FW_control_DC:4003:965"},{"RTWName":"<S4294967295>/feedback","SIDString":"FW_control_DC:4003:967"},{"RTWName":"<S4294967295>/forward","SIDString":"FW_control_DC:4003:3371"},{"RTWName":"<S4294967295>/Terminator1","SIDString":"FW_control_DC:4003:3373"},{"RTWName":"<S4294967295>/Out1","SIDString":"FW_control_DC:4003:968"},{"RTWName":"<S99>/feedback","SIDString":"FW_control_DC:4003:3374"},{"RTWName":"<S99>/forward","SIDString":"FW_control_DC:4003:970"},{"RTWName":"<S99>/Signal Specification1","SIDString":"FW_control_DC:4003:3437"},{"RTWName":"<S99>/Terminator1","SIDString":"FW_control_DC:4003:3376"},{"RTWName":"<S99>/Out1","SIDString":"FW_control_DC:4003:971"},{"RTWName":"<S75>/Out1","SIDString":"FW_control_DC:4003:972"},{"RTWName":"<S3>/y","SIDString":"FW_control_DC:4003:973"},{"RTWName":"<Root>/Product","SIDString":"FW_control_DC:4751"},{"RTWName":"<Root>/Product3","SIDString":"FW_control_DC:4752"},{"RTWName":"<Root>/Rate Transition1","SIDString":"FW_control_DC:4738"},{"RTWName":"<Root>/Rate Transition2","SIDString":"FW_control_DC:4739"},{"RTWName":"<Root>/Rate Transition6","SIDString":"FW_control_DC:3900"},{"RTWName":"<Root>/Rate Transition9","SIDString":"FW_control_DC:4008"},{"RTWName":"<Root>/Saturation","SIDString":"FW_control_DC:3815"},{"RTWName":"<Root>/Saturation4","SIDString":"FW_control_DC:4001"},{"RTWName":"<Root>/Subtract","SIDString":"FW_control_DC:3963"},{"RTWName":"<Root>/enable","SIDString":"FW_control_DC:3822"},{"RTWName":"<Root>/encoder","SIDString":"FW_control_DC:3964"},{"RTWName":"<Root>/shunt A","SIDString":"FW_control_DC:3746"},{"RTWName":"<Root>/traction","SIDString":"FW_control_DC:3858"},{"RTWName":"<Root>/Compare\nTo Constant","SIDString":"FW_control_DC:3833"},{"RTWName":"<Root>/PID Controller2","SIDString":"FW_control_DC:3814"},{"RTWName":"<S2>/Anti-windup","SIDString":"FW_control_DC:3814:607"},{"RTWName":"<S4>/Back Calculation","SIDString":"FW_control_DC:3814:612"},{"RTWName":"<S4>/Cont. Clamping Ideal","SIDString":"FW_control_DC:3814:620"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:3814:3927"},{"RTWName":"<S35>/Disabled","SIDString":"FW_control_DC:3814:3931"},{"RTWName":"<S35>/Enabled","SIDString":"FW_control_DC:3814:3932"},{"RTWName":"<S35>/External","SIDString":"FW_control_DC:3814:3936"},{"RTWName":"<S4>/Cont. Clamping Parallel","SIDString":"FW_control_DC:3814:1398"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:3814:3909"},{"RTWName":"<S38>/Disabled","SIDString":"FW_control_DC:3814:3913"},{"RTWName":"<S38>/Enabled","SIDString":"FW_control_DC:3814:3914"},{"RTWName":"<S38>/External","SIDString":"FW_control_DC:3814:3918"},{"RTWName":"<S4>/Disabled","SIDString":"FW_control_DC:3814:2304"},{"RTWName":"<S4>/Disc. Clamping Ideal","SIDString":"FW_control_DC:3814:1372"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:3814:3883"},{"RTWName":"<S41>/Disabled","SIDString":"FW_control_DC:3814:3887"},{"RTWName":"<S41>/Enabled","SIDString":"FW_control_DC:3814:3888"},{"RTWName":"<S41>/External","SIDString":"FW_control_DC:3814:3892"},{"RTWName":"<S4>/Disc. Clamping Parallel","SIDString":"FW_control_DC:3814:647"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:3814:3850"},{"RTWName":"<S44>/Disabled","SIDString":"FW_control_DC:3814:3874"},{"RTWName":"<S44>/Enabled","SIDString":"FW_control_DC:3814:3852"},{"RTWName":"<S44>/External","SIDString":"FW_control_DC:3814:3855"},{"RTWName":"<S4>/Passthrough","SIDString":"FW_control_DC:3814:673"},{"RTWName":"<S2>/D Gain","SIDString":"FW_control_DC:3814:677"},{"RTWName":"<S5>/Disabled","SIDString":"FW_control_DC:3814:680"},{"RTWName":"<S5>/External Parameters","SIDString":"FW_control_DC:3814:681"},{"RTWName":"<S5>/Internal Parameters","SIDString":"FW_control_DC:3814:686"},{"RTWName":"<S2>/Filter","SIDString":"FW_control_DC:3814:692"},{"RTWName":"<S6>/Cont. Filter","SIDString":"FW_control_DC:3814:698"},{"RTWName":"<S6>/Differentiator","SIDString":"FW_control_DC:3814:706"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:3814:3670"},{"RTWName":"<S56>/External Ts","SIDString":"FW_control_DC:3814:3673"},{"RTWName":"<S56>/Internal Ts","SIDString":"FW_control_DC:3814:3678"},{"RTWName":"<S6>/Disabled","SIDString":"FW_control_DC:3814:715"},{"RTWName":"<S6>/Disc. Backward Euler Filter","SIDString":"FW_control_DC:3814:716"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:3814:3694"},{"RTWName":"<S59>/External Ts","SIDString":"FW_control_DC:3814:3697"},{"RTWName":"<S59>/Internal Ts","SIDString":"FW_control_DC:3814:3702"},{"RTWName":"<S6>/Disc. Forward Euler Filter","SIDString":"FW_control_DC:3814:732"},{"RTWName":"<S6>/Disc. Trapezoidal Filter","SIDString":"FW_control_DC:3814:740"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:3814:3709"},{"RTWName":"<S62>/External Ts","SIDString":"FW_control_DC:3814:3712"},{"RTWName":"<S62>/Internal Ts","SIDString":"FW_control_DC:3814:3717"},{"RTWName":"<S2>/Filter ICs","SIDString":"FW_control_DC:3814:758"},{"RTWName":"<S7>/Disabled","SIDString":"FW_control_DC:3814:760"},{"RTWName":"<S7>/External IC","SIDString":"FW_control_DC:3814:761"},{"RTWName":"<S7>/Internal IC - Differentiator","SIDString":"FW_control_DC:3814:764"},{"RTWName":"<S7>/Internal IC - Filter","SIDString":"FW_control_DC:3814:767"},{"RTWName":"<S2>/I Gain","SIDString":"FW_control_DC:3814:780"},{"RTWName":"<S8>/Disabled","SIDString":"FW_control_DC:3814:783"},{"RTWName":"<S8>/External Parameters","SIDString":"FW_control_DC:3814:784"},{"RTWName":"<S8>/Internal Parameters","SIDString":"FW_control_DC:3814:789"},{"RTWName":"<S2>/Ideal P Gain","SIDString":"FW_control_DC:3814:795"},{"RTWName":"<S9>/External Parameters","SIDString":"FW_control_DC:3814:798"},{"RTWName":"<S9>/Internal Parameters","SIDString":"FW_control_DC:3814:803"},{"RTWName":"<S9>/Passthrough","SIDString":"FW_control_DC:3814:807"},{"RTWName":"<S2>/Ideal P Gain Fdbk","SIDString":"FW_control_DC:3814:811"},{"RTWName":"<S10>/Disabled","SIDString":"FW_control_DC:3814:3417"},{"RTWName":"<S10>/External Parameters","SIDString":"FW_control_DC:3814:814"},{"RTWName":"<S10>/Internal Parameters","SIDString":"FW_control_DC:3814:819"},{"RTWName":"<S10>/Passthrough","SIDString":"FW_control_DC:3814:823"},{"RTWName":"<S2>/Integrator","SIDString":"FW_control_DC:3814:827"},{"RTWName":"<S11>/Continuous","SIDString":"FW_control_DC:3814:831"},{"RTWName":"<S11>/Disabled","SIDString":"FW_control_DC:3814:837"},{"RTWName":"<S11>/Discrete","SIDString":"FW_control_DC:3814:838"},{"RTWName":"<S2>/Integrator ICs","SIDString":"FW_control_DC:3814:849"},{"RTWName":"<S12>/Disabled","SIDString":"FW_control_DC:3814:851"},{"RTWName":"<S12>/External IC","SIDString":"FW_control_DC:3814:852"},{"RTWName":"<S12>/Internal IC","SIDString":"FW_control_DC:3814:855"},{"RTWName":"<S2>/N Copy","SIDString":"FW_control_DC:3814:860"},{"RTWName":"<S13>/Disabled","SIDString":"FW_control_DC:3814:3484"},{"RTWName":"<S13>/Disabled wSignal Specification","SIDString":"FW_control_DC:3814:862"},{"RTWName":"<S13>/External Parameters","SIDString":"FW_control_DC:3814:864"},{"RTWName":"<S13>/Internal Parameters","SIDString":"FW_control_DC:3814:867"},{"RTWName":"<S2>/N Gain","SIDString":"FW_control_DC:3814:871"},{"RTWName":"<S14>/Disabled","SIDString":"FW_control_DC:3814:874"},{"RTWName":"<S14>/External Parameters","SIDString":"FW_control_DC:3814:875"},{"RTWName":"<S14>/Internal Parameters","SIDString":"FW_control_DC:3814:880"},{"RTWName":"<S14>/Passthrough","SIDString":"FW_control_DC:3814:884"},{"RTWName":"<S2>/P Copy","SIDString":"FW_control_DC:3814:888"},{"RTWName":"<S15>/Disabled","SIDString":"FW_control_DC:3814:890"},{"RTWName":"<S15>/External Parameters Ideal","SIDString":"FW_control_DC:3814:891"},{"RTWName":"<S15>/Internal Parameters Ideal","SIDString":"FW_control_DC:3814:894"},{"RTWName":"<S2>/PID Compensator Formula","SIDString":"FW_control_DC:3814:901"},{"RTWName":"<S2>/Parallel P Gain","SIDString":"FW_control_DC:3814:902"},{"RTWName":"<S16>/Disabled","SIDString":"FW_control_DC:3814:905"},{"RTWName":"<S16>/External Parameters","SIDString":"FW_control_DC:3814:906"},{"RTWName":"<S16>/Internal Parameters","SIDString":"FW_control_DC:3814:911"},{"RTWName":"<S16>/Passthrough","SIDString":"FW_control_DC:3814:915"},{"RTWName":"<S2>/Reset Signal","SIDString":"FW_control_DC:3814:1417"},{"RTWName":"<S17>/Disabled","SIDString":"FW_control_DC:3814:1419"},{"RTWName":"<S17>/External Reset","SIDString":"FW_control_DC:3814:1420"},{"RTWName":"<S2>/Saturation","SIDString":"FW_control_DC:3814:919"},{"RTWName":"<S18>/Enabled","SIDString":"FW_control_DC:3814:921"},{"RTWName":"<S18>/External","SIDString":"FW_control_DC:3814:3779"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"FW_control_DC:3814:3846"},{"RTWName":"<S18>/Passthrough","SIDString":"FW_control_DC:3814:925"},{"RTWName":"<S2>/Saturation Fdbk","SIDString":"FW_control_DC:3814:929"},{"RTWName":"<S19>/Disabled","SIDString":"FW_control_DC:3814:3427"},{"RTWName":"<S19>/Enabled","SIDString":"FW_control_DC:3814:931"},{"RTWName":"<S19>/External","SIDString":"FW_control_DC:3814:3786"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"FW_control_DC:3814:3847"},{"RTWName":"<S19>/Passthrough","SIDString":"FW_control_DC:3814:935"},{"RTWName":"<S2>/Sum","SIDString":"FW_control_DC:3814:3493"},{"RTWName":"<S20>/Passthrough_I","SIDString":"FW_control_DC:3814:3498"},{"RTWName":"<S20>/Passthrough_P","SIDString":"FW_control_DC:3814:3495"},{"RTWName":"<S20>/Sum_PD","SIDString":"FW_control_DC:3814:3509"},{"RTWName":"<S20>/Sum_PI","SIDString":"FW_control_DC:3814:3506"},{"RTWName":"<S20>/Sum_PID","SIDString":"FW_control_DC:3814:3512"},{"RTWName":"<S2>/Sum Fdbk","SIDString":"FW_control_DC:3814:3442"},{"RTWName":"<S21>/Disabled","SIDString":"FW_control_DC:3814:3444"},{"RTWName":"<S21>/Enabled","SIDString":"FW_control_DC:3814:3452"},{"RTWName":"<S21>/Passthrough","SIDString":"FW_control_DC:3814:3447"},{"RTWName":"<S2>/Tracking Mode","SIDString":"FW_control_DC:3814:942"},{"RTWName":"<S22>/Disabled","SIDString":"FW_control_DC:3814:945"},{"RTWName":"<S22>/Enabled","SIDString":"FW_control_DC:3814:946"},{"RTWName":"<S2>/Tracking Mode Sum","SIDString":"FW_control_DC:3814:3131"},{"RTWName":"<S23>/Passthrough","SIDString":"FW_control_DC:3814:3133"},{"RTWName":"<S23>/Tracking Mode","SIDString":"FW_control_DC:3814:3136"},{"RTWName":"<S2>/Tsamp - Integral","SIDString":"FW_control_DC:3814:3588"},{"RTWName":"<S24>/Disabled","SIDString":"FW_control_DC:3814:3591"},{"RTWName":"<S24>/Disabled wSignal Specification","SIDString":"FW_control_DC:3814:3596"},{"RTWName":"<S24>/External Ts","SIDString":"FW_control_DC:3814:3602"},{"RTWName":"<S24>/Passthrough","SIDString":"FW_control_DC:3814:3663"},{"RTWName":"<S2>/Tsamp - Ngain","SIDString":"FW_control_DC:3814:3624"},{"RTWName":"<S25>/External Ts","SIDString":"FW_control_DC:3814:3627"},{"RTWName":"<S25>/Passthrough","SIDString":"FW_control_DC:3814:3632"},{"RTWName":"<S2>/postSat Signal","SIDString":"FW_control_DC:3814:953"},{"RTWName":"<S26>/Feedback_Path","SIDString":"FW_control_DC:3814:956"},{"RTWName":"<S26>/Forward_Path","SIDString":"FW_control_DC:3814:959"},{"RTWName":"<S2>/preSat Signal","SIDString":"FW_control_DC:3814:963"},{"RTWName":"<S27>/Feedback_Path","SIDString":"FW_control_DC:3814:966"},{"RTWName":"<S27>/Forward_Path","SIDString":"FW_control_DC:3814:969"},{"RTWName":"<Root>/PID Controller4","SIDString":"FW_control_DC:4003"},{"RTWName":"<S3>/Anti-windup","SIDString":"FW_control_DC:4003:607"},{"RTWName":"<S52>/Back Calculation","SIDString":"FW_control_DC:4003:612"},{"RTWName":"<S52>/Cont. Clamping Ideal","SIDString":"FW_control_DC:4003:620"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:4003:3927"},{"RTWName":"<S164>/Disabled","SIDString":"FW_control_DC:4003:3931"},{"RTWName":"<S164>/Enabled","SIDString":"FW_control_DC:4003:3932"},{"RTWName":"<S164>/External","SIDString":"FW_control_DC:4003:3936"},{"RTWName":"<S52>/Cont. Clamping Parallel","SIDString":"FW_control_DC:4003:1398"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:4003:3909"},{"RTWName":"<S167>/Disabled","SIDString":"FW_control_DC:4003:3913"},{"RTWName":"<S167>/Enabled","SIDString":"FW_control_DC:4003:3914"},{"RTWName":"<S167>/External","SIDString":"FW_control_DC:4003:3918"},{"RTWName":"<S52>/Disabled","SIDString":"FW_control_DC:4003:2304"},{"RTWName":"<S52>/Disc. Clamping Ideal","SIDString":"FW_control_DC:4003:1372"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:4003:3883"},{"RTWName":"<S170>/Disabled","SIDString":"FW_control_DC:4003:3887"},{"RTWName":"<S170>/Enabled","SIDString":"FW_control_DC:4003:3888"},{"RTWName":"<S170>/External","SIDString":"FW_control_DC:4003:3892"},{"RTWName":"<S52>/Disc. Clamping Parallel","SIDString":"FW_control_DC:4003:647"},{"RTWName":"<S4294967295>/Dead Zone","SIDString":"FW_control_DC:4003:3850"},{"RTWName":"<S173>/Disabled","SIDString":"FW_control_DC:4003:3874"},{"RTWName":"<S173>/Enabled","SIDString":"FW_control_DC:4003:3852"},{"RTWName":"<S173>/External","SIDString":"FW_control_DC:4003:3855"},{"RTWName":"<S52>/Passthrough","SIDString":"FW_control_DC:4003:673"},{"RTWName":"<S3>/D Gain","SIDString":"FW_control_DC:4003:677"},{"RTWName":"<S53>/Disabled","SIDString":"FW_control_DC:4003:680"},{"RTWName":"<S53>/External Parameters","SIDString":"FW_control_DC:4003:681"},{"RTWName":"<S53>/Internal Parameters","SIDString":"FW_control_DC:4003:686"},{"RTWName":"<S3>/Filter","SIDString":"FW_control_DC:4003:692"},{"RTWName":"<S54>/Cont. Filter","SIDString":"FW_control_DC:4003:698"},{"RTWName":"<S54>/Differentiator","SIDString":"FW_control_DC:4003:706"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:4003:3670"},{"RTWName":"<S185>/External Ts","SIDString":"FW_control_DC:4003:3673"},{"RTWName":"<S185>/Internal Ts","SIDString":"FW_control_DC:4003:3678"},{"RTWName":"<S54>/Disabled","SIDString":"FW_control_DC:4003:715"},{"RTWName":"<S54>/Disc. Backward Euler Filter","SIDString":"FW_control_DC:4003:716"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:4003:3694"},{"RTWName":"<S188>/External Ts","SIDString":"FW_control_DC:4003:3697"},{"RTWName":"<S188>/Internal Ts","SIDString":"FW_control_DC:4003:3702"},{"RTWName":"<S54>/Disc. Forward Euler Filter","SIDString":"FW_control_DC:4003:732"},{"RTWName":"<S54>/Disc. Trapezoidal Filter","SIDString":"FW_control_DC:4003:740"},{"RTWName":"<S4294967295>/Tsamp","SIDString":"FW_control_DC:4003:3709"},{"RTWName":"<S191>/External Ts","SIDString":"FW_control_DC:4003:3712"},{"RTWName":"<S191>/Internal Ts","SIDString":"FW_control_DC:4003:3717"},{"RTWName":"<S3>/Filter ICs","SIDString":"FW_control_DC:4003:758"},{"RTWName":"<S55>/Disabled","SIDString":"FW_control_DC:4003:760"},{"RTWName":"<S55>/External IC","SIDString":"FW_control_DC:4003:761"},{"RTWName":"<S55>/Internal IC - Differentiator","SIDString":"FW_control_DC:4003:764"},{"RTWName":"<S55>/Internal IC - Filter","SIDString":"FW_control_DC:4003:767"},{"RTWName":"<S3>/I Gain","SIDString":"FW_control_DC:4003:780"},{"RTWName":"<S56>/Disabled","SIDString":"FW_control_DC:4003:783"},{"RTWName":"<S56>/External Parameters","SIDString":"FW_control_DC:4003:784"},{"RTWName":"<S56>/Internal Parameters","SIDString":"FW_control_DC:4003:789"},{"RTWName":"<S3>/Ideal P Gain","SIDString":"FW_control_DC:4003:795"},{"RTWName":"<S57>/External Parameters","SIDString":"FW_control_DC:4003:798"},{"RTWName":"<S57>/Internal Parameters","SIDString":"FW_control_DC:4003:803"},{"RTWName":"<S57>/Passthrough","SIDString":"FW_control_DC:4003:807"},{"RTWName":"<S3>/Ideal P Gain Fdbk","SIDString":"FW_control_DC:4003:811"},{"RTWName":"<S58>/Disabled","SIDString":"FW_control_DC:4003:3417"},{"RTWName":"<S58>/External Parameters","SIDString":"FW_control_DC:4003:814"},{"RTWName":"<S58>/Internal Parameters","SIDString":"FW_control_DC:4003:819"},{"RTWName":"<S58>/Passthrough","SIDString":"FW_control_DC:4003:823"},{"RTWName":"<S3>/Integrator","SIDString":"FW_control_DC:4003:827"},{"RTWName":"<S59>/Continuous","SIDString":"FW_control_DC:4003:831"},{"RTWName":"<S59>/Disabled","SIDString":"FW_control_DC:4003:837"},{"RTWName":"<S59>/Discrete","SIDString":"FW_control_DC:4003:838"},{"RTWName":"<S3>/Integrator ICs","SIDString":"FW_control_DC:4003:849"},{"RTWName":"<S60>/Disabled","SIDString":"FW_control_DC:4003:851"},{"RTWName":"<S60>/External IC","SIDString":"FW_control_DC:4003:852"},{"RTWName":"<S60>/Internal IC","SIDString":"FW_control_DC:4003:855"},{"RTWName":"<S3>/N Copy","SIDString":"FW_control_DC:4003:860"},{"RTWName":"<S61>/Disabled","SIDString":"FW_control_DC:4003:3484"},{"RTWName":"<S61>/Disabled wSignal Specification","SIDString":"FW_control_DC:4003:862"},{"RTWName":"<S61>/External Parameters","SIDString":"FW_control_DC:4003:864"},{"RTWName":"<S61>/Internal Parameters","SIDString":"FW_control_DC:4003:867"},{"RTWName":"<S3>/N Gain","SIDString":"FW_control_DC:4003:871"},{"RTWName":"<S62>/Disabled","SIDString":"FW_control_DC:4003:874"},{"RTWName":"<S62>/External Parameters","SIDString":"FW_control_DC:4003:875"},{"RTWName":"<S62>/Internal Parameters","SIDString":"FW_control_DC:4003:880"},{"RTWName":"<S62>/Passthrough","SIDString":"FW_control_DC:4003:884"},{"RTWName":"<S3>/P Copy","SIDString":"FW_control_DC:4003:888"},{"RTWName":"<S63>/Disabled","SIDString":"FW_control_DC:4003:890"},{"RTWName":"<S63>/External Parameters Ideal","SIDString":"FW_control_DC:4003:891"},{"RTWName":"<S63>/Internal Parameters Ideal","SIDString":"FW_control_DC:4003:894"},{"RTWName":"<S3>/PID Compensator Formula","SIDString":"FW_control_DC:4003:901"},{"RTWName":"<S3>/Parallel P Gain","SIDString":"FW_control_DC:4003:902"},{"RTWName":"<S64>/Disabled","SIDString":"FW_control_DC:4003:905"},{"RTWName":"<S64>/External Parameters","SIDString":"FW_control_DC:4003:906"},{"RTWName":"<S64>/Internal Parameters","SIDString":"FW_control_DC:4003:911"},{"RTWName":"<S64>/Passthrough","SIDString":"FW_control_DC:4003:915"},{"RTWName":"<S3>/Reset Signal","SIDString":"FW_control_DC:4003:1417"},{"RTWName":"<S65>/Disabled","SIDString":"FW_control_DC:4003:1419"},{"RTWName":"<S65>/External Reset","SIDString":"FW_control_DC:4003:1420"},{"RTWName":"<S3>/Saturation","SIDString":"FW_control_DC:4003:919"},{"RTWName":"<S66>/Enabled","SIDString":"FW_control_DC:4003:921"},{"RTWName":"<S66>/External","SIDString":"FW_control_DC:4003:3779"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"FW_control_DC:4003:3846"},{"RTWName":"<S66>/Passthrough","SIDString":"FW_control_DC:4003:925"},{"RTWName":"<S3>/Saturation Fdbk","SIDString":"FW_control_DC:4003:929"},{"RTWName":"<S67>/Disabled","SIDString":"FW_control_DC:4003:3427"},{"RTWName":"<S67>/Enabled","SIDString":"FW_control_DC:4003:931"},{"RTWName":"<S67>/External","SIDString":"FW_control_DC:4003:3786"},{"RTWName":"<S4294967295>/Saturation\nDynamic","SIDString":"FW_control_DC:4003:3847"},{"RTWName":"<S67>/Passthrough","SIDString":"FW_control_DC:4003:935"},{"RTWName":"<S3>/Sum","SIDString":"FW_control_DC:4003:3493"},{"RTWName":"<S68>/Passthrough_I","SIDString":"FW_control_DC:4003:3498"},{"RTWName":"<S68>/Passthrough_P","SIDString":"FW_control_DC:4003:3495"},{"RTWName":"<S68>/Sum_PD","SIDString":"FW_control_DC:4003:3509"},{"RTWName":"<S68>/Sum_PI","SIDString":"FW_control_DC:4003:3506"},{"RTWName":"<S68>/Sum_PID","SIDString":"FW_control_DC:4003:3512"},{"RTWName":"<S3>/Sum Fdbk","SIDString":"FW_control_DC:4003:3442"},{"RTWName":"<S69>/Disabled","SIDString":"FW_control_DC:4003:3444"},{"RTWName":"<S69>/Enabled","SIDString":"FW_control_DC:4003:3452"},{"RTWName":"<S69>/Passthrough","SIDString":"FW_control_DC:4003:3447"},{"RTWName":"<S3>/Tracking Mode","SIDString":"FW_control_DC:4003:942"},{"RTWName":"<S70>/Disabled","SIDString":"FW_control_DC:4003:945"},{"RTWName":"<S70>/Enabled","SIDString":"FW_control_DC:4003:946"},{"RTWName":"<S3>/Tracking Mode Sum","SIDString":"FW_control_DC:4003:3131"},{"RTWName":"<S71>/Passthrough","SIDString":"FW_control_DC:4003:3133"},{"RTWName":"<S71>/Tracking Mode","SIDString":"FW_control_DC:4003:3136"},{"RTWName":"<S3>/Tsamp - Integral","SIDString":"FW_control_DC:4003:3588"},{"RTWName":"<S72>/Disabled","SIDString":"FW_control_DC:4003:3591"},{"RTWName":"<S72>/Disabled wSignal Specification","SIDString":"FW_control_DC:4003:3596"},{"RTWName":"<S72>/External Ts","SIDString":"FW_control_DC:4003:3602"},{"RTWName":"<S72>/Passthrough","SIDString":"FW_control_DC:4003:3663"},{"RTWName":"<S3>/Tsamp - Ngain","SIDString":"FW_control_DC:4003:3624"},{"RTWName":"<S73>/External Ts","SIDString":"FW_control_DC:4003:3627"},{"RTWName":"<S73>/Passthrough","SIDString":"FW_control_DC:4003:3632"},{"RTWName":"<S3>/postSat Signal","SIDString":"FW_control_DC:4003:953"},{"RTWName":"<S74>/Feedback_Path","SIDString":"FW_control_DC:4003:956"},{"RTWName":"<S74>/Forward_Path","SIDString":"FW_control_DC:4003:959"},{"RTWName":"<S3>/preSat Signal","SIDString":"FW_control_DC:4003:963"},{"RTWName":"<S75>/Feedback_Path","SIDString":"FW_control_DC:4003:966"},{"RTWName":"<S75>/Forward_Path","SIDString":"FW_control_DC:4003:969"}],"features":{"annotation":false,"coverage":true,"profiling":true,"tooltip":true,"coverageTooltip":false,"showJustificationLinks":false,"showProfilingInfo":false,"showTaskSummary":false}};