// Seed: 3628845850
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  genvar id_13;
  wire  id_14;
  logic id_15;
endmodule
module module_1 #(
    parameter id_0 = 32'd86
) (
    input  uwire _id_0,
    output tri1  id_1
);
  logic [-1 : id_0] id_3;
  ;
  assign id_1 = id_3;
  wire  id_4;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3,
      id_3
  );
  logic [1 : id_0] id_6 = id_0;
  assign id_5 = id_3;
  logic [-1 : -1] id_7;
  ;
  wire id_8;
  ;
  parameter id_9 = 1;
endmodule
