<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab2-3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Adder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LED.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LED.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LED.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LED.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LED.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="an_gen.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="an_gen.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="an_gen.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="an_gen.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="an_gen.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bcd2bin.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bcd2bin.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bcd2bin.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bcd2bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bcd2bin.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bin2bcd.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bin2bcd.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bin2bcd.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bin2bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bin2bcd.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab2.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab2_lab2_sch_tb.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab2_lab2_sch_tb.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_lab2_sch_tb.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab2_lab2_sch_tb.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab2_lab2_sch_tb.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2_lab2_sch_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_lab2_sch_tb_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab2_lab2_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab2_lab2_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_lab2_sch_tb_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_lab2_sch_tb_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1525880856" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1525880856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885118" xil_pn:in_ck="-3268492863209465353" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1525885118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="LED.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="an_gen.v"/>
      <outfile xil_pn:name="bcd2bin.v"/>
      <outfile xil_pn:name="bin2bcd.v"/>
    </transform>
    <transform xil_pn:end_ts="1525880856" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1101062982299410947" xil_pn:start_ts="1525880856">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885118" xil_pn:in_ck="4731960580781" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6930450347426265669" xil_pn:start_ts="1525885115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1525885118" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4903278550225869028" xil_pn:start_ts="1525885118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885118" xil_pn:in_ck="5922864736867583010" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1525885118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="LED.v"/>
      <outfile xil_pn:name="MUX.v"/>
      <outfile xil_pn:name="an_gen.v"/>
      <outfile xil_pn:name="bcd2bin.v"/>
      <outfile xil_pn:name="bin2bcd.v"/>
      <outfile xil_pn:name="lab2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1525885120" xil_pn:in_ck="5922864736867583010" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6148395960776751858" xil_pn:start_ts="1525885118">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525880989" xil_pn:in_ck="-4074571413672774206" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2810537072662327471" xil_pn:start_ts="1525880989">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1525881037" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1525881037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885126" xil_pn:in_ck="4731960580781" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6947317602031479341" xil_pn:start_ts="1525885124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1525881085" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4903278550225869028" xil_pn:start_ts="1525881085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525881039" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1525881039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525881085" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="849538217990202897" xil_pn:start_ts="1525881085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525881039" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1525881039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525881085" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5390859792900521746" xil_pn:start_ts="1525881085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885361" xil_pn:in_ck="5922864736867583010" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3626396430258695312" xil_pn:start_ts="1525885351">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab2.jhd"/>
      <outfile xil_pn:name="lab2.lso"/>
      <outfile xil_pn:name="lab2.ngc"/>
      <outfile xil_pn:name="lab2.ngr"/>
      <outfile xil_pn:name="lab2.prj"/>
      <outfile xil_pn:name="lab2.stx"/>
      <outfile xil_pn:name="lab2.syr"/>
      <outfile xil_pn:name="lab2.xst"/>
      <outfile xil_pn:name="lab2_lab2_sch_tb.prj"/>
      <outfile xil_pn:name="lab2_lab2_sch_tb_beh.prj"/>
      <outfile xil_pn:name="lab2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1525881124" xil_pn:in_ck="-4506143813626624864" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891427" xil_pn:start_ts="1525881124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525885368" xil_pn:in_ck="1299298222985243271" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="412666136436474023" xil_pn:start_ts="1525885362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab2.bld"/>
      <outfile xil_pn:name="lab2.ngd"/>
      <outfile xil_pn:name="lab2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525885373" xil_pn:in_ck="1299298222985243272" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3236488012892527759" xil_pn:start_ts="1525885368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab2.pcf"/>
      <outfile xil_pn:name="lab2_map.map"/>
      <outfile xil_pn:name="lab2_map.mrp"/>
      <outfile xil_pn:name="lab2_map.ncd"/>
      <outfile xil_pn:name="lab2_map.ngm"/>
      <outfile xil_pn:name="lab2_map.xrpt"/>
      <outfile xil_pn:name="lab2_summary.xml"/>
      <outfile xil_pn:name="lab2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525885383" xil_pn:in_ck="8515426010633321889" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-4078461964484670437" xil_pn:start_ts="1525885373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab2.ncd"/>
      <outfile xil_pn:name="lab2.pad"/>
      <outfile xil_pn:name="lab2.par"/>
      <outfile xil_pn:name="lab2.ptwx"/>
      <outfile xil_pn:name="lab2.unroutes"/>
      <outfile xil_pn:name="lab2.xpi"/>
      <outfile xil_pn:name="lab2_pad.csv"/>
      <outfile xil_pn:name="lab2_pad.txt"/>
      <outfile xil_pn:name="lab2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1525885420" xil_pn:in_ck="4731960575332" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1525885411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab2.bgn"/>
      <outfile xil_pn:name="lab2.bit"/>
      <outfile xil_pn:name="lab2.drc"/>
      <outfile xil_pn:name="lab2.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1525885383" xil_pn:in_ck="1299298222985243140" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1525885380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab2.twr"/>
      <outfile xil_pn:name="lab2.twx"/>
    </transform>
  </transforms>

</generated_project>
