// Seed: 3243177393
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    input supply0 id_3,
    input supply1 id_4
    , id_15,
    output wand id_5,
    output supply1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    output wand id_10,
    input supply1 id_11,
    output wand id_12,
    input wire id_13
);
  assign id_12 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wor id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9,
    output tri1 id_10,
    input tri0 id_11,
    output logic id_12
);
  initial begin
    id_12 = 1;
    if (1'h0) begin
      id_12 <= 1;
      id_0  <= id_7;
      id_12 <= 1'b0;
      #1 id_0 = ~id_1;
    end
    id_9 = #id_14 id_8;
    #1 id_9 = id_6 - 1;
  end
  module_0(
      id_11, id_5, id_10, id_5, id_11, id_10, id_10, id_6, id_6, id_5, id_10, id_1, id_10, id_5
  );
endmodule
