ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.section	.rodata.str1.4,"aMS",%progbits,1
  16              		.align	2
  17              	.LC0:
  18 0000 64656661 		.ascii	"defaultTask\000"
  18      756C7454 
  18      61736B00 
  19              		.align	2
  20              	.LC2:
  21 000c 7461736B 		.ascii	"task1\000"
  21      3100
  22 0012 0000     		.align	2
  23              	.LC4:
  24 0014 7461736B 		.ascii	"task2\000"
  24      3200
  25              		.text
  26              	.Ltext0:
  27              		.cfi_sections	.debug_frame
  28              		.section	.text.StartDefaultTask,"ax",%progbits
  29              		.align	1
  30              		.global	StartDefaultTask
  31              		.syntax unified
  32              		.thumb
  33              		.thumb_func
  35              	StartDefaultTask:
  36              	.LFB157:
  37              		.file 1 "../../CM7/Core/Src/main.c"
   1:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM7/Core/Src/main.c **** /**
   3:../../CM7/Core/Src/main.c ****   ******************************************************************************
   4:../../CM7/Core/Src/main.c ****   * @file           : main.c
   5:../../CM7/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM7/Core/Src/main.c ****   ******************************************************************************
   7:../../CM7/Core/Src/main.c ****   * @attention
   8:../../CM7/Core/Src/main.c ****   *
   9:../../CM7/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM7/Core/Src/main.c ****   * All rights reserved.
  11:../../CM7/Core/Src/main.c ****   *
  12:../../CM7/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM7/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM7/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM7/Core/Src/main.c ****   *
  16:../../CM7/Core/Src/main.c ****   ******************************************************************************
  17:../../CM7/Core/Src/main.c ****   */
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 2


  18:../../CM7/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM7/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM7/Core/Src/main.c **** #include "main.h"
  21:../../CM7/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM7/Core/Src/main.c **** 
  23:../../CM7/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM7/Core/Src/main.c **** #include <stdio.h>
  26:../../CM7/Core/Src/main.c **** 
  27:../../CM7/Core/Src/main.c **** /* USER CODE END Includes */
  28:../../CM7/Core/Src/main.c **** 
  29:../../CM7/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:../../CM7/Core/Src/main.c **** 
  32:../../CM7/Core/Src/main.c **** /* USER CODE END PTD */
  33:../../CM7/Core/Src/main.c **** 
  34:../../CM7/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:../../CM7/Core/Src/main.c **** 
  37:../../CM7/Core/Src/main.c **** #ifndef HSEM_ID_0
  38:../../CM7/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  39:../../CM7/Core/Src/main.c **** #endif
  40:../../CM7/Core/Src/main.c **** 
  41:../../CM7/Core/Src/main.c **** /* USER CODE END PD */
  42:../../CM7/Core/Src/main.c **** 
  43:../../CM7/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:../../CM7/Core/Src/main.c **** #define ITM_Port32(n)  (*((volatile unsigned long *)(0xE0000000+4*n)))
  46:../../CM7/Core/Src/main.c **** 
  47:../../CM7/Core/Src/main.c **** /* USER CODE END PM */
  48:../../CM7/Core/Src/main.c **** 
  49:../../CM7/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  50:../../CM7/Core/Src/main.c **** 
  51:../../CM7/Core/Src/main.c **** UART_HandleTypeDef huart3;
  52:../../CM7/Core/Src/main.c **** 
  53:../../CM7/Core/Src/main.c **** osThreadId defaultTaskHandle;
  54:../../CM7/Core/Src/main.c **** osThreadId task1Handle;
  55:../../CM7/Core/Src/main.c **** osThreadId task2Handle;
  56:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:../../CM7/Core/Src/main.c **** 
  58:../../CM7/Core/Src/main.c **** /* USER CODE END PV */
  59:../../CM7/Core/Src/main.c **** 
  60:../../CM7/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:../../CM7/Core/Src/main.c **** void SystemClock_Config(void);
  62:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void);
  63:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  64:../../CM7/Core/Src/main.c **** void StartDefaultTask(void const * argument);
  65:../../CM7/Core/Src/main.c **** void StartTask1(void const * argument);
  66:../../CM7/Core/Src/main.c **** void StartTask2(void const * argument);
  67:../../CM7/Core/Src/main.c **** 
  68:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  69:../../CM7/Core/Src/main.c **** 
  70:../../CM7/Core/Src/main.c **** /* USER CODE END PFP */
  71:../../CM7/Core/Src/main.c **** 
  72:../../CM7/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  73:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  74:../../CM7/Core/Src/main.c **** uint16_t Loop = 0;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 3


  75:../../CM7/Core/Src/main.c **** uint16_t Data = 0;
  76:../../CM7/Core/Src/main.c **** 
  77:../../CM7/Core/Src/main.c **** int _write(int file, char *ptr, int len)
  78:../../CM7/Core/Src/main.c **** {
  79:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, (uint8_t *) ptr, len, 10);
  80:../../CM7/Core/Src/main.c **** 	return len;
  81:../../CM7/Core/Src/main.c **** }
  82:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
  83:../../CM7/Core/Src/main.c **** 
  84:../../CM7/Core/Src/main.c **** /**
  85:../../CM7/Core/Src/main.c ****   * @brief  The application entry point.
  86:../../CM7/Core/Src/main.c ****   * @retval int
  87:../../CM7/Core/Src/main.c ****   */
  88:../../CM7/Core/Src/main.c **** int main(void)
  89:../../CM7/Core/Src/main.c **** {
  90:../../CM7/Core/Src/main.c **** 
  91:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  92:../../CM7/Core/Src/main.c **** 
  93:../../CM7/Core/Src/main.c ****   /* USER CODE END 1 */
  94:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_0 */
  95:../../CM7/Core/Src/main.c ****   int32_t timeout;
  96:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
  97:../../CM7/Core/Src/main.c **** 
  98:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
  99:../../CM7/Core/Src/main.c ****   /* Wait until CPU2 boots and enters in stop mode or timeout*/
 100:../../CM7/Core/Src/main.c **** //  timeout = 0xFFFF;
 101:../../CM7/Core/Src/main.c **** //  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 102:../../CM7/Core/Src/main.c **** //  if ( timeout < 0 )
 103:../../CM7/Core/Src/main.c **** //  {
 104:../../CM7/Core/Src/main.c **** //  Error_Handler();
 105:../../CM7/Core/Src/main.c **** //  }
 106:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 107:../../CM7/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 108:../../CM7/Core/Src/main.c **** 
 109:../../CM7/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 110:../../CM7/Core/Src/main.c ****   HAL_Init();
 111:../../CM7/Core/Src/main.c **** 
 112:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 113:../../CM7/Core/Src/main.c **** 
 114:../../CM7/Core/Src/main.c ****   /* USER CODE END Init */
 115:../../CM7/Core/Src/main.c **** 
 116:../../CM7/Core/Src/main.c ****   /* Configure the system clock */
 117:../../CM7/Core/Src/main.c ****   SystemClock_Config();
 118:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 119:../../CM7/Core/Src/main.c **** /* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
 120:../../CM7/Core/Src/main.c **** HSEM notification */
 121:../../CM7/Core/Src/main.c **** /*HW semaphore Clock enable*/
 122:../../CM7/Core/Src/main.c **** //__HAL_RCC_HSEM_CLK_ENABLE();
 123:../../CM7/Core/Src/main.c **** /*Take HSEM */
 124:../../CM7/Core/Src/main.c **** //HAL_HSEM_FastTake(HSEM_ID_0);
 125:../../CM7/Core/Src/main.c **** /*Release HSEM in order to notify the CPU2(CM4)*/
 126:../../CM7/Core/Src/main.c **** //HAL_HSEM_Release(HSEM_ID_0,0);
 127:../../CM7/Core/Src/main.c **** /* wait until CPU2 wakes up from stop mode */
 128:../../CM7/Core/Src/main.c **** timeout = 0xFFFF;
 129:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 130:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 131:../../CM7/Core/Src/main.c **** {
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 4


 132:../../CM7/Core/Src/main.c **** Error_Handler();
 133:../../CM7/Core/Src/main.c **** }
 134:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_2 */
 135:../../CM7/Core/Src/main.c **** 
 136:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 137:../../CM7/Core/Src/main.c **** //  ITM_Port32(31) = 1;
 138:../../CM7/Core/Src/main.c ****   /* USER CODE END SysInit */
 139:../../CM7/Core/Src/main.c **** 
 140:../../CM7/Core/Src/main.c ****   /* Initialize all configured peripherals */
 141:../../CM7/Core/Src/main.c ****   MX_GPIO_Init();
 142:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 143:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 144:../../CM7/Core/Src/main.c ****   printf("GPIO Init Done \r\n");
 145:../../CM7/Core/Src/main.c **** //  ITM_Port32(31) = 2;
 146:../../CM7/Core/Src/main.c ****   /* USER CODE END 2 */
 147:../../CM7/Core/Src/main.c **** 
 148:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 149:../../CM7/Core/Src/main.c ****   /* add mutexes, ... */
 150:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 151:../../CM7/Core/Src/main.c **** 
 152:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 153:../../CM7/Core/Src/main.c ****   /* add semaphores, ... */
 154:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 155:../../CM7/Core/Src/main.c **** 
 156:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 157:../../CM7/Core/Src/main.c ****   /* start timers, add new ones, ... */
 158:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 159:../../CM7/Core/Src/main.c **** 
 160:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 161:../../CM7/Core/Src/main.c ****   /* add queues, ... */
 162:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 163:../../CM7/Core/Src/main.c **** 
 164:../../CM7/Core/Src/main.c ****   /* Create the thread(s) */
 165:../../CM7/Core/Src/main.c ****   /* definition and creation of defaultTask */
 166:../../CM7/Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 167:../../CM7/Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 168:../../CM7/Core/Src/main.c **** 
 169:../../CM7/Core/Src/main.c ****   /* definition and creation of task1 */
 170:../../CM7/Core/Src/main.c ****   osThreadDef(task1, StartTask1, osPriorityRealtime, 0, 128);
 171:../../CM7/Core/Src/main.c ****   task1Handle = osThreadCreate(osThread(task1), (void*) 0);
 172:../../CM7/Core/Src/main.c **** 
 173:../../CM7/Core/Src/main.c ****   /* definition and creation of task2 */
 174:../../CM7/Core/Src/main.c ****   osThreadDef(task2, StartTask2, osPriorityNormal, 0, 128);
 175:../../CM7/Core/Src/main.c ****   task2Handle = osThreadCreate(osThread(task2), (void*) 1);
 176:../../CM7/Core/Src/main.c **** 
 177:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 178:../../CM7/Core/Src/main.c ****   /* add threads, ... */
 179:../../CM7/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 180:../../CM7/Core/Src/main.c **** 
 181:../../CM7/Core/Src/main.c ****   /* Start scheduler */
 182:../../CM7/Core/Src/main.c ****   osKernelStart();
 183:../../CM7/Core/Src/main.c **** 
 184:../../CM7/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 185:../../CM7/Core/Src/main.c **** 
 186:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 187:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 188:../../CM7/Core/Src/main.c ****   while (1)
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 5


 189:../../CM7/Core/Src/main.c ****   {
 190:../../CM7/Core/Src/main.c ****     /* USER CODE END WHILE */
 191:../../CM7/Core/Src/main.c **** 
 192:../../CM7/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 193:../../CM7/Core/Src/main.c **** 	printf("I'm in the main loop!\n\r");
 194:../../CM7/Core/Src/main.c **** //	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_15);
 195:../../CM7/Core/Src/main.c **** //	osDelay(50);
 196:../../CM7/Core/Src/main.c **** //	HAL_Delay(500);
 197:../../CM7/Core/Src/main.c **** //	Loop++;
 198:../../CM7/Core/Src/main.c **** ////	Data++;
 199:../../CM7/Core/Src/main.c **** //	if(Loop > 100)
 200:../../CM7/Core/Src/main.c **** //	{
 201:../../CM7/Core/Src/main.c **** //		Loop = 0;
 202:../../CM7/Core/Src/main.c **** //	}
 203:../../CM7/Core/Src/main.c **** 
 204:../../CM7/Core/Src/main.c **** //	if(Data > 100)
 205:../../CM7/Core/Src/main.c **** //	{
 206:../../CM7/Core/Src/main.c **** //		Data = 0;
 207:../../CM7/Core/Src/main.c **** //	}
 208:../../CM7/Core/Src/main.c ****   }
 209:../../CM7/Core/Src/main.c ****   /* USER CODE END 3 */
 210:../../CM7/Core/Src/main.c **** }
 211:../../CM7/Core/Src/main.c **** 
 212:../../CM7/Core/Src/main.c **** /**
 213:../../CM7/Core/Src/main.c ****   * @brief System Clock Configuration
 214:../../CM7/Core/Src/main.c ****   * @retval None
 215:../../CM7/Core/Src/main.c ****   */
 216:../../CM7/Core/Src/main.c **** void SystemClock_Config(void)
 217:../../CM7/Core/Src/main.c **** {
 218:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 219:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 220:../../CM7/Core/Src/main.c **** 
 221:../../CM7/Core/Src/main.c ****   /** Supply configuration update enable
 222:../../CM7/Core/Src/main.c ****   */
 223:../../CM7/Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 224:../../CM7/Core/Src/main.c **** 
 225:../../CM7/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 226:../../CM7/Core/Src/main.c ****   */
 227:../../CM7/Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 228:../../CM7/Core/Src/main.c **** 
 229:../../CM7/Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 230:../../CM7/Core/Src/main.c **** 
 231:../../CM7/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 232:../../CM7/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 233:../../CM7/Core/Src/main.c ****   */
 234:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 235:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 236:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 237:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 238:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 239:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 23;
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 177;
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 4;
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 6


 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 247:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 248:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 249:../../CM7/Core/Src/main.c ****   {
 250:../../CM7/Core/Src/main.c ****     Error_Handler();
 251:../../CM7/Core/Src/main.c ****   }
 252:../../CM7/Core/Src/main.c **** 
 253:../../CM7/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 254:../../CM7/Core/Src/main.c ****   */
 255:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 256:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 257:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 258:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 259:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 260:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 261:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 262:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 263:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 264:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 265:../../CM7/Core/Src/main.c **** 
 266:../../CM7/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 267:../../CM7/Core/Src/main.c ****   {
 268:../../CM7/Core/Src/main.c ****     Error_Handler();
 269:../../CM7/Core/Src/main.c ****   }
 270:../../CM7/Core/Src/main.c **** }
 271:../../CM7/Core/Src/main.c **** 
 272:../../CM7/Core/Src/main.c **** /**
 273:../../CM7/Core/Src/main.c ****   * @brief USART3 Initialization Function
 274:../../CM7/Core/Src/main.c ****   * @param None
 275:../../CM7/Core/Src/main.c ****   * @retval None
 276:../../CM7/Core/Src/main.c ****   */
 277:../../CM7/Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 278:../../CM7/Core/Src/main.c **** {
 279:../../CM7/Core/Src/main.c **** 
 280:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 281:../../CM7/Core/Src/main.c **** 
 282:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 283:../../CM7/Core/Src/main.c **** 
 284:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 285:../../CM7/Core/Src/main.c **** 
 286:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 287:../../CM7/Core/Src/main.c ****   huart3.Instance = USART3;
 288:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 289:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 290:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 291:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 292:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 293:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 294:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 295:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 296:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 297:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 298:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 299:../../CM7/Core/Src/main.c ****   {
 300:../../CM7/Core/Src/main.c ****     Error_Handler();
 301:../../CM7/Core/Src/main.c ****   }
 302:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 7


 303:../../CM7/Core/Src/main.c ****   {
 304:../../CM7/Core/Src/main.c ****     Error_Handler();
 305:../../CM7/Core/Src/main.c ****   }
 306:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 307:../../CM7/Core/Src/main.c ****   {
 308:../../CM7/Core/Src/main.c ****     Error_Handler();
 309:../../CM7/Core/Src/main.c ****   }
 310:../../CM7/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 311:../../CM7/Core/Src/main.c ****   {
 312:../../CM7/Core/Src/main.c ****     Error_Handler();
 313:../../CM7/Core/Src/main.c ****   }
 314:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 315:../../CM7/Core/Src/main.c **** 
 316:../../CM7/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 317:../../CM7/Core/Src/main.c **** 
 318:../../CM7/Core/Src/main.c **** }
 319:../../CM7/Core/Src/main.c **** 
 320:../../CM7/Core/Src/main.c **** /**
 321:../../CM7/Core/Src/main.c ****   * @brief GPIO Initialization Function
 322:../../CM7/Core/Src/main.c ****   * @param None
 323:../../CM7/Core/Src/main.c ****   * @retval None
 324:../../CM7/Core/Src/main.c ****   */
 325:../../CM7/Core/Src/main.c **** static void MX_GPIO_Init(void)
 326:../../CM7/Core/Src/main.c **** {
 327:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 328:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 329:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 330:../../CM7/Core/Src/main.c **** 
 331:../../CM7/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 336:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 337:../../CM7/Core/Src/main.c **** 
 338:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 339:../../CM7/Core/Src/main.c ****   HAL_GPIO_WritePin(USER1_GPIO_Port, USER1_Pin, GPIO_PIN_RESET);
 340:../../CM7/Core/Src/main.c **** 
 341:../../CM7/Core/Src/main.c ****   /*Configure GPIO pin : USER1_Pin */
 342:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pin = USER1_Pin;
 343:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 344:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 345:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 346:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 347:../../CM7/Core/Src/main.c **** 
 348:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 349:../../CM7/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 350:../../CM7/Core/Src/main.c **** }
 351:../../CM7/Core/Src/main.c **** 
 352:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 353:../../CM7/Core/Src/main.c **** //int _write(int file, char *ptr, int len)
 354:../../CM7/Core/Src/main.c **** //{
 355:../../CM7/Core/Src/main.c **** //  int DataIdx;
 356:../../CM7/Core/Src/main.c **** //  for (DataIdx=0; DataIdx<len; DataIdx++)
 357:../../CM7/Core/Src/main.c **** //  {
 358:../../CM7/Core/Src/main.c **** //    ITM_SendChar(*ptr++);
 359:../../CM7/Core/Src/main.c **** //  }
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 8


 360:../../CM7/Core/Src/main.c **** //  return len;
 361:../../CM7/Core/Src/main.c **** //}
 362:../../CM7/Core/Src/main.c **** /* USER CODE END 4 */
 363:../../CM7/Core/Src/main.c **** 
 364:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 365:../../CM7/Core/Src/main.c **** /**
 366:../../CM7/Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 367:../../CM7/Core/Src/main.c ****   * @param  argument: Not used
 368:../../CM7/Core/Src/main.c ****   * @retval None
 369:../../CM7/Core/Src/main.c ****   */
 370:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 371:../../CM7/Core/Src/main.c **** void StartDefaultTask(void const * argument)
 372:../../CM7/Core/Src/main.c **** {
  38              		.loc 1 372 1 view -0
  39              		.cfi_startproc
  40              		@ Volatile: function does not return.
  41              		@ args = 0, pretend = 0, frame = 0
  42              		@ frame_needed = 0, uses_anonymous_args = 0
  43              		@ link register save eliminated.
  44              	.LVL0:
  45              	.L2:
 373:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 374:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 375:../../CM7/Core/Src/main.c ****   for(;;)
  46              		.loc 1 375 3 discriminator 1 view .LVU1
 376:../../CM7/Core/Src/main.c ****   {
 377:../../CM7/Core/Src/main.c **** //    osDelay(1);
 378:../../CM7/Core/Src/main.c ****   }
  47              		.loc 1 378 3 discriminator 1 view .LVU2
 375:../../CM7/Core/Src/main.c ****   {
  48              		.loc 1 375 8 discriminator 1 view .LVU3
  49 0000 FEE7     		b	.L2
  50              		.cfi_endproc
  51              	.LFE157:
  53              		.section	.rodata.StartTask2.str1.4,"aMS",%progbits,1
  54              		.align	2
  55              	.LC6:
  56 0000 5461736B 		.ascii	"Task 2\012\015\000"
  56      20320A0D 
  56      00
  57              		.section	.text.StartTask2,"ax",%progbits
  58              		.align	1
  59              		.global	StartTask2
  60              		.syntax unified
  61              		.thumb
  62              		.thumb_func
  64              	StartTask2:
  65              	.LFB159:
 379:../../CM7/Core/Src/main.c ****   /* USER CODE END 5 */
 380:../../CM7/Core/Src/main.c **** }
 381:../../CM7/Core/Src/main.c **** 
 382:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartTask1 */
 383:../../CM7/Core/Src/main.c **** /**
 384:../../CM7/Core/Src/main.c **** * @brief Function implementing the task1 thread.
 385:../../CM7/Core/Src/main.c **** * @param argument: Not used
 386:../../CM7/Core/Src/main.c **** * @retval None
 387:../../CM7/Core/Src/main.c **** */
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 9


 388:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartTask1 */
 389:../../CM7/Core/Src/main.c **** void StartTask1(void const * argument)
 390:../../CM7/Core/Src/main.c **** {
 391:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN StartTask1 */
 392:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 393:../../CM7/Core/Src/main.c ****   for(;;)
 394:../../CM7/Core/Src/main.c ****   {
 395:../../CM7/Core/Src/main.c ****     printf("Task 1\n\r");
 396:../../CM7/Core/Src/main.c **** 	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_13);
 397:../../CM7/Core/Src/main.c **** 	Loop++;
 398:../../CM7/Core/Src/main.c **** 	HAL_Delay(500);
 399:../../CM7/Core/Src/main.c **** //    osDelay(1000);
 400:../../CM7/Core/Src/main.c ****   }
 401:../../CM7/Core/Src/main.c ****   /* USER CODE END StartTask1 */
 402:../../CM7/Core/Src/main.c **** }
 403:../../CM7/Core/Src/main.c **** 
 404:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Header_StartTask2 */
 405:../../CM7/Core/Src/main.c **** /**
 406:../../CM7/Core/Src/main.c **** * @brief Function implementing the task2 thread.
 407:../../CM7/Core/Src/main.c **** * @param argument: Not used
 408:../../CM7/Core/Src/main.c **** * @retval None
 409:../../CM7/Core/Src/main.c **** */
 410:../../CM7/Core/Src/main.c **** /* USER CODE END Header_StartTask2 */
 411:../../CM7/Core/Src/main.c **** void StartTask2(void const * argument)
 412:../../CM7/Core/Src/main.c **** {
  66              		.loc 1 412 1 view -0
  67              		.cfi_startproc
  68              		@ Volatile: function does not return.
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              	.LVL1:
  72              		.loc 1 412 1 is_stmt 0 view .LVU5
  73 0000 08B5     		push	{r3, lr}
  74              	.LCFI0:
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 3, -8
  77              		.cfi_offset 14, -4
  78              	.LVL2:
  79              	.L4:
 413:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN StartTask2 */
 414:../../CM7/Core/Src/main.c ****   /* Infinite loop */
 415:../../CM7/Core/Src/main.c ****   for(;;)
  80              		.loc 1 415 3 is_stmt 1 discriminator 1 view .LVU6
 416:../../CM7/Core/Src/main.c ****   {
 417:../../CM7/Core/Src/main.c **** 	Data++;
  81              		.loc 1 417 2 discriminator 1 view .LVU7
  82              		.loc 1 417 6 is_stmt 0 discriminator 1 view .LVU8
  83 0002 044A     		ldr	r2, .L6
  84 0004 1388     		ldrh	r3, [r2]
  85 0006 0133     		adds	r3, r3, #1
  86 0008 1380     		strh	r3, [r2]	@ movhi
 418:../../CM7/Core/Src/main.c **** 	printf("Task 2\n\r");
  87              		.loc 1 418 2 is_stmt 1 discriminator 1 view .LVU9
  88 000a 0348     		ldr	r0, .L6+4
  89 000c FFF7FEFF 		bl	printf
  90              	.LVL3:
 415:../../CM7/Core/Src/main.c ****   {
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 10


  91              		.loc 1 415 8 discriminator 1 view .LVU10
  92 0010 F7E7     		b	.L4
  93              	.L7:
  94 0012 00BF     		.align	2
  95              	.L6:
  96 0014 00000000 		.word	.LANCHOR0
  97 0018 00000000 		.word	.LC6
  98              		.cfi_endproc
  99              	.LFE159:
 101              		.section	.text.MX_GPIO_Init,"ax",%progbits
 102              		.align	1
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 107              	MX_GPIO_Init:
 108              	.LFB156:
 326:../../CM7/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 109              		.loc 1 326 1 view -0
 110              		.cfi_startproc
 111              		@ args = 0, pretend = 0, frame = 40
 112              		@ frame_needed = 0, uses_anonymous_args = 0
 113 0000 30B5     		push	{r4, r5, lr}
 114              	.LCFI1:
 115              		.cfi_def_cfa_offset 12
 116              		.cfi_offset 4, -12
 117              		.cfi_offset 5, -8
 118              		.cfi_offset 14, -4
 119 0002 8BB0     		sub	sp, sp, #44
 120              	.LCFI2:
 121              		.cfi_def_cfa_offset 56
 327:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 122              		.loc 1 327 3 view .LVU12
 327:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 123              		.loc 1 327 20 is_stmt 0 view .LVU13
 124 0004 0024     		movs	r4, #0
 125 0006 0594     		str	r4, [sp, #20]
 126 0008 0694     		str	r4, [sp, #24]
 127 000a 0794     		str	r4, [sp, #28]
 128 000c 0894     		str	r4, [sp, #32]
 129 000e 0994     		str	r4, [sp, #36]
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 130              		.loc 1 332 3 is_stmt 1 view .LVU14
 131              	.LBB4:
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 132              		.loc 1 332 3 view .LVU15
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 133              		.loc 1 332 3 view .LVU16
 134 0010 284B     		ldr	r3, .L10
 135 0012 D3F8E020 		ldr	r2, [r3, #224]
 136 0016 42F00102 		orr	r2, r2, #1
 137 001a C3F8E020 		str	r2, [r3, #224]
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 138              		.loc 1 332 3 view .LVU17
 139 001e D3F8E020 		ldr	r2, [r3, #224]
 140 0022 02F00102 		and	r2, r2, #1
 141 0026 0092     		str	r2, [sp]
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 11


 142              		.loc 1 332 3 view .LVU18
 143 0028 009A     		ldr	r2, [sp]
 144              	.LBE4:
 332:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 145              		.loc 1 332 3 view .LVU19
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 146              		.loc 1 333 3 view .LVU20
 147              	.LBB5:
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 148              		.loc 1 333 3 view .LVU21
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 149              		.loc 1 333 3 view .LVU22
 150 002a D3F8E020 		ldr	r2, [r3, #224]
 151 002e 42F00402 		orr	r2, r2, #4
 152 0032 C3F8E020 		str	r2, [r3, #224]
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 153              		.loc 1 333 3 view .LVU23
 154 0036 D3F8E020 		ldr	r2, [r3, #224]
 155 003a 02F00402 		and	r2, r2, #4
 156 003e 0192     		str	r2, [sp, #4]
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 157              		.loc 1 333 3 view .LVU24
 158 0040 019A     		ldr	r2, [sp, #4]
 159              	.LBE5:
 333:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 160              		.loc 1 333 3 view .LVU25
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 161              		.loc 1 334 3 view .LVU26
 162              	.LBB6:
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 163              		.loc 1 334 3 view .LVU27
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 164              		.loc 1 334 3 view .LVU28
 165 0042 D3F8E020 		ldr	r2, [r3, #224]
 166 0046 42F00202 		orr	r2, r2, #2
 167 004a C3F8E020 		str	r2, [r3, #224]
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 168              		.loc 1 334 3 view .LVU29
 169 004e D3F8E020 		ldr	r2, [r3, #224]
 170 0052 02F00202 		and	r2, r2, #2
 171 0056 0292     		str	r2, [sp, #8]
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 172              		.loc 1 334 3 view .LVU30
 173 0058 029A     		ldr	r2, [sp, #8]
 174              	.LBE6:
 334:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
 175              		.loc 1 334 3 view .LVU31
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 176              		.loc 1 335 3 view .LVU32
 177              	.LBB7:
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 178              		.loc 1 335 3 view .LVU33
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 179              		.loc 1 335 3 view .LVU34
 180 005a D3F8E020 		ldr	r2, [r3, #224]
 181 005e 42F48072 		orr	r2, r2, #256
 182 0062 C3F8E020 		str	r2, [r3, #224]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 12


 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 183              		.loc 1 335 3 view .LVU35
 184 0066 D3F8E020 		ldr	r2, [r3, #224]
 185 006a 02F48072 		and	r2, r2, #256
 186 006e 0392     		str	r2, [sp, #12]
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 187              		.loc 1 335 3 view .LVU36
 188 0070 039A     		ldr	r2, [sp, #12]
 189              	.LBE7:
 335:../../CM7/Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 190              		.loc 1 335 3 view .LVU37
 336:../../CM7/Core/Src/main.c **** 
 191              		.loc 1 336 3 view .LVU38
 192              	.LBB8:
 336:../../CM7/Core/Src/main.c **** 
 193              		.loc 1 336 3 view .LVU39
 336:../../CM7/Core/Src/main.c **** 
 194              		.loc 1 336 3 view .LVU40
 195 0072 D3F8E020 		ldr	r2, [r3, #224]
 196 0076 42F08002 		orr	r2, r2, #128
 197 007a C3F8E020 		str	r2, [r3, #224]
 336:../../CM7/Core/Src/main.c **** 
 198              		.loc 1 336 3 view .LVU41
 199 007e D3F8E030 		ldr	r3, [r3, #224]
 200 0082 03F08003 		and	r3, r3, #128
 201 0086 0493     		str	r3, [sp, #16]
 336:../../CM7/Core/Src/main.c **** 
 202              		.loc 1 336 3 view .LVU42
 203 0088 049B     		ldr	r3, [sp, #16]
 204              	.LBE8:
 336:../../CM7/Core/Src/main.c **** 
 205              		.loc 1 336 3 view .LVU43
 339:../../CM7/Core/Src/main.c **** 
 206              		.loc 1 339 3 view .LVU44
 207 008a 0B4D     		ldr	r5, .L10+4
 208 008c 2246     		mov	r2, r4
 209 008e 4FF40051 		mov	r1, #8192
 210 0092 2846     		mov	r0, r5
 211 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 212              	.LVL4:
 342:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 213              		.loc 1 342 3 view .LVU45
 342:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 214              		.loc 1 342 23 is_stmt 0 view .LVU46
 215 0098 4FF40053 		mov	r3, #8192
 216 009c 0593     		str	r3, [sp, #20]
 343:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 343 3 is_stmt 1 view .LVU47
 343:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 218              		.loc 1 343 24 is_stmt 0 view .LVU48
 219 009e 0123     		movs	r3, #1
 220 00a0 0693     		str	r3, [sp, #24]
 344:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 221              		.loc 1 344 3 is_stmt 1 view .LVU49
 344:../../CM7/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 344 24 is_stmt 0 view .LVU50
 223 00a2 0794     		str	r4, [sp, #28]
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 13


 345:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 224              		.loc 1 345 3 is_stmt 1 view .LVU51
 345:../../CM7/Core/Src/main.c ****   HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 225              		.loc 1 345 25 is_stmt 0 view .LVU52
 226 00a4 0894     		str	r4, [sp, #32]
 346:../../CM7/Core/Src/main.c **** 
 227              		.loc 1 346 3 is_stmt 1 view .LVU53
 228 00a6 05A9     		add	r1, sp, #20
 229 00a8 2846     		mov	r0, r5
 230 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 231              	.LVL5:
 350:../../CM7/Core/Src/main.c **** 
 232              		.loc 1 350 1 is_stmt 0 view .LVU54
 233 00ae 0BB0     		add	sp, sp, #44
 234              	.LCFI3:
 235              		.cfi_def_cfa_offset 12
 236              		@ sp needed
 237 00b0 30BD     		pop	{r4, r5, pc}
 238              	.L11:
 239 00b2 00BF     		.align	2
 240              	.L10:
 241 00b4 00440258 		.word	1476543488
 242 00b8 00200258 		.word	1476534272
 243              		.cfi_endproc
 244              	.LFE156:
 246              		.section	.rodata.StartTask1.str1.4,"aMS",%progbits,1
 247              		.align	2
 248              	.LC7:
 249 0000 5461736B 		.ascii	"Task 1\012\015\000"
 249      20310A0D 
 249      00
 250              		.section	.text.StartTask1,"ax",%progbits
 251              		.align	1
 252              		.global	StartTask1
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	StartTask1:
 258              	.LFB158:
 390:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN StartTask1 */
 259              		.loc 1 390 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ Volatile: function does not return.
 262              		@ args = 0, pretend = 0, frame = 0
 263              		@ frame_needed = 0, uses_anonymous_args = 0
 264              	.LVL6:
 390:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN StartTask1 */
 265              		.loc 1 390 1 is_stmt 0 view .LVU56
 266 0000 08B5     		push	{r3, lr}
 267              	.LCFI4:
 268              		.cfi_def_cfa_offset 8
 269              		.cfi_offset 3, -8
 270              		.cfi_offset 14, -4
 271              	.LVL7:
 272              	.L13:
 393:../../CM7/Core/Src/main.c ****   {
 273              		.loc 1 393 3 is_stmt 1 discriminator 1 view .LVU57
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 14


 395:../../CM7/Core/Src/main.c **** 	HAL_GPIO_TogglePin(GPIOI, GPIO_PIN_13);
 274              		.loc 1 395 5 discriminator 1 view .LVU58
 275 0002 0848     		ldr	r0, .L15
 276 0004 FFF7FEFF 		bl	printf
 277              	.LVL8:
 396:../../CM7/Core/Src/main.c **** 	Loop++;
 278              		.loc 1 396 2 discriminator 1 view .LVU59
 279 0008 4FF40051 		mov	r1, #8192
 280 000c 0648     		ldr	r0, .L15+4
 281 000e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 282              	.LVL9:
 397:../../CM7/Core/Src/main.c **** 	HAL_Delay(500);
 283              		.loc 1 397 2 discriminator 1 view .LVU60
 397:../../CM7/Core/Src/main.c **** 	HAL_Delay(500);
 284              		.loc 1 397 6 is_stmt 0 discriminator 1 view .LVU61
 285 0012 064A     		ldr	r2, .L15+8
 286 0014 1388     		ldrh	r3, [r2]
 287 0016 0133     		adds	r3, r3, #1
 288 0018 1380     		strh	r3, [r2]	@ movhi
 398:../../CM7/Core/Src/main.c **** //    osDelay(1000);
 289              		.loc 1 398 2 is_stmt 1 discriminator 1 view .LVU62
 290 001a 4FF4FA70 		mov	r0, #500
 291 001e FFF7FEFF 		bl	HAL_Delay
 292              	.LVL10:
 393:../../CM7/Core/Src/main.c ****   {
 293              		.loc 1 393 8 discriminator 1 view .LVU63
 294 0022 EEE7     		b	.L13
 295              	.L16:
 296              		.align	2
 297              	.L15:
 298 0024 00000000 		.word	.LC7
 299 0028 00200258 		.word	1476534272
 300 002c 00000000 		.word	.LANCHOR1
 301              		.cfi_endproc
 302              	.LFE158:
 304              		.section	.text._write,"ax",%progbits
 305              		.align	1
 306              		.global	_write
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 311              	_write:
 312              	.LVL11:
 313              	.LFB152:
  78:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, (uint8_t *) ptr, len, 10);
 314              		.loc 1 78 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
  78:../../CM7/Core/Src/main.c **** 	HAL_UART_Transmit(&huart3, (uint8_t *) ptr, len, 10);
 318              		.loc 1 78 1 is_stmt 0 view .LVU65
 319 0000 10B5     		push	{r4, lr}
 320              	.LCFI5:
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 4, -8
 323              		.cfi_offset 14, -4
 324 0002 1446     		mov	r4, r2
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 15


  79:../../CM7/Core/Src/main.c **** 	return len;
 325              		.loc 1 79 2 is_stmt 1 view .LVU66
 326 0004 0A23     		movs	r3, #10
 327 0006 92B2     		uxth	r2, r2
 328              	.LVL12:
  79:../../CM7/Core/Src/main.c **** 	return len;
 329              		.loc 1 79 2 is_stmt 0 view .LVU67
 330 0008 0248     		ldr	r0, .L19
 331              	.LVL13:
  79:../../CM7/Core/Src/main.c **** 	return len;
 332              		.loc 1 79 2 view .LVU68
 333 000a FFF7FEFF 		bl	HAL_UART_Transmit
 334              	.LVL14:
  80:../../CM7/Core/Src/main.c **** }
 335              		.loc 1 80 2 is_stmt 1 view .LVU69
  81:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 336              		.loc 1 81 1 is_stmt 0 view .LVU70
 337 000e 2046     		mov	r0, r4
 338 0010 10BD     		pop	{r4, pc}
 339              	.LVL15:
 340              	.L20:
  81:../../CM7/Core/Src/main.c **** /* USER CODE END 0 */
 341              		.loc 1 81 1 view .LVU71
 342 0012 00BF     		.align	2
 343              	.L19:
 344 0014 00000000 		.word	.LANCHOR2
 345              		.cfi_endproc
 346              	.LFE152:
 348              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 349              		.align	1
 350              		.global	HAL_TIM_PeriodElapsedCallback
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	HAL_TIM_PeriodElapsedCallback:
 356              	.LVL16:
 357              	.LFB160:
 419:../../CM7/Core/Src/main.c **** //    HAL_Delay(50);
 420:../../CM7/Core/Src/main.c ****   }
 421:../../CM7/Core/Src/main.c ****   /* USER CODE END StartTask2 */
 422:../../CM7/Core/Src/main.c **** }
 423:../../CM7/Core/Src/main.c **** 
 424:../../CM7/Core/Src/main.c **** /**
 425:../../CM7/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 426:../../CM7/Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 427:../../CM7/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 428:../../CM7/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 429:../../CM7/Core/Src/main.c ****   * @param  htim : TIM handle
 430:../../CM7/Core/Src/main.c ****   * @retval None
 431:../../CM7/Core/Src/main.c ****   */
 432:../../CM7/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 433:../../CM7/Core/Src/main.c **** {
 358              		.loc 1 433 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		.loc 1 433 1 is_stmt 0 view .LVU73
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 16


 363 0000 08B5     		push	{r3, lr}
 364              	.LCFI6:
 365              		.cfi_def_cfa_offset 8
 366              		.cfi_offset 3, -8
 367              		.cfi_offset 14, -4
 434:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 435:../../CM7/Core/Src/main.c **** 
 436:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 437:../../CM7/Core/Src/main.c ****   if (htim->Instance == TIM6) {
 368              		.loc 1 437 3 is_stmt 1 view .LVU74
 369              		.loc 1 437 11 is_stmt 0 view .LVU75
 370 0002 0268     		ldr	r2, [r0]
 371              		.loc 1 437 6 view .LVU76
 372 0004 034B     		ldr	r3, .L25
 373 0006 9A42     		cmp	r2, r3
 374 0008 00D0     		beq	.L24
 375              	.LVL17:
 376              	.L21:
 438:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 439:../../CM7/Core/Src/main.c ****   }
 440:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 441:../../CM7/Core/Src/main.c **** 
 442:../../CM7/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 443:../../CM7/Core/Src/main.c **** }
 377              		.loc 1 443 1 view .LVU77
 378 000a 08BD     		pop	{r3, pc}
 379              	.LVL18:
 380              	.L24:
 438:../../CM7/Core/Src/main.c ****     HAL_IncTick();
 381              		.loc 1 438 5 is_stmt 1 view .LVU78
 382 000c FFF7FEFF 		bl	HAL_IncTick
 383              	.LVL19:
 384              		.loc 1 443 1 is_stmt 0 view .LVU79
 385 0010 FBE7     		b	.L21
 386              	.L26:
 387 0012 00BF     		.align	2
 388              	.L25:
 389 0014 00100040 		.word	1073745920
 390              		.cfi_endproc
 391              	.LFE160:
 393              		.section	.text.Error_Handler,"ax",%progbits
 394              		.align	1
 395              		.global	Error_Handler
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	Error_Handler:
 401              	.LFB161:
 444:../../CM7/Core/Src/main.c **** 
 445:../../CM7/Core/Src/main.c **** /**
 446:../../CM7/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 447:../../CM7/Core/Src/main.c ****   * @retval None
 448:../../CM7/Core/Src/main.c ****   */
 449:../../CM7/Core/Src/main.c **** void Error_Handler(void)
 450:../../CM7/Core/Src/main.c **** {
 402              		.loc 1 450 1 is_stmt 1 view -0
 403              		.cfi_startproc
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 17


 404              		@ Volatile: function does not return.
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 451:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 452:../../CM7/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 453:../../CM7/Core/Src/main.c ****   __disable_irq();
 408              		.loc 1 453 3 view .LVU81
 409              	.LBB9:
 410              	.LBI9:
 411              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 18


  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 19


 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 20


 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 412              		.loc 2 207 27 view .LVU82
 413              	.LBB10:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 414              		.loc 2 209 3 view .LVU83
 415              		.syntax unified
 416              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 417 0000 72B6     		cpsid i
 418              	@ 0 "" 2
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 21


 419              		.loc 2 210 1 is_stmt 0 view .LVU84
 420              		.thumb
 421              		.syntax unified
 422 0002 02E0     		b	.L28
 423              	.L30:
 424              	.LBE10:
 425              	.LBE9:
 454:../../CM7/Core/Src/main.c ****   while (1)
 455:../../CM7/Core/Src/main.c ****   {
 456:../../CM7/Core/Src/main.c **** 	  Data++;
 457:../../CM7/Core/Src/main.c **** 	  if (Data > 100)
 458:../../CM7/Core/Src/main.c **** 	  {
 459:../../CM7/Core/Src/main.c **** 		  Data = 0;
 426              		.loc 1 459 5 is_stmt 1 view .LVU85
 427              		.loc 1 459 10 is_stmt 0 view .LVU86
 428 0004 1346     		mov	r3, r2
 429 0006 0022     		movs	r2, #0
 430 0008 1A80     		strh	r2, [r3]	@ movhi
 431              	.L28:
 454:../../CM7/Core/Src/main.c ****   while (1)
 432              		.loc 1 454 3 is_stmt 1 view .LVU87
 456:../../CM7/Core/Src/main.c **** 	  if (Data > 100)
 433              		.loc 1 456 4 view .LVU88
 456:../../CM7/Core/Src/main.c **** 	  if (Data > 100)
 434              		.loc 1 456 8 is_stmt 0 view .LVU89
 435 000a 044A     		ldr	r2, .L31
 436 000c 1388     		ldrh	r3, [r2]
 437 000e 0133     		adds	r3, r3, #1
 438 0010 9BB2     		uxth	r3, r3
 439 0012 1380     		strh	r3, [r2]	@ movhi
 457:../../CM7/Core/Src/main.c **** 	  {
 440              		.loc 1 457 4 is_stmt 1 view .LVU90
 457:../../CM7/Core/Src/main.c **** 	  {
 441              		.loc 1 457 7 is_stmt 0 view .LVU91
 442 0014 642B     		cmp	r3, #100
 443 0016 F8D9     		bls	.L28
 444 0018 F4E7     		b	.L30
 445              	.L32:
 446 001a 00BF     		.align	2
 447              	.L31:
 448 001c 00000000 		.word	.LANCHOR0
 449              		.cfi_endproc
 450              	.LFE161:
 452              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 453              		.align	1
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 458              	MX_USART3_UART_Init:
 459              	.LFB155:
 278:../../CM7/Core/Src/main.c **** 
 460              		.loc 1 278 1 is_stmt 1 view -0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464 0000 08B5     		push	{r3, lr}
 465              	.LCFI7:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 22


 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 287:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 469              		.loc 1 287 3 view .LVU93
 287:../../CM7/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 470              		.loc 1 287 19 is_stmt 0 view .LVU94
 471 0002 1548     		ldr	r0, .L43
 472 0004 154B     		ldr	r3, .L43+4
 473 0006 0360     		str	r3, [r0]
 288:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 474              		.loc 1 288 3 is_stmt 1 view .LVU95
 288:../../CM7/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 475              		.loc 1 288 24 is_stmt 0 view .LVU96
 476 0008 4FF4E133 		mov	r3, #115200
 477 000c 4360     		str	r3, [r0, #4]
 289:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 478              		.loc 1 289 3 is_stmt 1 view .LVU97
 289:../../CM7/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 479              		.loc 1 289 26 is_stmt 0 view .LVU98
 480 000e 0023     		movs	r3, #0
 481 0010 8360     		str	r3, [r0, #8]
 290:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 482              		.loc 1 290 3 is_stmt 1 view .LVU99
 290:../../CM7/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 483              		.loc 1 290 24 is_stmt 0 view .LVU100
 484 0012 C360     		str	r3, [r0, #12]
 291:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 485              		.loc 1 291 3 is_stmt 1 view .LVU101
 291:../../CM7/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 486              		.loc 1 291 22 is_stmt 0 view .LVU102
 487 0014 0361     		str	r3, [r0, #16]
 292:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 488              		.loc 1 292 3 is_stmt 1 view .LVU103
 292:../../CM7/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 489              		.loc 1 292 20 is_stmt 0 view .LVU104
 490 0016 0C22     		movs	r2, #12
 491 0018 4261     		str	r2, [r0, #20]
 293:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 492              		.loc 1 293 3 is_stmt 1 view .LVU105
 293:../../CM7/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 493              		.loc 1 293 25 is_stmt 0 view .LVU106
 494 001a 8361     		str	r3, [r0, #24]
 294:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 495              		.loc 1 294 3 is_stmt 1 view .LVU107
 294:../../CM7/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 496              		.loc 1 294 28 is_stmt 0 view .LVU108
 497 001c C361     		str	r3, [r0, #28]
 295:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 498              		.loc 1 295 3 is_stmt 1 view .LVU109
 295:../../CM7/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 499              		.loc 1 295 30 is_stmt 0 view .LVU110
 500 001e 0362     		str	r3, [r0, #32]
 296:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 501              		.loc 1 296 3 is_stmt 1 view .LVU111
 296:../../CM7/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 502              		.loc 1 296 30 is_stmt 0 view .LVU112
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 23


 503 0020 4362     		str	r3, [r0, #36]
 297:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 504              		.loc 1 297 3 is_stmt 1 view .LVU113
 297:../../CM7/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 505              		.loc 1 297 38 is_stmt 0 view .LVU114
 506 0022 8362     		str	r3, [r0, #40]
 298:../../CM7/Core/Src/main.c ****   {
 507              		.loc 1 298 3 is_stmt 1 view .LVU115
 298:../../CM7/Core/Src/main.c ****   {
 508              		.loc 1 298 7 is_stmt 0 view .LVU116
 509 0024 FFF7FEFF 		bl	HAL_UART_Init
 510              	.LVL20:
 298:../../CM7/Core/Src/main.c ****   {
 511              		.loc 1 298 6 view .LVU117
 512 0028 70B9     		cbnz	r0, .L39
 302:../../CM7/Core/Src/main.c ****   {
 513              		.loc 1 302 3 is_stmt 1 view .LVU118
 302:../../CM7/Core/Src/main.c ****   {
 514              		.loc 1 302 7 is_stmt 0 view .LVU119
 515 002a 0021     		movs	r1, #0
 516 002c 0A48     		ldr	r0, .L43
 517 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 518              	.LVL21:
 302:../../CM7/Core/Src/main.c ****   {
 519              		.loc 1 302 6 view .LVU120
 520 0032 58B9     		cbnz	r0, .L40
 306:../../CM7/Core/Src/main.c ****   {
 521              		.loc 1 306 3 is_stmt 1 view .LVU121
 306:../../CM7/Core/Src/main.c ****   {
 522              		.loc 1 306 7 is_stmt 0 view .LVU122
 523 0034 0021     		movs	r1, #0
 524 0036 0848     		ldr	r0, .L43
 525 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 526              	.LVL22:
 306:../../CM7/Core/Src/main.c ****   {
 527              		.loc 1 306 6 view .LVU123
 528 003c 40B9     		cbnz	r0, .L41
 310:../../CM7/Core/Src/main.c ****   {
 529              		.loc 1 310 3 is_stmt 1 view .LVU124
 310:../../CM7/Core/Src/main.c ****   {
 530              		.loc 1 310 7 is_stmt 0 view .LVU125
 531 003e 0648     		ldr	r0, .L43
 532 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 533              	.LVL23:
 310:../../CM7/Core/Src/main.c ****   {
 534              		.loc 1 310 6 view .LVU126
 535 0044 30B9     		cbnz	r0, .L42
 318:../../CM7/Core/Src/main.c **** 
 536              		.loc 1 318 1 view .LVU127
 537 0046 08BD     		pop	{r3, pc}
 538              	.L39:
 300:../../CM7/Core/Src/main.c ****   }
 539              		.loc 1 300 5 is_stmt 1 view .LVU128
 540 0048 FFF7FEFF 		bl	Error_Handler
 541              	.LVL24:
 542              	.L40:
 304:../../CM7/Core/Src/main.c ****   }
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 24


 543              		.loc 1 304 5 view .LVU129
 544 004c FFF7FEFF 		bl	Error_Handler
 545              	.LVL25:
 546              	.L41:
 308:../../CM7/Core/Src/main.c ****   }
 547              		.loc 1 308 5 view .LVU130
 548 0050 FFF7FEFF 		bl	Error_Handler
 549              	.LVL26:
 550              	.L42:
 312:../../CM7/Core/Src/main.c ****   }
 551              		.loc 1 312 5 view .LVU131
 552 0054 FFF7FEFF 		bl	Error_Handler
 553              	.LVL27:
 554              	.L44:
 555              		.align	2
 556              	.L43:
 557 0058 00000000 		.word	.LANCHOR2
 558 005c 00480040 		.word	1073760256
 559              		.cfi_endproc
 560              	.LFE155:
 562              		.section	.text.SystemClock_Config,"ax",%progbits
 563              		.align	1
 564              		.global	SystemClock_Config
 565              		.syntax unified
 566              		.thumb
 567              		.thumb_func
 569              	SystemClock_Config:
 570              	.LFB154:
 217:../../CM7/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 571              		.loc 1 217 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 112
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575 0000 00B5     		push	{lr}
 576              	.LCFI8:
 577              		.cfi_def_cfa_offset 4
 578              		.cfi_offset 14, -4
 579 0002 9DB0     		sub	sp, sp, #116
 580              	.LCFI9:
 581              		.cfi_def_cfa_offset 120
 218:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 582              		.loc 1 218 3 view .LVU133
 218:../../CM7/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 583              		.loc 1 218 22 is_stmt 0 view .LVU134
 584 0004 4C22     		movs	r2, #76
 585 0006 0021     		movs	r1, #0
 586 0008 09A8     		add	r0, sp, #36
 587 000a FFF7FEFF 		bl	memset
 588              	.LVL28:
 219:../../CM7/Core/Src/main.c **** 
 589              		.loc 1 219 3 is_stmt 1 view .LVU135
 219:../../CM7/Core/Src/main.c **** 
 590              		.loc 1 219 22 is_stmt 0 view .LVU136
 591 000e 2022     		movs	r2, #32
 592 0010 0021     		movs	r1, #0
 593 0012 01A8     		add	r0, sp, #4
 594 0014 FFF7FEFF 		bl	memset
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 25


 595              	.LVL29:
 223:../../CM7/Core/Src/main.c **** 
 596              		.loc 1 223 3 is_stmt 1 view .LVU137
 597 0018 0420     		movs	r0, #4
 598 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 599              	.LVL30:
 227:../../CM7/Core/Src/main.c **** 
 600              		.loc 1 227 3 view .LVU138
 601              	.LBB11:
 227:../../CM7/Core/Src/main.c **** 
 602              		.loc 1 227 3 view .LVU139
 603 001e 0023     		movs	r3, #0
 604 0020 0093     		str	r3, [sp]
 227:../../CM7/Core/Src/main.c **** 
 605              		.loc 1 227 3 view .LVU140
 227:../../CM7/Core/Src/main.c **** 
 606              		.loc 1 227 3 view .LVU141
 607 0022 264B     		ldr	r3, .L52
 608 0024 DA6A     		ldr	r2, [r3, #44]
 609 0026 22F00102 		bic	r2, r2, #1
 610 002a DA62     		str	r2, [r3, #44]
 227:../../CM7/Core/Src/main.c **** 
 611              		.loc 1 227 3 view .LVU142
 612 002c DB6A     		ldr	r3, [r3, #44]
 613 002e 03F00103 		and	r3, r3, #1
 614 0032 0093     		str	r3, [sp]
 227:../../CM7/Core/Src/main.c **** 
 615              		.loc 1 227 3 view .LVU143
 616 0034 224A     		ldr	r2, .L52+4
 617 0036 9369     		ldr	r3, [r2, #24]
 618 0038 23F44043 		bic	r3, r3, #49152
 619 003c 43F40043 		orr	r3, r3, #32768
 620 0040 9361     		str	r3, [r2, #24]
 227:../../CM7/Core/Src/main.c **** 
 621              		.loc 1 227 3 view .LVU144
 622 0042 9369     		ldr	r3, [r2, #24]
 623 0044 03F44043 		and	r3, r3, #49152
 624 0048 0093     		str	r3, [sp]
 227:../../CM7/Core/Src/main.c **** 
 625              		.loc 1 227 3 view .LVU145
 626 004a 009B     		ldr	r3, [sp]
 627              	.LBE11:
 227:../../CM7/Core/Src/main.c **** 
 628              		.loc 1 227 3 view .LVU146
 229:../../CM7/Core/Src/main.c **** 
 629              		.loc 1 229 3 view .LVU147
 630              	.L46:
 229:../../CM7/Core/Src/main.c **** 
 631              		.loc 1 229 48 discriminator 1 view .LVU148
 229:../../CM7/Core/Src/main.c **** 
 632              		.loc 1 229 8 discriminator 1 view .LVU149
 229:../../CM7/Core/Src/main.c **** 
 633              		.loc 1 229 10 is_stmt 0 discriminator 1 view .LVU150
 634 004c 1C4B     		ldr	r3, .L52+4
 635 004e 9B69     		ldr	r3, [r3, #24]
 229:../../CM7/Core/Src/main.c **** 
 636              		.loc 1 229 8 discriminator 1 view .LVU151
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 26


 637 0050 13F4005F 		tst	r3, #8192
 638 0054 FAD0     		beq	.L46
 234:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 639              		.loc 1 234 3 is_stmt 1 view .LVU152
 234:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 640              		.loc 1 234 36 is_stmt 0 view .LVU153
 641 0056 0323     		movs	r3, #3
 642 0058 0993     		str	r3, [sp, #36]
 235:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 643              		.loc 1 235 3 is_stmt 1 view .LVU154
 235:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 644              		.loc 1 235 30 is_stmt 0 view .LVU155
 645 005a 4FF4A023 		mov	r3, #327680
 646 005e 0A93     		str	r3, [sp, #40]
 236:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 647              		.loc 1 236 3 is_stmt 1 view .LVU156
 236:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 648              		.loc 1 236 30 is_stmt 0 view .LVU157
 649 0060 0123     		movs	r3, #1
 650 0062 0C93     		str	r3, [sp, #48]
 237:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 651              		.loc 1 237 3 is_stmt 1 view .LVU158
 237:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 652              		.loc 1 237 41 is_stmt 0 view .LVU159
 653 0064 4023     		movs	r3, #64
 654 0066 0D93     		str	r3, [sp, #52]
 238:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 655              		.loc 1 238 3 is_stmt 1 view .LVU160
 238:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 656              		.loc 1 238 34 is_stmt 0 view .LVU161
 657 0068 0223     		movs	r3, #2
 658 006a 1293     		str	r3, [sp, #72]
 239:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 23;
 659              		.loc 1 239 3 is_stmt 1 view .LVU162
 239:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 23;
 660              		.loc 1 239 35 is_stmt 0 view .LVU163
 661 006c 1393     		str	r3, [sp, #76]
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 177;
 662              		.loc 1 240 3 is_stmt 1 view .LVU164
 240:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 177;
 663              		.loc 1 240 30 is_stmt 0 view .LVU165
 664 006e 1722     		movs	r2, #23
 665 0070 1492     		str	r2, [sp, #80]
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 666              		.loc 1 241 3 is_stmt 1 view .LVU166
 241:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 667              		.loc 1 241 30 is_stmt 0 view .LVU167
 668 0072 B122     		movs	r2, #177
 669 0074 1592     		str	r2, [sp, #84]
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 670              		.loc 1 242 3 is_stmt 1 view .LVU168
 242:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 671              		.loc 1 242 30 is_stmt 0 view .LVU169
 672 0076 1693     		str	r3, [sp, #88]
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 4;
 673              		.loc 1 243 3 is_stmt 1 view .LVU170
 243:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 4;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 27


 674              		.loc 1 243 30 is_stmt 0 view .LVU171
 675 0078 0423     		movs	r3, #4
 676 007a 1793     		str	r3, [sp, #92]
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 677              		.loc 1 244 3 is_stmt 1 view .LVU172
 244:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 678              		.loc 1 244 30 is_stmt 0 view .LVU173
 679 007c 1893     		str	r3, [sp, #96]
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 680              		.loc 1 245 3 is_stmt 1 view .LVU174
 245:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 681              		.loc 1 245 32 is_stmt 0 view .LVU175
 682 007e 0023     		movs	r3, #0
 683 0080 1993     		str	r3, [sp, #100]
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 684              		.loc 1 246 3 is_stmt 1 view .LVU176
 246:../../CM7/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 685              		.loc 1 246 35 is_stmt 0 view .LVU177
 686 0082 1A93     		str	r3, [sp, #104]
 247:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 687              		.loc 1 247 3 is_stmt 1 view .LVU178
 247:../../CM7/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 688              		.loc 1 247 34 is_stmt 0 view .LVU179
 689 0084 1B93     		str	r3, [sp, #108]
 248:../../CM7/Core/Src/main.c ****   {
 690              		.loc 1 248 3 is_stmt 1 view .LVU180
 248:../../CM7/Core/Src/main.c ****   {
 691              		.loc 1 248 7 is_stmt 0 view .LVU181
 692 0086 09A8     		add	r0, sp, #36
 693 0088 FFF7FEFF 		bl	HAL_RCC_OscConfig
 694              	.LVL31:
 248:../../CM7/Core/Src/main.c ****   {
 695              		.loc 1 248 6 view .LVU182
 696 008c 88B9     		cbnz	r0, .L50
 255:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 697              		.loc 1 255 3 is_stmt 1 view .LVU183
 255:../../CM7/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 698              		.loc 1 255 31 is_stmt 0 view .LVU184
 699 008e 3F23     		movs	r3, #63
 700 0090 0193     		str	r3, [sp, #4]
 258:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 701              		.loc 1 258 3 is_stmt 1 view .LVU185
 258:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 702              		.loc 1 258 34 is_stmt 0 view .LVU186
 703 0092 0023     		movs	r3, #0
 704 0094 0293     		str	r3, [sp, #8]
 259:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 705              		.loc 1 259 3 is_stmt 1 view .LVU187
 259:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 706              		.loc 1 259 35 is_stmt 0 view .LVU188
 707 0096 0393     		str	r3, [sp, #12]
 260:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 708              		.loc 1 260 3 is_stmt 1 view .LVU189
 260:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 709              		.loc 1 260 35 is_stmt 0 view .LVU190
 710 0098 0493     		str	r3, [sp, #16]
 261:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 28


 711              		.loc 1 261 3 is_stmt 1 view .LVU191
 261:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 712              		.loc 1 261 36 is_stmt 0 view .LVU192
 713 009a 0593     		str	r3, [sp, #20]
 262:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 714              		.loc 1 262 3 is_stmt 1 view .LVU193
 262:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 715              		.loc 1 262 36 is_stmt 0 view .LVU194
 716 009c 0693     		str	r3, [sp, #24]
 263:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 717              		.loc 1 263 3 is_stmt 1 view .LVU195
 263:../../CM7/Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 718              		.loc 1 263 36 is_stmt 0 view .LVU196
 719 009e 0793     		str	r3, [sp, #28]
 264:../../CM7/Core/Src/main.c **** 
 720              		.loc 1 264 3 is_stmt 1 view .LVU197
 264:../../CM7/Core/Src/main.c **** 
 721              		.loc 1 264 36 is_stmt 0 view .LVU198
 722 00a0 0893     		str	r3, [sp, #32]
 266:../../CM7/Core/Src/main.c ****   {
 723              		.loc 1 266 3 is_stmt 1 view .LVU199
 266:../../CM7/Core/Src/main.c ****   {
 724              		.loc 1 266 7 is_stmt 0 view .LVU200
 725 00a2 0121     		movs	r1, #1
 726 00a4 01A8     		add	r0, sp, #4
 727 00a6 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 728              	.LVL32:
 266:../../CM7/Core/Src/main.c ****   {
 729              		.loc 1 266 6 view .LVU201
 730 00aa 20B9     		cbnz	r0, .L51
 270:../../CM7/Core/Src/main.c **** 
 731              		.loc 1 270 1 view .LVU202
 732 00ac 1DB0     		add	sp, sp, #116
 733              	.LCFI10:
 734              		.cfi_remember_state
 735              		.cfi_def_cfa_offset 4
 736              		@ sp needed
 737 00ae 5DF804FB 		ldr	pc, [sp], #4
 738              	.L50:
 739              	.LCFI11:
 740              		.cfi_restore_state
 250:../../CM7/Core/Src/main.c ****   }
 741              		.loc 1 250 5 is_stmt 1 view .LVU203
 742 00b2 FFF7FEFF 		bl	Error_Handler
 743              	.LVL33:
 744              	.L51:
 268:../../CM7/Core/Src/main.c ****   }
 745              		.loc 1 268 5 view .LVU204
 746 00b6 FFF7FEFF 		bl	Error_Handler
 747              	.LVL34:
 748              	.L53:
 749 00ba 00BF     		.align	2
 750              	.L52:
 751 00bc 00040058 		.word	1476396032
 752 00c0 00480258 		.word	1476544512
 753              		.cfi_endproc
 754              	.LFE154:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 29


 756              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 757              		.align	2
 758              	.LC8:
 759 0000 4750494F 		.ascii	"GPIO Init Done \015\000"
 759      20496E69 
 759      7420446F 
 759      6E65200D 
 759      00
 760 0011 000000   		.align	2
 761              	.LC12:
 762 0014 49276D20 		.ascii	"I'm in the main loop!\012\015\000"
 762      696E2074 
 762      6865206D 
 762      61696E20 
 762      6C6F6F70 
 763              		.section	.text.main,"ax",%progbits
 764              		.align	1
 765              		.global	main
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 770              	main:
 771              	.LFB153:
  89:../../CM7/Core/Src/main.c **** 
 772              		.loc 1 89 1 view -0
 773              		.cfi_startproc
 774              		@ args = 0, pretend = 0, frame = 88
 775              		@ frame_needed = 0, uses_anonymous_args = 0
 776 0000 10B5     		push	{r4, lr}
 777              	.LCFI12:
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 4, -8
 780              		.cfi_offset 14, -4
 781 0002 96B0     		sub	sp, sp, #88
 782              	.LCFI13:
 783              		.cfi_def_cfa_offset 96
  95:../../CM7/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_0 */
 784              		.loc 1 95 3 view .LVU206
 110:../../CM7/Core/Src/main.c **** 
 785              		.loc 1 110 3 view .LVU207
 786 0004 FFF7FEFF 		bl	HAL_Init
 787              	.LVL35:
 117:../../CM7/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_2 */
 788              		.loc 1 117 3 view .LVU208
 789 0008 FFF7FEFF 		bl	SystemClock_Config
 790              	.LVL36:
 128:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 791              		.loc 1 128 1 view .LVU209
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 792              		.loc 1 129 1 view .LVU210
 128:../../CM7/Core/Src/main.c **** while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 793              		.loc 1 128 9 is_stmt 0 view .LVU211
 794 000c 4FF6FF73 		movw	r3, #65535
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 795              		.loc 1 129 6 view .LVU212
 796 0010 00E0     		b	.L56
 797              	.LVL37:
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 30


 798              	.L59:
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 799              		.loc 1 129 66 view .LVU213
 800 0012 1346     		mov	r3, r2
 801              	.LVL38:
 802              	.L56:
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 803              		.loc 1 129 74 is_stmt 1 discriminator 2 view .LVU214
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 804              		.loc 1 129 6 discriminator 2 view .LVU215
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 805              		.loc 1 129 8 is_stmt 0 discriminator 2 view .LVU216
 806 0014 274A     		ldr	r2, .L62
 807 0016 1268     		ldr	r2, [r2]
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 808              		.loc 1 129 6 discriminator 2 view .LVU217
 809 0018 12F4004F 		tst	r2, #32768
 810 001c 03D1     		bne	.L55
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 811              		.loc 1 129 66 discriminator 1 view .LVU218
 812 001e 5A1E     		subs	r2, r3, #1
 813              	.LVL39:
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 814              		.loc 1 129 55 discriminator 1 view .LVU219
 815 0020 002B     		cmp	r3, #0
 816 0022 F6DC     		bgt	.L59
 129:../../CM7/Core/Src/main.c **** if ( timeout < 0 )
 817              		.loc 1 129 66 view .LVU220
 818 0024 1346     		mov	r3, r2
 819              	.LVL40:
 820              	.L55:
 130:../../CM7/Core/Src/main.c **** {
 821              		.loc 1 130 1 is_stmt 1 view .LVU221
 130:../../CM7/Core/Src/main.c **** {
 822              		.loc 1 130 4 is_stmt 0 view .LVU222
 823 0026 002B     		cmp	r3, #0
 824 0028 42DB     		blt	.L61
 141:../../CM7/Core/Src/main.c ****   MX_USART3_UART_Init();
 825              		.loc 1 141 3 is_stmt 1 view .LVU223
 826 002a FFF7FEFF 		bl	MX_GPIO_Init
 827              	.LVL41:
 142:../../CM7/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 828              		.loc 1 142 3 view .LVU224
 829 002e FFF7FEFF 		bl	MX_USART3_UART_Init
 830              	.LVL42:
 144:../../CM7/Core/Src/main.c **** //  ITM_Port32(31) = 2;
 831              		.loc 1 144 3 view .LVU225
 832 0032 2148     		ldr	r0, .L62+4
 833 0034 FFF7FEFF 		bl	puts
 834              	.LVL43:
 166:../../CM7/Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 835              		.loc 1 166 3 view .LVU226
 836 0038 204C     		ldr	r4, .L62+8
 837 003a 0DF13C0C 		add	ip, sp, #60
 838 003e A646     		mov	lr, r4
 839 0040 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 840 0044 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 31


 841 0048 9EE80700 		ldm	lr, {r0, r1, r2}
 842 004c 8CE80700 		stm	ip, {r0, r1, r2}
 167:../../CM7/Core/Src/main.c **** 
 843              		.loc 1 167 3 view .LVU227
 167:../../CM7/Core/Src/main.c **** 
 844              		.loc 1 167 23 is_stmt 0 view .LVU228
 845 0050 0021     		movs	r1, #0
 846 0052 0FA8     		add	r0, sp, #60
 847 0054 FFF7FEFF 		bl	osThreadCreate
 848              	.LVL44:
 167:../../CM7/Core/Src/main.c **** 
 849              		.loc 1 167 21 view .LVU229
 850 0058 194B     		ldr	r3, .L62+12
 851 005a 1860     		str	r0, [r3]
 170:../../CM7/Core/Src/main.c ****   task1Handle = osThreadCreate(osThread(task1), (void*) 0);
 852              		.loc 1 170 3 is_stmt 1 view .LVU230
 853 005c 0DF1200C 		add	ip, sp, #32
 854 0060 04F11C0E 		add	lr, r4, #28
 855 0064 BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 856 0068 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 857 006c 9EE80700 		ldm	lr, {r0, r1, r2}
 858 0070 8CE80700 		stm	ip, {r0, r1, r2}
 171:../../CM7/Core/Src/main.c **** 
 859              		.loc 1 171 3 view .LVU231
 171:../../CM7/Core/Src/main.c **** 
 860              		.loc 1 171 17 is_stmt 0 view .LVU232
 861 0074 0021     		movs	r1, #0
 862 0076 08A8     		add	r0, sp, #32
 863 0078 FFF7FEFF 		bl	osThreadCreate
 864              	.LVL45:
 171:../../CM7/Core/Src/main.c **** 
 865              		.loc 1 171 15 view .LVU233
 866 007c 114B     		ldr	r3, .L62+16
 867 007e 1860     		str	r0, [r3]
 174:../../CM7/Core/Src/main.c ****   task2Handle = osThreadCreate(osThread(task2), (void*) 1);
 868              		.loc 1 174 3 is_stmt 1 view .LVU234
 869 0080 0DF1040E 		add	lr, sp, #4
 870 0084 04F1380C 		add	ip, r4, #56
 871 0088 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 872 008c AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 873 0090 9CE80700 		ldm	ip, {r0, r1, r2}
 874 0094 8EE80700 		stm	lr, {r0, r1, r2}
 175:../../CM7/Core/Src/main.c **** 
 875              		.loc 1 175 3 view .LVU235
 175:../../CM7/Core/Src/main.c **** 
 876              		.loc 1 175 17 is_stmt 0 view .LVU236
 877 0098 0121     		movs	r1, #1
 878 009a 01A8     		add	r0, sp, #4
 879 009c FFF7FEFF 		bl	osThreadCreate
 880              	.LVL46:
 175:../../CM7/Core/Src/main.c **** 
 881              		.loc 1 175 15 view .LVU237
 882 00a0 094B     		ldr	r3, .L62+20
 883 00a2 1860     		str	r0, [r3]
 182:../../CM7/Core/Src/main.c **** 
 884              		.loc 1 182 3 is_stmt 1 view .LVU238
 885 00a4 FFF7FEFF 		bl	osKernelStart
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 32


 886              	.LVL47:
 887              	.L58:
 188:../../CM7/Core/Src/main.c ****   {
 888              		.loc 1 188 3 discriminator 1 view .LVU239
 193:../../CM7/Core/Src/main.c **** //	HAL_GPIO_TogglePin(GPIOH, GPIO_PIN_15);
 889              		.loc 1 193 2 discriminator 1 view .LVU240
 890 00a8 0848     		ldr	r0, .L62+24
 891 00aa FFF7FEFF 		bl	printf
 892              	.LVL48:
 188:../../CM7/Core/Src/main.c ****   {
 893              		.loc 1 188 9 discriminator 1 view .LVU241
 894 00ae FBE7     		b	.L58
 895              	.LVL49:
 896              	.L61:
 132:../../CM7/Core/Src/main.c **** }
 897              		.loc 1 132 1 view .LVU242
 898 00b0 FFF7FEFF 		bl	Error_Handler
 899              	.LVL50:
 900              	.L63:
 132:../../CM7/Core/Src/main.c **** }
 901              		.loc 1 132 1 is_stmt 0 view .LVU243
 902              		.align	2
 903              	.L62:
 904 00b4 00440258 		.word	1476543488
 905 00b8 00000000 		.word	.LC8
 906 00bc 00000000 		.word	.LANCHOR3
 907 00c0 00000000 		.word	.LANCHOR4
 908 00c4 00000000 		.word	.LANCHOR5
 909 00c8 00000000 		.word	.LANCHOR6
 910 00cc 14000000 		.word	.LC12
 911              		.cfi_endproc
 912              	.LFE153:
 914              		.global	Data
 915              		.global	Loop
 916              		.global	task2Handle
 917              		.global	task1Handle
 918              		.global	defaultTaskHandle
 919              		.global	huart3
 920              		.section	.rodata
 921              		.align	2
 922              		.set	.LANCHOR3,. + 0
 923              	.LC9:
 924 0000 00000000 		.word	.LC0
 925 0004 00000000 		.word	StartDefaultTask
 926 0008 0000     		.short	0
 927 000a 0000     		.space	2
 928 000c 00000000 		.word	0
 929 0010 80000000 		.word	128
 930 0014 00000000 		.word	0
 931 0018 00000000 		.word	0
 932              	.LC10:
 933 001c 0C000000 		.word	.LC2
 934 0020 00000000 		.word	StartTask1
 935 0024 0300     		.short	3
 936 0026 0000     		.space	2
 937 0028 00000000 		.word	0
 938 002c 80000000 		.word	128
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 33


 939 0030 00000000 		.word	0
 940 0034 00000000 		.word	0
 941              	.LC11:
 942 0038 14000000 		.word	.LC4
 943 003c 00000000 		.word	StartTask2
 944 0040 0000     		.short	0
 945 0042 0000     		.space	2
 946 0044 00000000 		.word	0
 947 0048 80000000 		.word	128
 948 004c 00000000 		.word	0
 949 0050 00000000 		.word	0
 950              		.section	.bss.Data,"aw",%nobits
 951              		.align	1
 952              		.set	.LANCHOR0,. + 0
 955              	Data:
 956 0000 0000     		.space	2
 957              		.section	.bss.Loop,"aw",%nobits
 958              		.align	1
 959              		.set	.LANCHOR1,. + 0
 962              	Loop:
 963 0000 0000     		.space	2
 964              		.section	.bss.defaultTaskHandle,"aw",%nobits
 965              		.align	2
 966              		.set	.LANCHOR4,. + 0
 969              	defaultTaskHandle:
 970 0000 00000000 		.space	4
 971              		.section	.bss.huart3,"aw",%nobits
 972              		.align	2
 973              		.set	.LANCHOR2,. + 0
 976              	huart3:
 977 0000 00000000 		.space	148
 977      00000000 
 977      00000000 
 977      00000000 
 977      00000000 
 978              		.section	.bss.task1Handle,"aw",%nobits
 979              		.align	2
 980              		.set	.LANCHOR5,. + 0
 983              	task1Handle:
 984 0000 00000000 		.space	4
 985              		.section	.bss.task2Handle,"aw",%nobits
 986              		.align	2
 987              		.set	.LANCHOR6,. + 0
 990              	task2Handle:
 991 0000 00000000 		.space	4
 992              		.text
 993              	.Letext0:
 994              		.file 3 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 995              		.file 4 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 996              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h745xx.h"
 997              		.file 6 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\lib\\gcc\\arm-none-ea
 998              		.file 7 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 999              		.file 8 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 1000              		.file 9 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\includ
 1001              		.file 10 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 1002              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 1003              		.file 12 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 34


 1004              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 1005              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 1006              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 1007              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 1008              		.file 17 "../../Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 1009              		.file 18 "../../Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 1010              		.file 19 "../../Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1011              		.file 20 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1012              		.file 21 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 1013              		.file 22 "c:\\projects\\rtos_projects\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\inclu
 1014              		.file 23 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 1015              		.file 24 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 1016              		.file 25 "<built-in>"
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 35


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:16     .rodata.str1.4:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:29     .text.StartDefaultTask:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:35     .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:54     .rodata.StartTask2.str1.4:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:58     .text.StartTask2:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:64     .text.StartTask2:00000000 StartTask2
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:96     .text.StartTask2:00000014 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:102    .text.MX_GPIO_Init:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:107    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:241    .text.MX_GPIO_Init:000000b4 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:247    .rodata.StartTask1.str1.4:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:251    .text.StartTask1:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:257    .text.StartTask1:00000000 StartTask1
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:298    .text.StartTask1:00000024 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:305    .text._write:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:311    .text._write:00000000 _write
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:344    .text._write:00000014 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:349    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:355    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:389    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:394    .text.Error_Handler:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:400    .text.Error_Handler:00000000 Error_Handler
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:448    .text.Error_Handler:0000001c $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:453    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:458    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:557    .text.MX_USART3_UART_Init:00000058 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:563    .text.SystemClock_Config:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:569    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:751    .text.SystemClock_Config:000000bc $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:757    .rodata.main.str1.4:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:764    .text.main:00000000 $t
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:770    .text.main:00000000 main
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:904    .text.main:000000b4 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:955    .bss.Data:00000000 Data
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:962    .bss.Loop:00000000 Loop
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:990    .bss.task2Handle:00000000 task2Handle
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:983    .bss.task1Handle:00000000 task1Handle
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:969    .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:976    .bss.huart3:00000000 huart3
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:921    .rodata:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:951    .bss.Data:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:958    .bss.Loop:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:965    .bss.defaultTaskHandle:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:972    .bss.huart3:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:979    .bss.task1Handle:00000000 $d
C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s:986    .bss.task2Handle:00000000 $d

UNDEFINED SYMBOLS
printf
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
HAL_Delay
HAL_UART_Transmit
HAL_IncTick
ARM GAS  C:\Users\sheld\AppData\Local\Temp\ccYx65Hc.s 			page 36


HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
puts
osThreadCreate
osKernelStart
