// Seed: 3681767649
module module_0 (
    input uwire id_0,
    output tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri id_4
);
  assign id_2 = 1'd0 ? 1 : id_0;
  wand id_6 = 1;
  reg  id_7;
  initial
    forever begin
      id_7 = 1;
      id_7 <= 1'b0 ? 1 : 1'h0;
    end
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    output supply0 id_2
);
  tri1 id_4 = 1'b0;
  always @(posedge 1 or posedge 1) begin
    id_0 <= 1;
  end
  module_0(
      id_1, id_2, id_2, id_1, id_2
  );
endmodule
