# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../hdmi_vga_zybo.gen/sources_1/bd/hdmi_vga/ipshared/62b6" \
"tb_hdmi_time_synth.v" \
"../../../../../hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_in.v" \
"../../../../../hdmi_vga_zybo.srcs/sources_1/imports/tb_src/hdmi_out.v" \
"../../../../../hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" \

# Do not sort compile order
nosort
