###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Tue Mar 21 14:28:58 2023
#  Design:            top
#  Command:           time_design -post_route
###############################################################
Path 1: MET (5.906 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.146 (P)
          Arrival:=         10.848              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.848
     Launch Clock:-          5.057
        Data Path:-         -0.115
            Slack:=          5.906
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.115    4.942  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.026   0.021    4.942  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (5.907 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.115
            Slack:=          5.907
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.115    4.942  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.025   0.023    4.942  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.909 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.145 (P)
          Arrival:=         10.846              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.056
        Data Path:-         -0.119
            Slack:=          5.909
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.937  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.025   0.018    4.937  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.909 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.117
            Slack:=          5.909
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.117    4.940  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.026   0.022    4.940  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.911 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.146 (P)
          Arrival:=         10.846              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.056
        Data Path:-         -0.121
            Slack:=          5.911
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.121    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.025   0.016    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.911 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.847 (P)          0.142 (P)
          Arrival:=         10.847              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.847
     Launch Clock:-          5.053
        Data Path:-         -0.117
            Slack:=          5.911
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.117    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.021   0.021    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.007   10.847  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         38  0.146   0.054   10.847  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.913 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.146 (P)
          Arrival:=         10.849              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.057
        Data Path:-         -0.122
            Slack:=          5.913
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X2          1  0.021   0.015    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X2         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.914 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.143 (P)
          Arrival:=         10.849              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.054
        Data Path:-         -0.119
            Slack:=          5.914
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.021   0.021    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.119
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.119    4.938  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.026   0.021    4.938  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.143 (P)
          Arrival:=         10.848              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.848
     Launch Clock:-          5.054
        Data Path:-         -0.122
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.932  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.022   0.018    4.932  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.847 (P)          0.143 (P)
          Arrival:=         10.847              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.847
     Launch Clock:-          5.054
        Data Path:-         -0.123
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.123    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.019   0.017    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.007   10.847  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         38  0.146   0.054   10.847  
#-------------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.916 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.143 (P)
          Arrival:=         10.849              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.054
        Data Path:-         -0.122
            Slack:=          5.916
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.932  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.019   0.017    4.932  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.917 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.852 (P)          0.146 (P)
          Arrival:=         10.852              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.852
     Launch Clock:-          5.057
        Data Path:-         -0.122
            Slack:=          5.917
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B       R     AND2X4          1  0.020   0.018    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         38  0.146   0.059   10.852  
#-------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.918 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.142 (P)
          Arrival:=         10.846              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.053
        Data Path:-         -0.124
            Slack:=          5.918
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.124    4.928  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.023   0.016    4.928  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.918 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.121
            Slack:=          5.918
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.121    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.025   0.019    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.918 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.121
            Slack:=          5.918
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.121    4.936  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.025   0.018    4.936  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.919 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.122
            Slack:=          5.919
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.935  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.025   0.017    4.935  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.919 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.851 (P)          0.143 (P)
          Arrival:=         10.851              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.851
     Launch Clock:-          5.054
        Data Path:-         -0.122
            Slack:=          5.919
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.122    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.019   0.018    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.011   10.851  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         38  0.146   0.058   10.851  
#-------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.921 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.846 (P)          0.145 (P)
          Arrival:=         10.846              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.846
     Launch Clock:-          5.056
        Data Path:-         -0.131
            Slack:=          5.921
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.131    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.018   0.012    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.006   10.846  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         38  0.146   0.053   10.846  
#-------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.922 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.850 (P)          0.142 (P)
          Arrival:=         10.850              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.850
     Launch Clock:-          5.053
        Data Path:-         -0.125
            Slack:=          5.922
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.125    4.928  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B       R     AND2X4          1  0.018   0.017    4.928  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.010   10.850  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         38  0.146   0.057   10.850  
#-------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.922 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.817 (P)          0.103 (P)
          Arrival:=         10.817              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.817
     Launch Clock:-          5.013
        Data Path:-         -0.119
            Slack:=          5.922
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.116    5.063  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.049    5.013  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.080  -0.119    4.894  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.894  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.146  -0.032   10.817  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1          8  0.034   0.008   10.817  
#--------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.923 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.143 (P)
          Arrival:=         10.848              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.848
     Launch Clock:-          5.054
        Data Path:-         -0.128
            Slack:=          5.923
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.128    4.926  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.021   0.012    4.926  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.008   10.848  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         38  0.146   0.055   10.848  
#-------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.923 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.143 (P)
          Arrival:=         10.854              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.054
        Data Path:-         -0.123
            Slack:=          5.923
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.123    4.931  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.016   0.019    4.931  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.924 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.848 (P)          0.142 (P)
          Arrival:=         10.847              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.847
     Launch Clock:-          5.053
        Data Path:-         -0.129
            Slack:=          5.924
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.130    4.924  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.020   0.011    4.924  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.007   10.847  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         38  0.146   0.054   10.847  
#-------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.924 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.850 (P)          0.145 (P)
          Arrival:=         10.849              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.056
        Data Path:-         -0.131
            Slack:=          5.924
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.131    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.019   0.012    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.850  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.850  
#-------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.925 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.146 (P)
          Arrival:=         10.854              5.057
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.057
        Data Path:-         -0.128
            Slack:=          5.925
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.025    5.057  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.128    4.929  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.022   0.012    4.929  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.925 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.142 (P)
          Arrival:=         10.849              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.053
        Data Path:-         -0.129
            Slack:=          5.925
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.129    4.924  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.019   0.013    4.924  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#-------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.926 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.850 (P)          0.136 (P)
          Arrival:=         10.849              5.047
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.047
        Data Path:-         -0.124
            Slack:=          5.926
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.035    5.047  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.122  -0.124    4.923  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.021   0.018    4.923  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.009   10.850  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         38  0.146   0.056   10.850  
#-------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.927 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.851 (P)          0.143 (P)
          Arrival:=         10.851              5.054
 
Clock Gating Setup:-         0.000
    Required Time:=         10.851
     Launch Clock:-          5.054
        Data Path:-         -0.130
            Slack:=          5.927
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.028    5.054  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.130    4.923  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.018   0.012    4.923  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.011   10.851  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         38  0.146   0.058   10.851  
#-------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.928 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.145 (P)
          Arrival:=         10.854              5.056
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.056
        Data Path:-         -0.130
            Slack:=          5.928
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.026    5.056  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.130    4.926  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.018   0.013    4.926  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.928 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.142 (P)
          Arrival:=         10.854              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.053
        Data Path:-         -0.127
            Slack:=          5.928
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.127    4.926  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.018   0.015    4.926  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.929 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.854 (P)          0.142 (P)
          Arrival:=         10.854              5.053
 
Clock Gating Setup:-         0.000
    Required Time:=         10.854
     Launch Clock:-          5.053
        Data Path:-         -0.128
            Slack:=          5.929
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.146  -0.097    5.082  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.045  -0.029    5.053  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.123  -0.128    4.925  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.018   0.013    4.925  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.353   0.014   10.854  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         38  0.146   0.061   10.854  
#-------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.934 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.813 (P)          0.080 (P)
          Arrival:=         10.813              4.991
 
Clock Gating Setup:-         0.000
    Required Time:=         10.813
     Launch Clock:-          4.991
        Data Path:-         -0.112
            Slack:=          5.934
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.113    5.066  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.075    4.991  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.024  -0.112    4.879  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.879  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.146  -0.035   10.813  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1          8  0.020   0.004   10.813  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.935 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.814 (P)          0.082 (P)
          Arrival:=         10.814              4.993
 
Clock Gating Setup:-         0.000
    Required Time:=         10.814
     Launch Clock:-          4.993
        Data Path:-         -0.113
            Slack:=          5.935
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.113    5.066  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.073    4.993  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.042  -0.113    4.880  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.880  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.146  -0.035   10.814  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1          8  0.020   0.005   10.814  
#--------------------------------------------------------------------------------------------------------------------------
Path 35: MET (6.000 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.847 (P)          0.111 (P)
          Arrival:=         10.847              5.022
 
Clock Gating Setup:-         0.000
    Required Time:=         10.847
     Launch Clock:-          5.022
        Data Path:-         -0.175
            Slack:=          6.000
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.116    5.063  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.041    5.022  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.082  -0.175    4.847  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.847  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.007   10.847  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X2         38  0.146   0.054   10.847  
#--------------------------------------------------------------------------------------------------------------------------
Path 36: MET (6.001 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.852 (P)          0.103 (P)
          Arrival:=         10.852              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.852
     Launch Clock:-          5.013
        Data Path:-         -0.162
            Slack:=          6.001
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.113    5.066  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.052    5.013  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.057  -0.162    4.851  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.851  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         38  0.146   0.059   10.852  
#--------------------------------------------------------------------------------------------------------------------------
Path 37: MET (6.006 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.852 (P)          0.103 (P)
          Arrival:=         10.852              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.852
     Launch Clock:-          5.013
        Data Path:-         -0.167
            Slack:=          6.006
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.113    5.066  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.052    5.013  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.057  -0.167    4.846  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.846  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.012   10.852  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X2         38  0.146   0.059   10.852  
#--------------------------------------------------------------------------------------------------------------------------
Path 38: MET (6.006 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.103 (P)
          Arrival:=         10.849              5.013
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.013
        Data Path:-         -0.171
            Slack:=          6.006
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.113    5.066  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.021  -0.052    5.013  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.057  -0.171    4.842  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.842  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.008   10.849  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         38  0.146   0.055   10.849  
#--------------------------------------------------------------------------------------------------------------------------
Path 39: MET (6.008 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.849 (P)          0.116 (P)
          Arrival:=         10.849              5.027
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          5.027
        Data Path:-         -0.187
            Slack:=          6.008
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.116    5.063  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.013  -0.036    5.027  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.085  -0.187    4.840  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B       R     AND2X4          1  0.004   0.003    4.840  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.009   10.849  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         38  0.146   0.056   10.849  
#--------------------------------------------------------------------------------------------------------------------------
Path 40: MET (6.033 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+          0.000             -0.089
      Net Latency:+          0.850 (P)          0.087 (P)
          Arrival:=         10.849              4.997
 
Clock Gating Setup:-         0.000
    Required Time:=         10.849
     Launch Clock:-          4.997
        Data Path:-         -0.181
            Slack:=          6.033
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.911  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.246  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.175  -0.067    5.179  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.146  -0.099    5.080  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q               -      A->Q    F     BUX12          89  0.045  -0.082    4.997  
  RISCV_STEEL_INST/CTS_324                                       -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.028  -0.181    4.817  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B       R     AND2X2          1  0.004   0.003    4.817  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.003   0.000   10.000  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.003   0.840   10.840  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.353   0.009   10.850  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X2         38  0.146   0.056   10.850  
#--------------------------------------------------------------------------------------------------------------------------

