// Seed: 2892733760
module module_0 (
    input tri id_0,
    output supply1 id_1
);
  assign id_1 = -1'h0;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd2
) (
    input supply1 id_0,
    output tri id_1,
    output wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input supply0 id_9,
    output wor id_10,
    input wire id_11,
    output logic id_12,
    output supply0 id_13,
    input wor _id_14
    , id_20,
    output tri0 id_15,
    input wand id_16,
    input wire id_17,
    output wor id_18
);
  always @(negedge ~id_8) id_12 = -1 - (1 == id_17);
  module_0 modCall_1 (
      id_0,
      id_10
  );
  wire [1 : id_14] id_21;
  logic id_22;
  ;
  logic id_23 = id_21 == -1;
  logic id_24;
  ;
  wire id_25;
  parameter id_26 = 1;
endmodule
