# BabySoC-Fundamentals-Functional-Modelling
 # âš¡ Week 2 â€“ BabySoC Fundamentals & Functional Modelling  

This weekâ€™s task focuses on understanding the **fundamentals of System-on-Chip (SoC) design** and exploring how **BabySoC** simplifies SoC learning through **functional modelling** using tools like *Icarus Verilog* and *GTKWave*.  

---

<details>
  <summary>ğŸ“Œ 1. What is a System-on-Chip (SoC)?</summary>

A **System-on-Chip (SoC)** is a highly integrated circuit that combines all components of a computing system into a single silicon chip.  
Key aspects:  
- ğŸ–¥ï¸ **CPU** â€“ Central Processing Unit  
- ğŸ’¾ **Memory** â€“ RAM/ROM storage  
- ğŸ”Œ **Peripherals** â€“ I/O devices, timers, UART, SPI, I2C  
- ğŸ”— **Interconnects** â€“ Communication pathways between subsystems  

SoCs are the backbone of **modern electronics** including smartphones, IoT devices, and embedded systems.  

</details>

<details>
  <summary>ğŸ“Œ 2. Why BabySoC?</summary>

The **BabySoC** is a **simplified SoC model** designed for educational purposes:  
- ğŸ¯ Helps beginners grasp SoC fundamentals  
- ğŸ”„ Includes **RISC-V CPU (RVMYTH core)**  
- â±ï¸ Has a **Phase-Locked Loop (PLL)** for clock generation  
- ğŸšï¸ Features a **10-bit DAC** for digital-to-analog interfacing  

This makes BabySoC an excellent learning platform before diving into **full RTL & physical design**.  

</details>

<details>
  <summary>ğŸ“Œ 3. Role of Functional Modelling</summary>

Before moving into **RTL design** and **physical design**, functional modelling is used to:  
- ğŸ§ª **Simulate behavior** of the SoC early  
- ğŸ› ï¸ Identify design flaws at an early stage  
- ğŸ” Verify system-level functionality  
- ğŸ“Š Visualize waveforms using **GTKWave**  

Functional modelling ensures the design is **correct and efficient** before hardware implementation.  

</details>

---

## ğŸ“Š Quick Reference Summary  

| Topic | Key Points |
|-------|------------|
| **SoC** | Combines CPU, memory, I/O, interconnect on a single chip |
| **BabySoC** | RVMYTH (RISC-V) core + PLL + DAC |
| **Purpose** | Educational model for SoC design |
| **Tools** | Icarus Verilog (simulation), GTKWave (waveform analysis) |
| **Modelling** | Ensures correctness before RTL/Physical stages |

---

## âœ… Conclusion  

The **BabySoC** provides a stepping stone into the world of **SoC design**. By using functional modelling and open-source tools, learners can build a strong foundation before exploring **RTL design, synthesis, and physical implementation**.  

---

â­ *If you found this useful, donâ€™t forget to star â­ the repo and share it with fellow VLSI learners!*  

