-- simple1.vhd
-- Generated by PySys
-- Wed Dec  9 18:24:40 2009

library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity simple1 is
	port (
		clk_0: in std_logic;
		rst: in std_logic;
		x: in std_logic_vector(3 downto 0);
		y: in std_logic_vector(3 downto 0);
		y1: in std_logic_vector(7 downto 0);
		y2: in std_logic_vector(7 downto 0);
		x0: in std_logic_vector(3 downto 0);
		x1: in std_logic_vector(3 downto 0);
		z: out std_logic_vector(3 downto 0);
		z0: out std_logic_vector(3 downto 0));
end simple1;

architecture simple1_arch of simple1 is 

-- Internal signals
--------------------------------------------------------------------------
signal test: std_logic;
signal z1: std_logic_vector(3 downto 0) := "1001";
signal z2: std_logic_vector(3 downto 0) := "1001";
signal sig_int: integer range -10 to 15 := 10;
signal dfr: integer range -10 to 15 := 10;
type state_type0 is (s0, s1, s2, s3);
signal state: state_type0;
--------------------------------------------------------------------------
