<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Machine_Learning_Core_STM32WL55/SHUBv3_MLC: Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Machine_Learning_Core_STM32WL55/SHUBv3_MLC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('stm32wlxx__hal__rcc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">stm32wlxx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32wlxx__hal__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef STM32WLxx_HAL_RCC_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define STM32WLxx_HAL_RCC_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx__hal__def_8h.html">stm32wlxx_hal_def.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx__ll__rcc_8h.html">stm32wlxx_ll_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx__ll__bus_8h.html">stm32wlxx_ll_bus.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/* Defines used for Flags */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">   46</a></span><span class="preprocessor">#define CR_REG_INDEX              1U</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">   47</a></span><span class="preprocessor">#define BDCR_REG_INDEX            2U</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#gab9507f2d9ee5d477b11363b052cd07c8">   48</a></span><span class="preprocessor">#define CSR_REG_INDEX             3U</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#ga2265f588ae7d53ca56067575ebde230e">   49</a></span><span class="preprocessor">#define REG_INDEX_POS             5U</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">   51</a></span><span class="preprocessor">#define RCC_FLAG_MASK             0x1FU</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Defines Oscillator Masks */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group__RCC__Private__Constants.html#ga2b28afbe6e68bce776d7e7801c13c3c4">   54</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_ALL          (RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE)  </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group__RCC__Timeout__Value.html#gae578b5efd6bd38193ab426ce65cb77b1">   59</a></span><span class="preprocessor">#define RCC_DBP_TIMEOUT_VALUE          2U                   </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group__RCC__Timeout__Value.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">   60</a></span><span class="preprocessor">#define RCC_LSE_TIMEOUT_VALUE          LSE_STARTUP_TIMEOUT  </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group__RCC__Timeout__Value.html#gad54d8ad9b3511329efee38b3ad0665de">   61</a></span><span class="preprocessor">#define PLL_TIMEOUT_VALUE              10U                 </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga232f308c4f2a42997bcc6162bb5de858">   69</a></span><span class="preprocessor">#define RCC_RESET_FLAG_OBL             RCC_CSR_OBLRSTF    </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga8a890f11dcae190ec20399067b04823d">   70</a></span><span class="preprocessor">#define RCC_RESET_FLAG_PIN             RCC_CSR_PINRSTF    </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#gaf63d6ab8f0c7a5eec256cc272dd2312c">   71</a></span><span class="preprocessor">#define RCC_RESET_FLAG_PWR             RCC_CSR_BORRSTF    </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#gaf754df3abd84787d19f9bc4eba1ef019">   72</a></span><span class="preprocessor">#define RCC_RESET_FLAG_SW              RCC_CSR_SFTRSTF    </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga663274bf9c9f94283e47244ed59e43c6">   73</a></span><span class="preprocessor">#define RCC_RESET_FLAG_IWDG            RCC_CSR_IWDGRSTF   </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga0f2f680974bdf90ca9c5e4555fcbe1d6">   74</a></span><span class="preprocessor">#define RCC_RESET_FLAG_WWDG            RCC_CSR_WWDGRSTF   </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga25818109b4eec0684920b3b72da2240b">   75</a></span><span class="preprocessor">#define RCC_RESET_FLAG_LPWR            RCC_CSR_LPWRRSTF   </span></div>
<div class="foldopen" id="foldopen00076" data-start="" data-end="">
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="group__RCC__Reset__Flag.html#ga08aff0dde599d99aa2b055fce93234fe">   76</a></span><span class="preprocessor">#define RCC_RESET_FLAG_ALL             (RCC_RESET_FLAG_OBL | RCC_RESET_FLAG_PIN | RCC_RESET_FLAG_PWR | \</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">                                        RCC_RESET_FLAG_SW | RCC_RESET_FLAG_IWDG | RCC_RESET_FLAG_WWDG | \</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">                                        RCC_RESET_FLAG_LPWR)</span></div>
</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="foldopen" id="foldopen00092" data-start="" data-end="">
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga68584e3b585c1c1770d504a030d0dd34">   92</a></span><span class="preprocessor">#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__)  (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">                                                (((__OSCILLATOR__) &amp; ~RCC_OSCILLATORTYPE_ALL) == 0x00U))</span></div>
</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="foldopen" id="foldopen00096" data-start="" data-end="">
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">   96</a></span><span class="preprocessor">#define IS_RCC_HSE(__HSE__)  (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">                              ((__HSE__) == RCC_HSE_BYPASS_PWR))</span></div>
</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gacf5a6e6b51c54336b6688cfdf4c44027">   99</a></span><span class="preprocessor">#define IS_RCC_HSEDIV(__HSEDIV__)  (((__HSEDIV__) == RCC_HSE_DIV1) || ((__HSEDIV__) == RCC_HSE_DIV2))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="foldopen" id="foldopen00101" data-start="" data-end="">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga6c766af016cdc1d63f1ed64c5082737c">  101</a></span><span class="preprocessor">#define IS_RCC_LSE(__LSE__)  (((__LSE__) == RCC_LSE_OFF)                                              || \</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">                              ((__LSE__) == RCC_LSE_ON)     || ((__LSE__) == RCC_LSE_ON_RTC_ONLY)     || \</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">                              ((__LSE__) == RCC_LSE_BYPASS) || ((__LSE__) == RCC_LSE_BYPASS_RTC_ONLY))</span></div>
</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga230f351a740560f6b51cdc4b7051606e">  105</a></span><span class="preprocessor">#define IS_RCC_HSI(__HSI__)  (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON))</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga1715cf2ee55db0d5b63b242ed63dab5b">  107</a></span><span class="preprocessor">#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= (uint32_t)127U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">  109</a></span><span class="preprocessor">#define IS_RCC_LSI(__LSI__)  (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gaa4526a1fdd7bd702414c74a960c79d70">  111</a></span><span class="preprocessor">#define IS_RCC_LSIDIV(__LSIDIV__)  (((__LSIDIV__) == RCC_LSI_DIV1) || ((__LSIDIV__) == RCC_LSI_DIV128))</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gac570b69943ae13dc611be7cf1216a76e">  113</a></span><span class="preprocessor">#define IS_RCC_MSI(__MSI__)  (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga24b2b4503aa5a2ba362b021d025be357">  115</a></span><span class="preprocessor">#define IS_RCC_MSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) &lt;= (uint32_t)255U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="foldopen" id="foldopen00117" data-start="" data-end="">
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga4e8a1f3a151c3011e915df4da312dd73">  117</a></span><span class="preprocessor">#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">                             ((__PLL__) == RCC_PLL_ON))</span></div>
</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="foldopen" id="foldopen00120" data-start="" data-end="">
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga13202f72c93b28705bd35aab3cbd951f">  120</a></span><span class="preprocessor">#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_MSI)  || \</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSI)  || \</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">                                      ((__SOURCE__) == RCC_PLLSOURCE_HSE))</span></div>
</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="foldopen" id="foldopen00125" data-start="" data-end="">
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gaefa3c5466a7e3c5adb779ce18f788a3c">  125</a></span><span class="preprocessor">#define IS_RCC_PLLM_VALUE(__VALUE__) (((__VALUE__) == RCC_PLLM_DIV1)  || \</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV2)  || \</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV3)  || \</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV4)  || \</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV5)  || \</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV6)  || \</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV7)  || \</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">                                      ((__VALUE__) == RCC_PLLM_DIV8))</span></div>
</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga9384dbb3bd0ec1c24093a9ecf075ce8b">  134</a></span><span class="preprocessor">#define IS_RCC_PLLN_VALUE(__VALUE__) ((6U &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= 127U))</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga0e08547541611b4964de8ac95159365f">  136</a></span><span class="preprocessor">#define IS_RCC_PLLP_VALUE(__VALUE__) ((RCC_PLLP_DIV2 &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= RCC_PLLP_DIV32))</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga6d4a925c5ed1cd0deec4f390d290477b">  138</a></span><span class="preprocessor">#define IS_RCC_PLLQ_VALUE(__VALUE__) ((RCC_PLLQ_DIV2 &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= RCC_PLLQ_DIV8))</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga276557dff8cad401f08c524ff17c4e12">  140</a></span><span class="preprocessor">#define IS_RCC_PLLR_VALUE(__VALUE__) ((RCC_PLLR_DIV2 &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= RCC_PLLR_DIV8))</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="foldopen" id="foldopen00142" data-start="" data-end="">
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gab858942210685d5f8c7b06c28712fb9d">  142</a></span><span class="preprocessor">#define IS_RCC_MSI_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_0)  || \</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_1)  || \</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_2)  || \</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_3)  || \</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_4)  || \</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_5)  || \</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_6)  || \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_7)  || \</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_8)  || \</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_9)  || \</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_10) || \</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">                                           ((__RANGE__) == RCC_MSIRANGE_11))</span></div>
</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(__CLK__)   ((1U &lt;= (__CLK__)) &amp;&amp; ((__CLK__) &lt;= (RCC_CLOCKTYPE_SYSCLK | \</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_HCLK   | \</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_PCLK1  | \</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_PCLK2  | \</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_HCLK2  | \</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_HCLK3)))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#else</span></div>
<div class="foldopen" id="foldopen00163" data-start="" data-end="">
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">  163</a></span><span class="preprocessor">#define IS_RCC_CLOCKTYPE(__CLK__)   ((1U &lt;= (__CLK__)) &amp;&amp; ((__CLK__) &lt;= (RCC_CLOCKTYPE_SYSCLK | \</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_HCLK   | \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_PCLK1  | \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_PCLK2  | \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">                                                                         RCC_CLOCKTYPE_HCLK3)))</span></div>
</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span> </div>
<div class="foldopen" id="foldopen00170" data-start="" data-end="">
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">  170</a></span><span class="preprocessor">#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK))</span></div>
</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="foldopen" id="foldopen00175" data-start="" data-end="">
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga0afa89c6e2695bab6e014e737e9fd1ba">  175</a></span><span class="preprocessor">#define IS_RCC_HCLKx(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1)   || ((__HCLK__) == RCC_SYSCLK_DIV2)   || \</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV3)   || ((__HCLK__) == RCC_SYSCLK_DIV4)   || \</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV5)   || ((__HCLK__) == RCC_SYSCLK_DIV6)   || \</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV8)   || ((__HCLK__) == RCC_SYSCLK_DIV10)  || \</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV16)  || ((__HCLK__) == RCC_SYSCLK_DIV32)  || \</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV64)  || ((__HCLK__) == RCC_SYSCLK_DIV128) || \</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">                                ((__HCLK__) == RCC_SYSCLK_DIV256) || ((__HCLK__) == RCC_SYSCLK_DIV512))</span></div>
</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="foldopen" id="foldopen00183" data-start="" data-end="">
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gae60760e6f150d7645161590593b4c256">  183</a></span><span class="preprocessor">#define IS_RCC_PCLKx(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">                                ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">                                ((__PCLK__) == RCC_HCLK_DIV16))</span></div>
</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="foldopen" id="foldopen00187" data-start="" data-end="">
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">  187</a></span><span class="preprocessor">#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE)  || \</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI)  || \</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32))</span></div>
</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga5368a0b11fbade7ce74f2903dd39b46a">  192</a></span><span class="preprocessor">#define IS_RCC_MCO(__MCOX__) ((__MCOX__) == RCC_MCO1_PA8)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="foldopen" id="foldopen00194" data-start="" data-end="">
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#ga17690472f266a032db5324907a0ddc31">  194</a></span><span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || \</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_MSI)     || \</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSI)     || \</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || \</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK)  || \</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSI)     || \</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_LSE)     || \</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLPCLK) || \</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">                                       ((__SOURCE__) == RCC_MCO1SOURCE_PLLQCLK))</span></div>
</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="foldopen" id="foldopen00205" data-start="" data-end="">
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gab281379d2f6361a20a082259be63af0f">  205</a></span><span class="preprocessor">#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">                                ((__DIV__) == RCC_MCODIV_16))</span></div>
</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="foldopen" id="foldopen00210" data-start="" data-end="">
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="group__RCC__Private__Macros.html#gada59edca0ae621d02a6d4bff401130c3">  210</a></span><span class="preprocessor">#define IS_RCC_STOP_WAKEUPCLOCK(__SOURCE__) (((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_MSI) || \</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">                                             ((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_HSI))</span></div>
</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="foldopen" id="foldopen00225" data-start="{" data-end="};">
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html">  225</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#ab3bb33f461bb409576e1c899c962e0b0">  227</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#ab3bb33f461bb409576e1c899c962e0b0">PLLState</a>;   </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a418ecda4a355c6a161e4893a7bc1897f">  230</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#a418ecda4a355c6a161e4893a7bc1897f">PLLSource</a>;  </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#adb1ffaed93a1680042e24b5442b90af4">  233</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#adb1ffaed93a1680042e24b5442b90af4">PLLM</a>;       </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a2e8a73f7961f8d6570193c68daba88a6">  236</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#a2e8a73f7961f8d6570193c68daba88a6">PLLN</a>;       </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#ae2047a6040de6fcd43e0033a7b09a226">  239</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#ae2047a6040de6fcd43e0033a7b09a226">PLLP</a>;       </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">  242</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">PLLQ</a>;       </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structRCC__PLLInitTypeDef.html#a5777f8788531e0fc3f35b0e5d1c7a445">  245</a></span>  uint32_t <a class="code hl_variable" href="structRCC__PLLInitTypeDef.html#a5777f8788531e0fc3f35b0e5d1c7a445">PLLR</a>;       </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>} <a class="code hl_struct" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="foldopen" id="foldopen00254" data-start="{" data-end="};">
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html">  254</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>{</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3">  256</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3">OscillatorType</a>;       </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#ad499b1bbeeb8096235b534a9bfa53c9d">  259</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#ad499b1bbeeb8096235b534a9bfa53c9d">HSEState</a>;             </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#aebd30a74eb48a0fd754c64d86184c731">  262</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#aebd30a74eb48a0fd754c64d86184c731">HSEDiv</a>;               </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#abb72dd5bfb99667e36d99b6887f80a0a">  265</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#abb72dd5bfb99667e36d99b6887f80a0a">LSEState</a>;             </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a49183e0be5cf522de0fa1968df0bf0d7">  268</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a49183e0be5cf522de0fa1968df0bf0d7">HSIState</a>;             </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#ad28b977e258a3ee788cd6c2d72430c30">  271</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#ad28b977e258a3ee788cd6c2d72430c30">HSICalibrationValue</a>;  </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a9acc15f6278f950ef02d5d6f819f68e8">  274</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a9acc15f6278f950ef02d5d6f819f68e8">LSIState</a>;             </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#afabbe8f06b887114946fccf0c315d306">  277</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#afabbe8f06b887114946fccf0c315d306">LSIDiv</a>;               </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a22386cc7873d5993a054701e437d4630">  280</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a22386cc7873d5993a054701e437d4630">MSIState</a>;             </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#adce78a18ff5bb83159ef532c761a1778">  283</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#adce78a18ff5bb83159ef532c761a1778">MSICalibrationValue</a>;  </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a985435ce5ed5793b56050140ce8f3f66">  286</a></span>  uint32_t <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a985435ce5ed5793b56050140ce8f3f66">MSIClockRange</a>;        </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="structRCC__OscInitTypeDef.html#a7ec4025786fa81e2a4bfc42832c0eddf">  289</a></span>  <a class="code hl_struct" href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a> <a class="code hl_variable" href="structRCC__OscInitTypeDef.html#a7ec4025786fa81e2a4bfc42832c0eddf">PLL</a>;        </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>} <a class="code hl_struct" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="foldopen" id="foldopen00296" data-start="{" data-end="};">
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html">  296</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>{</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#afe92b105bff8e698233c286bb3018384">  298</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#afe92b105bff8e698233c286bb3018384">ClockType</a>;             </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a02b70c23b593a55814d887f483ea0871">  301</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#a02b70c23b593a55814d887f483ea0871">SYSCLKSource</a>;          </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a082c91ea9f270509aca7ae6ec42c2a54">  304</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#a082c91ea9f270509aca7ae6ec42c2a54">AHBCLKDivider</a>;         </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a994aca51c40decfc340e045da1a6ca19">  307</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#a994aca51c40decfc340e045da1a6ca19">APB1CLKDivider</a>;        </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">  310</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">APB2CLKDivider</a>;        </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  uint32_t AHBCLK2Divider;        </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="structRCC__ClkInitTypeDef.html#a774212f4dadc19bd25a764f082f1d70e">  318</a></span>  uint32_t <a class="code hl_variable" href="structRCC__ClkInitTypeDef.html#a774212f4dadc19bd25a764f082f1d70e">AHBCLK3Divider</a>;        </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>} <a class="code hl_struct" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a>;</div>
</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">  335</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_NONE        0x00000000U  </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga28cacd402dec84e548c9e4ba86d4603f">  336</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSE         0x00000001U  </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">  337</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_HSI         0x00000002U  </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga7036aec5659343c695d795e04d9152ba">  338</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSE         0x00000004U  </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga3b7abb8ce0544cca0aa4550540194ce2">  339</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_LSI         0x00000008U  </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="group__RCC__Oscillator__Type.html#ga967ab49a19c9c88b4d7a85faf4707243">  340</a></span><span class="preprocessor">#define RCC_OSCILLATORTYPE_MSI         0x00000020U  </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#ga1616626d23fbce440398578855df6f97">  348</a></span><span class="preprocessor">#define RCC_HSE_OFF                    0x00000000U                                    </span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#gabc4f70a44776c557af20496b04d9a9db">  349</a></span><span class="preprocessor">#define RCC_HSE_ON                     RCC_CR_HSEON                                   </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Config.html#gae5c699681ae9676cceb1eed2a0c51ebd">  350</a></span><span class="preprocessor">#define RCC_HSE_BYPASS_PWR             ((uint32_t)(RCC_CR_HSEBYPPWR | RCC_CR_HSEON))  </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Div.html#gaf215e36e03304cc8ae9b645621bd82ad">  358</a></span><span class="preprocessor">#define RCC_HSE_DIV1                   0x00000000U    </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group__RCC__HSE__Div.html#gaa5a998aedf6c2abb1bcf59c4b9525836">  359</a></span><span class="preprocessor">#define RCC_HSE_DIV2                   RCC_CR_HSEPRE  </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#ga6645c27708d0cad1a4ab61d2abb24c77">  367</a></span><span class="preprocessor">#define RCC_LSE_OFF                    0U                                                                  </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#ga2e39a154aae3e7a39cb6cbd58178d352">  368</a></span><span class="preprocessor">#define RCC_LSE_ON_RTC_ONLY            RCC_BDCR_LSEON                                                      </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#gac981ea636c2f215e4473901e0912f55a">  369</a></span><span class="preprocessor">#define RCC_LSE_ON                     ((uint32_t)(RCC_BDCR_LSESYSEN | RCC_BDCR_LSEON))                    </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#ga405fed89d981ef882e0cb4992e2f67c8">  370</a></span><span class="preprocessor">#define RCC_LSE_BYPASS_RTC_ONLY        ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))                      </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group__RCC__LSE__Config.html#gaad580157edbae878edbcc83c5a68e767">  371</a></span><span class="preprocessor">#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSESYSEN | RCC_BDCR_LSEON))  </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">  380</a></span><span class="preprocessor">#define RCC_HSI_OFF                    0x00000000U   </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">  381</a></span><span class="preprocessor">#define RCC_HSI_ON                     RCC_CR_HSION  </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group__RCC__HSI__Config.html#ga03cf582e263fb7e31a7783d8adabd7a0">  383</a></span><span class="preprocessor">#define RCC_HSICALIBRATION_DEFAULT     64U           </span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Config.html#gaa1710927d79a2032f87f039c4a27356a">  391</a></span><span class="preprocessor">#define RCC_LSI_OFF                    0x00000000U    </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Config.html#ga6b364ac3500e60b6bff695ee518c87d6">  392</a></span><span class="preprocessor">#define RCC_LSI_ON                     RCC_CSR_LSION  </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Div.html#ga8f91b4aefa87631f879183b2bce4da42">  400</a></span><span class="preprocessor">#define RCC_LSI_DIV1                   LL_RCC_LSI_PREDIV_1    </span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group__RCC__LSI__Div.html#gaec8f6610d961d733adfa34878cf6c892">  401</a></span><span class="preprocessor">#define RCC_LSI_DIV128                 LL_RCC_LSI_PREDIV_128  </span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">  409</a></span><span class="preprocessor">#define RCC_MSI_OFF                    0x00000000U   </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#gabf942d45be1bc843650abc9e79426739">  410</a></span><span class="preprocessor">#define RCC_MSI_ON                     RCC_CR_MSION  </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">  412</a></span><span class="preprocessor">#define RCC_MSICALIBRATION_DEFAULT     0U            </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#gae47a612f8e15c32917ee2181362d88f3">  421</a></span><span class="preprocessor">#define RCC_PLL_NONE                   0x00000000U  </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">  422</a></span><span class="preprocessor">#define RCC_PLL_OFF                    0x00000001U  </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Config.html#gaf86dbee130304ba5760818f56d34ec91">  423</a></span><span class="preprocessor">#define RCC_PLL_ON                     0x00000002U  </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#gad70e3a8bfa2a06efcaa3e7ffe150fb36">  431</a></span><span class="preprocessor">#define RCC_PLLM_DIV1                  LL_RCC_PLLM_DIV_1  </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#gaea82b7603d9a3968b5a0dcba90d1a1e1">  432</a></span><span class="preprocessor">#define RCC_PLLM_DIV2                  LL_RCC_PLLM_DIV_2  </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#ga1a0b568f5f71c54188d93141c24dca57">  433</a></span><span class="preprocessor">#define RCC_PLLM_DIV3                  LL_RCC_PLLM_DIV_3  </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#ga849578800614b0c69e5caec7de9be93e">  434</a></span><span class="preprocessor">#define RCC_PLLM_DIV4                  LL_RCC_PLLM_DIV_4  </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#ga5927c3cd67ec1c55e9ccf224c80d6207">  435</a></span><span class="preprocessor">#define RCC_PLLM_DIV5                  LL_RCC_PLLM_DIV_5  </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#gaa406d89eb86897750a768d3286ee2f67">  436</a></span><span class="preprocessor">#define RCC_PLLM_DIV6                  LL_RCC_PLLM_DIV_6  </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#gae03bc83a9f095ee89d3e4fff48366487">  437</a></span><span class="preprocessor">#define RCC_PLLM_DIV7                  LL_RCC_PLLM_DIV_7  </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group__RCC__PLLM__Clock__Divider.html#gac7478ec0fd702d3a40a0a287f98ecfcd">  438</a></span><span class="preprocessor">#define RCC_PLLM_DIV8                  LL_RCC_PLLM_DIV_8  </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga16248cbd581f020b8a8d1cf0d9f0864d">  446</a></span><span class="preprocessor">#define RCC_PLLP_DIV2                  LL_RCC_PLLP_DIV_2   </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga7c7cf014acdab07b2222cfe1b21cabc4">  447</a></span><span class="preprocessor">#define RCC_PLLP_DIV3                  LL_RCC_PLLP_DIV_3   </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga91b2c03c1f205addc5f52a1e740f801a">  448</a></span><span class="preprocessor">#define RCC_PLLP_DIV4                  LL_RCC_PLLP_DIV_4   </span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga1f7ab1b62c72cd0d1d7989c2c1b82e73">  449</a></span><span class="preprocessor">#define RCC_PLLP_DIV5                  LL_RCC_PLLP_DIV_5   </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga5ad6be8ec0a6efaa1c81fbd29017a1fa">  450</a></span><span class="preprocessor">#define RCC_PLLP_DIV6                  LL_RCC_PLLP_DIV_6   </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gacf4de485039f5a2a155025144c898d02">  451</a></span><span class="preprocessor">#define RCC_PLLP_DIV7                  LL_RCC_PLLP_DIV_7   </span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaab7662734bfff248c5dad97ea5f6736e">  452</a></span><span class="preprocessor">#define RCC_PLLP_DIV8                  LL_RCC_PLLP_DIV_8   </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga99cdc906a503e35c29c32658fa79708c">  453</a></span><span class="preprocessor">#define RCC_PLLP_DIV9                  LL_RCC_PLLP_DIV_9   </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga90aab8898c7daca7f909ca5d974689dd">  454</a></span><span class="preprocessor">#define RCC_PLLP_DIV10                 LL_RCC_PLLP_DIV_10  </span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaf6892b83cde37b7aa465cd4ddef5b043">  455</a></span><span class="preprocessor">#define RCC_PLLP_DIV11                 LL_RCC_PLLP_DIV_11  </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga926d6fa6173b090078bba5ae46bc7a27">  456</a></span><span class="preprocessor">#define RCC_PLLP_DIV12                 LL_RCC_PLLP_DIV_12  </span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaf6ffa6dee664fd0be1e5c4f00be77ce1">  457</a></span><span class="preprocessor">#define RCC_PLLP_DIV13                 LL_RCC_PLLP_DIV_13  </span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gafb1e253b333e67481dd25c97167cf3f7">  458</a></span><span class="preprocessor">#define RCC_PLLP_DIV14                 LL_RCC_PLLP_DIV_14  </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga5de8081e7835c96aafec4d8b493f97ca">  459</a></span><span class="preprocessor">#define RCC_PLLP_DIV15                 LL_RCC_PLLP_DIV_15  </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga1b41ddfd5e6d50b999e5b199deb8c6ae">  460</a></span><span class="preprocessor">#define RCC_PLLP_DIV16                 LL_RCC_PLLP_DIV_16  </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga580f94dba5d292f604338d93fcb40602">  461</a></span><span class="preprocessor">#define RCC_PLLP_DIV17                 LL_RCC_PLLP_DIV_17  </span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaa5466dc0a902e727bc48463ac1e72635">  462</a></span><span class="preprocessor">#define RCC_PLLP_DIV18                 LL_RCC_PLLP_DIV_18  </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga66683704ab77eec8e7ea32827a2b0e42">  463</a></span><span class="preprocessor">#define RCC_PLLP_DIV19                 LL_RCC_PLLP_DIV_19  </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga3058d0c4f62909bbe3d0dac0d7ce8dfc">  464</a></span><span class="preprocessor">#define RCC_PLLP_DIV20                 LL_RCC_PLLP_DIV_20  </span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga82144bf841b1f6cbf02c778d295f9f55">  465</a></span><span class="preprocessor">#define RCC_PLLP_DIV21                 LL_RCC_PLLP_DIV_21  </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaacb6cb6373beb88f675eba5966011ec3">  466</a></span><span class="preprocessor">#define RCC_PLLP_DIV22                 LL_RCC_PLLP_DIV_22  </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga238542297a9b3965451de08cec3bcc4f">  467</a></span><span class="preprocessor">#define RCC_PLLP_DIV23                 LL_RCC_PLLP_DIV_23  </span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gac3d2e9861e06699749eb42f65f20a1f0">  468</a></span><span class="preprocessor">#define RCC_PLLP_DIV24                 LL_RCC_PLLP_DIV_24  </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gaf324c1559aff1bf12652888002fe90dc">  469</a></span><span class="preprocessor">#define RCC_PLLP_DIV25                 LL_RCC_PLLP_DIV_25  </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gab305de6975e78bcfec1439b9d3d4ccf1">  470</a></span><span class="preprocessor">#define RCC_PLLP_DIV26                 LL_RCC_PLLP_DIV_26  </span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga7fc86a473ece9f3451ba1b587ab01a04">  471</a></span><span class="preprocessor">#define RCC_PLLP_DIV27                 LL_RCC_PLLP_DIV_27  </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga6e376eb74b79d1a484fdd4ffd2385763">  472</a></span><span class="preprocessor">#define RCC_PLLP_DIV28                 LL_RCC_PLLP_DIV_28  </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga950d3a4282e73f6551f6ab60dcdfa4ac">  473</a></span><span class="preprocessor">#define RCC_PLLP_DIV29                 LL_RCC_PLLP_DIV_29  </span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga40e20e2c0b80f1d3f011ac45a7893e6c">  474</a></span><span class="preprocessor">#define RCC_PLLP_DIV30                 LL_RCC_PLLP_DIV_30  </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#gade6fdab2a099615cbc8498743134ee9b">  475</a></span><span class="preprocessor">#define RCC_PLLP_DIV31                 LL_RCC_PLLP_DIV_31  </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group__RCC__PLLP__Clock__Divider.html#ga8e8de09c716cd50f2b4f39fe1874d51d">  476</a></span><span class="preprocessor">#define RCC_PLLP_DIV32                 LL_RCC_PLLP_DIV_32  </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#ga00d3b9f5dfb8c2fd9b531f92e3bb5567">  484</a></span><span class="preprocessor">#define RCC_PLLQ_DIV2                  LL_RCC_PLLQ_DIV_2  </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#ga285afa5a1b1e3449b352f240d472c23f">  485</a></span><span class="preprocessor">#define RCC_PLLQ_DIV3                  LL_RCC_PLLQ_DIV_3  </span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#gadfa786746ba970bc07183f3223f1a871">  486</a></span><span class="preprocessor">#define RCC_PLLQ_DIV4                  LL_RCC_PLLQ_DIV_4  </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#ga037cef9a2e5118f4a4248223f926edee">  487</a></span><span class="preprocessor">#define RCC_PLLQ_DIV5                  LL_RCC_PLLQ_DIV_5  </span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#gacea985440106df295feef97550d7067c">  488</a></span><span class="preprocessor">#define RCC_PLLQ_DIV6                  LL_RCC_PLLQ_DIV_6  </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#ga04795b504ac02b5e645daaf744de4409">  489</a></span><span class="preprocessor">#define RCC_PLLQ_DIV7                  LL_RCC_PLLQ_DIV_7  </span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group__RCC__PLLQ__Clock__Divider.html#gafaff78dbbc87b7f3b6bf7021791514c0">  490</a></span><span class="preprocessor">#define RCC_PLLQ_DIV8                  LL_RCC_PLLQ_DIV_8  </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#ga8542180301c08434a774ee3033b89564">  498</a></span><span class="preprocessor">#define RCC_PLLR_DIV2                  LL_RCC_PLLR_DIV_2  </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#gac9e1eda6592c73b3b19c4b602c0e603d">  499</a></span><span class="preprocessor">#define RCC_PLLR_DIV3                  LL_RCC_PLLR_DIV_3  </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#ga4d7feff69617c885b7ad02abdf90a306">  500</a></span><span class="preprocessor">#define RCC_PLLR_DIV4                  LL_RCC_PLLR_DIV_4  </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#ga509420efd3dfdfb792d2f4a7f9532161">  501</a></span><span class="preprocessor">#define RCC_PLLR_DIV5                  LL_RCC_PLLR_DIV_5  </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#gaea9c23a036a7dd5c2c14d7df77656cba">  502</a></span><span class="preprocessor">#define RCC_PLLR_DIV6                  LL_RCC_PLLR_DIV_6  </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#gaa8b35cccfee385e5ad775eb8cc385508">  503</a></span><span class="preprocessor">#define RCC_PLLR_DIV7                  LL_RCC_PLLR_DIV_7  </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group__RCC__PLLR__Clock__Divider.html#ga2032e48945b9bfec98b9f342d34e2472">  504</a></span><span class="preprocessor">#define RCC_PLLR_DIV8                  LL_RCC_PLLR_DIV_8  </span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">  512</a></span><span class="preprocessor">#define RCC_PLLSOURCE_NONE             LL_RCC_PLLSOURCE_NONE  </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga5a17d8f572153069f1914e622ca0f474">  513</a></span><span class="preprocessor">#define RCC_PLLSOURCE_MSI              LL_RCC_PLLSOURCE_MSI   </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">  514</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSI              LL_RCC_PLLSOURCE_HSI   </span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">  515</a></span><span class="preprocessor">#define RCC_PLLSOURCE_HSE              LL_RCC_PLLSOURCE_HSE   </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Output.html#ga2452d1b434015696d6129a247e9bfee9">  523</a></span><span class="preprocessor">#define RCC_PLL_SYSCLK                 RCC_PLLCFGR_PLLREN  </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Output.html#ga06ea524d42f882e5ff0da89131c385a8">  524</a></span><span class="preprocessor">#define RCC_PLL_I2S2CLK                RCC_PLLCFGR_PLLQEN  </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Output.html#gac90987c1c0dc702b443efb067ef06dcd">  525</a></span><span class="preprocessor">#define RCC_PLL_RNGCLK                 RCC_PLLCFGR_PLLQEN  </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group__RCC__PLL__Clock__Output.html#ga7f19981d05140dd69dd3ead7bcc70dc3">  526</a></span><span class="preprocessor">#define RCC_PLL_ADCCLK                 RCC_PLLCFGR_PLLPEN  </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">  534</a></span><span class="preprocessor">#define RCC_MSIRANGE_0                 LL_RCC_MSIRANGE_0   </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga90601d6a9beb6a00245ecbf193d0ece5">  535</a></span><span class="preprocessor">#define RCC_MSIRANGE_1                 LL_RCC_MSIRANGE_1   </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gafa12a5d5063914b4aa66c8f12324926e">  536</a></span><span class="preprocessor">#define RCC_MSIRANGE_2                 LL_RCC_MSIRANGE_2   </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga2eb0f8e9e5800747454d52f5497dea57">  537</a></span><span class="preprocessor">#define RCC_MSIRANGE_3                 LL_RCC_MSIRANGE_3   </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">  538</a></span><span class="preprocessor">#define RCC_MSIRANGE_4                 LL_RCC_MSIRANGE_4   </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gabcd068b50d4fdfb3529272fbb169ebb1">  539</a></span><span class="preprocessor">#define RCC_MSIRANGE_5                 LL_RCC_MSIRANGE_5   </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga7f6e3de13b041244869fba14585c43fe">  540</a></span><span class="preprocessor">#define RCC_MSIRANGE_6                 LL_RCC_MSIRANGE_6   </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gaf0095aea854bcebdeaf424884611fdf7">  541</a></span><span class="preprocessor">#define RCC_MSIRANGE_7                 LL_RCC_MSIRANGE_7   </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga2486a2c68d9d1660cee46db8ff2d8a7e">  542</a></span><span class="preprocessor">#define RCC_MSIRANGE_8                 LL_RCC_MSIRANGE_8   </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gabff618662f94da794a4c4485d2c46eb0">  543</a></span><span class="preprocessor">#define RCC_MSIRANGE_9                 LL_RCC_MSIRANGE_9   </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#ga74f652762f6663ff0255004a5dcaf249">  544</a></span><span class="preprocessor">#define RCC_MSIRANGE_10                LL_RCC_MSIRANGE_10  </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group__RCC__MSI__Clock__Range.html#gac64bbb470bd6b2658b0723453bcfcff4">  545</a></span><span class="preprocessor">#define RCC_MSIRANGE_11                LL_RCC_MSIRANGE_11  </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#ga7e721f5bf3fe925f78dae0356165332e">  553</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_SYSCLK           0x00000001U  </span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gaa5330efbd790632856a2b15851517ef9">  554</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK             0x00000002U  </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gab00c7b70f0770a616be4b5df45a454c4">  555</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK1            0x00000004U  </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#gaef7e78706e597a6551d71f5f9ad60cc0">  556</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_PCLK2            0x00000008U  </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK2            0x00000020U  </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Type.html#ga36126cf1ba06545faec8050078f4edd9">  560</a></span><span class="preprocessor">#define RCC_CLOCKTYPE_HCLK3            0x00000040U  </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga1e02722521eb426d481d52ba9f79afef">  568</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_MSI           LL_RCC_SYS_CLKSOURCE_MSI  </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">  569</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSI           LL_RCC_SYS_CLKSOURCE_HSI  </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">  570</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_HSE           LL_RCC_SYS_CLKSOURCE_HSE  </span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">  571</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_PLLCLK        LL_RCC_SYS_CLKSOURCE_PLL  </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source__Status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">  579</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_MSI    LL_RCC_SYS_CLKSOURCE_STATUS_MSI  </span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source__Status.html#ga0d6c2b0b2d59e6591295649853bb2abd">  580</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSI    LL_RCC_SYS_CLKSOURCE_STATUS_HSI  </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source__Status.html#ga3847769265bf19becf7b976a7e908a64">  581</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_HSE    LL_RCC_SYS_CLKSOURCE_STATUS_HSE  </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group__RCC__System__Clock__Source__Status.html#ga4f05019ec09da478d084f44dbaad7d6d">  582</a></span><span class="preprocessor">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK LL_RCC_SYS_CLKSOURCE_STATUS_PLL  </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga226f5bf675015ea677868132b6b83494">  590</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV1                LL_RCC_SYSCLK_DIV_1    </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#gac37c0610458a92e3cb32ec81014625c3">  591</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV2                LL_RCC_SYSCLK_DIV_2    </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga1fb763f7eae2c26dcbc5e84b65223377">  592</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV3                LL_RCC_SYSCLK_DIV_3    </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga6fd3652d6853563cdf388a4386b9d22f">  593</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV4                LL_RCC_SYSCLK_DIV_4    </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga64d12447734e03293f3821f5252b2c3a">  594</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV5                LL_RCC_SYSCLK_DIV_5    </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga267d2bb55698ef7ecf3a5bd7b637d4d3">  595</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV6                LL_RCC_SYSCLK_DIV_6    </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga7def31373854ba9c72bb76b1d13e3aad">  596</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV8                LL_RCC_SYSCLK_DIV_8    </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga27af8cf95361295a84890cbd4d95633b">  597</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV10               LL_RCC_SYSCLK_DIV_10   </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga895462b261e03eade3d0139cc1327a51">  598</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV16               LL_RCC_SYSCLK_DIV_16   </span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga20bbdba389e68c1faf5d403e48f7f702">  599</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV32               LL_RCC_SYSCLK_DIV_32   </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga73814b5a7ee000687ec8334637ca5b14">  600</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV64               LL_RCC_SYSCLK_DIV_64   </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga43eddf4d4160df30548a714dce102ad8">  601</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV128              LL_RCC_SYSCLK_DIV_128  </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#ga94956d6e9c3a78230bf660b838f987e2">  602</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV256              LL_RCC_SYSCLK_DIV_256  </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group__RCC__AHBx__Clock__Source.html#gabe18a9d55c0858bbfe3db657fb64c76d">  603</a></span><span class="preprocessor">#define RCC_SYSCLK_DIV512              LL_RCC_SYSCLK_DIV_512  </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group__RCC__APBx__Clock__Source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">  611</a></span><span class="preprocessor">#define RCC_HCLK_DIV1                  LL_RCC_APB1_DIV_1   </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group__RCC__APBx__Clock__Source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">  612</a></span><span class="preprocessor">#define RCC_HCLK_DIV2                  LL_RCC_APB1_DIV_2   </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group__RCC__APBx__Clock__Source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">  613</a></span><span class="preprocessor">#define RCC_HCLK_DIV4                  LL_RCC_APB1_DIV_4   </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group__RCC__APBx__Clock__Source.html#gadb18bc60e2c639cb59244bedb54f7bb3">  614</a></span><span class="preprocessor">#define RCC_HCLK_DIV8                  LL_RCC_APB1_DIV_8   </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group__RCC__APBx__Clock__Source.html#ga27ac27d48360121bc2dc68b99dc8845d">  615</a></span><span class="preprocessor">#define RCC_HCLK_DIV16                 LL_RCC_APB1_DIV_16  </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Source.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9">  623</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_NONE           LL_RCC_RTC_CLKSOURCE_NONE       </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Source.html#ga5dca8d63f250a20bd6bc005670d0c150">  624</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSE            LL_RCC_RTC_CLKSOURCE_LSE        </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">  625</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_LSI            LL_RCC_RTC_CLKSOURCE_LSI        </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Source.html#ga070b819c6eca00d4b89cbf35216c3a92">  626</a></span><span class="preprocessor">#define RCC_RTCCLKSOURCE_HSE_DIV32      LL_RCC_RTC_CLKSOURCE_HSE_DIV32  </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">/* @cond */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="comment">/* 32     28      20       16      0</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">   --------------------------------</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">   | MCO   | GPIO  | GPIO  | GPIO  |</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">   | Index |  AF   | Port  |  Pin  |</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">   -------------------------------*/</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="preprocessor">#define RCC_MCO_GPIOPORT_POS   16U</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="preprocessor">#define RCC_MCO_GPIOPORT_MASK  (0xFUL &lt;&lt; RCC_MCO_GPIOPORT_POS)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="preprocessor">#define RCC_MCO_GPIOAF_POS     20U</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#define RCC_MCO_GPIOAF_MASK    (0xFFUL &lt;&lt; RCC_MCO_GPIOAF_POS)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="preprocessor">#define RCC_MCO_INDEX_POS      28U</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="preprocessor">#define RCC_MCO_INDEX_MASK     (0x1UL &lt;&lt; RCC_MCO_INDEX_POS)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="preprocessor">#define RCC_MCO1_INDEX         (0x0UL &lt;&lt; RCC_MCO_INDEX_POS)             </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">/* @endcond */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span> </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#gae921b741cc13ac6ead84efc5bfeb72f2">  652</a></span><span class="preprocessor">#define RCC_MCO1_PA8           (RCC_MCO1_INDEX | (GPIO_AF0_MCO &lt;&lt; RCC_MCO_GPIOAF_POS) | (GPIO_GET_INDEX(GPIOA) &lt;&lt; RCC_MCO_GPIOPORT_POS) | GPIO_PIN_8)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#ga152dd1ae9455e528526c4e23a817937b">  653</a></span><span class="preprocessor">#define RCC_MCO1               RCC_MCO1_PA8</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="group__RCC__MCO__Index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">  655</a></span><span class="preprocessor">#define RCC_MCO                RCC_MCO1     </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">  663</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK         LL_RCC_MCO1SOURCE_NOCLOCK  </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">  664</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK          LL_RCC_MCO1SOURCE_SYSCLK   </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gac5ae615cfe916da9ecb212cf8ac102a6">  665</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_MSI             LL_RCC_MCO1SOURCE_MSI      </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">  666</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI             LL_RCC_MCO1SOURCE_HSI      </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">  667</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE             LL_RCC_MCO1SOURCE_HSE      </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">  668</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK          LL_RCC_MCO1SOURCE_PLLCLK   </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga4ada18d28374df66c1b6da16606c23d8">  669</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSI             LL_RCC_MCO1SOURCE_LSI      </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">  670</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_LSE             LL_RCC_MCO1SOURCE_LSE      </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga10a8d12999a55251478b209310af5aee">  671</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLPCLK         LL_RCC_MCO1SOURCE_PLLPCLK  </span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group__RCC__MCO1__Clock__Source.html#ga3b9ac07652a23f3b332e828e39e14028">  672</a></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLQCLK         LL_RCC_MCO1SOURCE_PLLQCLK  </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">  680</a></span><span class="preprocessor">#define RCC_MCODIV_1                   LL_RCC_MCO1_DIV_1    </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga6198330847077f4da351915518140bfc">  681</a></span><span class="preprocessor">#define RCC_MCODIV_2                   LL_RCC_MCO1_DIV_2    </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">  682</a></span><span class="preprocessor">#define RCC_MCODIV_4                   LL_RCC_MCO1_DIV_4    </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#gadb84d9a10db2c49376be8fada619fe08">  683</a></span><span class="preprocessor">#define RCC_MCODIV_8                   LL_RCC_MCO1_DIV_8    </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group__RCC__MCOx__Clock__Prescaler.html#ga3ab3ab9547ef8800355111517b547882">  684</a></span><span class="preprocessor">#define RCC_MCODIV_16                  LL_RCC_MCO1_DIV_16  </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">  693</a></span><span class="preprocessor">#define RCC_IT_LSIRDY                  LL_RCC_CIFR_LSIRDYF   </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gad6b6e78a426850f595ef180d292a673d">  694</a></span><span class="preprocessor">#define RCC_IT_LSERDY                  LL_RCC_CIFR_LSERDYF   </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">  695</a></span><span class="preprocessor">#define RCC_IT_MSIRDY                  LL_RCC_CIFR_MSIRDYF   </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">  696</a></span><span class="preprocessor">#define RCC_IT_HSIRDY                  LL_RCC_CIFR_HSIRDYF   </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gad13eaede352bca59611e6cae68665866">  697</a></span><span class="preprocessor">#define RCC_IT_HSERDY                  LL_RCC_CIFR_HSERDYF   </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">  698</a></span><span class="preprocessor">#define RCC_IT_PLLRDY                  LL_RCC_CIFR_PLLRDYF   </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gae0c5544fee16c6fafeddaff144ef6deb">  699</a></span><span class="preprocessor">#define RCC_IT_HSECSS                  LL_RCC_CIFR_CSSF      </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group__RCC__Interrupt.html#gaf3f259914cb56820b1649c9d4413736c">  700</a></span><span class="preprocessor">#define RCC_IT_LSECSS                  LL_RCC_CIFR_LSECSSF   </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/* Flags in the CR register */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">  716</a></span><span class="preprocessor">#define RCC_FLAG_MSIRDY                ((CR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CR_MSIRDY_Pos)         </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga827d986723e7ce652fa733bb8184d216">  717</a></span><span class="preprocessor">#define RCC_FLAG_HSIRDY                ((CR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CR_HSIRDY_Pos)         </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga03e290c137a10541ebb74730fa2f780d">  718</a></span><span class="preprocessor">#define RCC_FLAG_HSIKERDY              ((CR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CR_HSIKERDY_Pos)       </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga173edf47bec93cf269a0e8d0fec9997c">  719</a></span><span class="preprocessor">#define RCC_FLAG_HSERDY                ((CR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CR_HSERDY_Pos)         </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">  720</a></span><span class="preprocessor">#define RCC_FLAG_PLLRDY                ((CR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CR_PLLRDY_Pos)         </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">/* Flags in the BDCR register */</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gac9fb963db446c16e46a18908f7fe1927">  723</a></span><span class="preprocessor">#define RCC_FLAG_LSERDY                ((BDCR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_BDCR_LSERDY_Pos)     </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gac1d9d4f36f383c67b34a733f14e33bfe">  724</a></span><span class="preprocessor">#define RCC_FLAG_LSECSSD               ((BDCR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_BDCR_LSECSSD_Pos)    </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga8881ff3e0c0b6c805b83f5aadf7180b1">  725</a></span><span class="preprocessor">#define RCC_FLAG_LSESYSRDY             ((BDCR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_BDCR_LSESYSRDY_Pos)  </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/* Flags in the CSR register */</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga8c5e4992314d347597621bfe7ab10d72">  728</a></span><span class="preprocessor">#define RCC_FLAG_LSIRDY                ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_LSIRDY_Pos)       </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gafe5e597f3695ef1eb345f0b03875cd66">  729</a></span><span class="preprocessor">#define RCC_FLAG_RFRST                 ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_RFRSTF_Pos)       </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gad66ac09b735ce6257a15a094324d1581">  730</a></span><span class="preprocessor">#define RCC_FLAG_RFILARSTF             ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_RFILARSTF_Pos)    </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">  731</a></span><span class="preprocessor">#define RCC_FLAG_OBLRST                ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_OBLRSTF_Pos)      </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">  732</a></span><span class="preprocessor">#define RCC_FLAG_PINRST                ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_PINRSTF_Pos)      </span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga23d5211abcdf0e397442ca534ca04bb4">  733</a></span><span class="preprocessor">#define RCC_FLAG_BORRST                ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_BORRSTF_Pos)      </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">  734</a></span><span class="preprocessor">#define RCC_FLAG_SFTRST                ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_SFTRSTF_Pos)      </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">  735</a></span><span class="preprocessor">#define RCC_FLAG_IWDGRST               ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_IWDGRSTF_Pos)     </span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#gaa80b60b2d497ccd7b7de1075009999a7">  736</a></span><span class="preprocessor">#define RCC_FLAG_WWDGRST               ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_WWDGRSTF_Pos)     </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group__RCC__Flag.html#ga67049531354aed7546971163d02c9920">  737</a></span><span class="preprocessor">#define RCC_FLAG_LPWRRST               ((CSR_REG_INDEX &lt;&lt; REG_INDEX_POS) | RCC_CSR_LPWRRSTF_Pos)     </span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group__RCC__LSEDrive__Config.html#gab5fa5b50304710db2d7f6d583a225da3">  745</a></span><span class="preprocessor">#define RCC_LSEDRIVE_LOW                 LL_RCC_LSEDRIVE_LOW         </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group__RCC__LSEDrive__Config.html#ga1151beb7f9869e91fe7617936ad0efff">  746</a></span><span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMLOW           LL_RCC_LSEDRIVE_MEDIUMLOW   </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group__RCC__LSEDrive__Config.html#ga295eed1e1368d526fa0f6356ceecbc48">  747</a></span><span class="preprocessor">#define RCC_LSEDRIVE_MEDIUMHIGH          LL_RCC_LSEDRIVE_MEDIUMHIGH  </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group__RCC__LSEDrive__Config.html#ga90b0854f3813d7ab2781519bfa58fd95">  748</a></span><span class="preprocessor">#define RCC_LSEDRIVE_HIGH                LL_RCC_LSEDRIVE_HIGH        </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group__RCC__Stop__WakeUpClock.html#gac18b40ff768e227cbb2f661b9f40373a">  756</a></span><span class="preprocessor">#define RCC_STOP_WAKEUPCLOCK_MSI       LL_RCC_STOP_WAKEUPCLOCK_MSI  </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group__RCC__Stop__WakeUpClock.html#ga7230033023839d06ad8cad89ea60a6c9">  757</a></span><span class="preprocessor">#define RCC_STOP_WAKEUPCLOCK_HSI       LL_RCC_STOP_WAKEUPCLOCK_HSI  </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">/* Exported macros -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()                 LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()                 LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_ENABLE()              LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()                  LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()                LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()                LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_DISABLE()             LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()                 LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">  790</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_ENABLE()                 LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">  791</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()                 LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga8b493ec5db2507bf6ab72e60b1fbf8a8">  792</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_ENABLE()              LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga5222bac3ebfec517c93055ae065303da">  793</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()                  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">  795</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_DISABLE()                LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">  796</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()                LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga733bf236faf16c9ac6658dad7d746a42">  797</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_DISABLE()             LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable.html#ga170a30954a78a81a8f9b381378e0c9af">  798</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()                 LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()                LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()                LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()                LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()                LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()               LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()               LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()               LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()               LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga1fde58d775fd2458002df817a68f486e">  822</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_ENABLE()                LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">  823</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_ENABLE()                LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga5ebfeb136612f370950f52306d29b6fd">  824</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_ENABLE()                LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga041e72359b94f19569e774030fc6ebff">  825</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_ENABLE()                LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga7083e491e6a1e165d064d199304bd2f0">  827</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_DISABLE()               LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga60be1be419b57dafbbb93df67d68a424">  828</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_DISABLE()               LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">  829</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_DISABLE()               LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Peripheral__Clock__Enable__Disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">  830</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_DISABLE()               LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_ENABLE()                  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()                  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()                  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="preprocessor">#define __HAL_RCC_HSEM_CLK_ENABLE()                 LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="preprocessor">#define __HAL_RCC_IPCC_CLK_ENABLE()                 LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_ENABLE()                LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span> </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_DISABLE()                 LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()                 LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()                 LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="preprocessor">#define __HAL_RCC_HSEM_CLK_DISABLE()                LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="preprocessor">#define __HAL_RCC_IPCC_CLK_DISABLE()                LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_DISABLE()               LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga78f438126ab8e09f20f0bb760e2af9ea">  858</a></span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_ENABLE()                  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga11761137fa96e839de8aab646d6102a5">  859</a></span><span class="preprocessor">#define __HAL_RCC_AES_CLK_ENABLE()                  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">  860</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()                  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga774cbe706e7108944138a317a5340ba5">  861</a></span><span class="preprocessor">#define __HAL_RCC_HSEM_CLK_ENABLE()                 LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga746e1d3a5bb586fc1db18d35eb093970">  862</a></span><span class="preprocessor">#define __HAL_RCC_IPCC_CLK_ENABLE()                 LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#gaa6cf6cd8bf214d169901a8a976743169">  863</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_ENABLE()                LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#gaa0f600602aafe2ffe6604b077496d9e9">  865</a></span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_DISABLE()                 LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#gad0ab6e74baa1148f628362de5d72aa3f">  866</a></span><span class="preprocessor">#define __HAL_RCC_AES_CLK_DISABLE()                 LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga8f885339c99130e538e4d7474933d470">  867</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()                 LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#gac54f4686891efbe2af189fe639b4bd9c">  868</a></span><span class="preprocessor">#define __HAL_RCC_HSEM_CLK_DISABLE()                LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#gae6298b35f923b932b01d7fce393d0776">  869</a></span><span class="preprocessor">#define __HAL_RCC_IPCC_CLK_DISABLE()                LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable.html#ga3deb18cb63e5d380dc0987da283f7577">  870</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_DISABLE()               LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()                 LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()               LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()                 LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()               LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()                 LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()                 LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()                 LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()                  LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()               LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span> </div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_ENABLE()               LL_C2_APB1_GRP2_EnableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_ENABLE()               LL_C2_APB1_GRP2_EnableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_ENABLE()              LL_C2_APB1_GRP2_EnableClock(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()                LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()              LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()                LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()              LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()                LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()                LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()                LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()                 LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()              LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span> </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_DISABLE()              LL_C2_APB1_GRP2_DisableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_DISABLE()              LL_C2_APB1_GRP2_DisableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_DISABLE()             LL_C2_APB1_GRP2_DisableClock(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga2e895257faa38376b9cdfcd756909a43">  912</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga5f588c7262a5ff7a3882157abbbcd625">  913</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()               LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga12352adbb876f2b827d6ac3a04d94e26">  914</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaf50c7d2265d978fab8fbb68a518096d">  915</a></span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_ENABLE()               LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gaaeae5b9e93721dd4e34274600996baeb">  916</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga7826848ae938c7f59984d12bc883a6f0">  917</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga1c510498725fb0c1245edaae3d9b1e53">  918</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">  919</a></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()                  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga7e1e013e28c2c8049e057d5f797ef077">  920</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()               LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span> </div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga0eabc2676cb7daf17802807e13fc7a7d">  922</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_ENABLE()               LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga4efc1029c8575db1e6d7515b2dea94d6">  923</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_ENABLE()               LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga4411749d5b9d76cf908e26239e4b213d">  924</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_ENABLE()              LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gad2def81b1df0e62cd322ab60b31ba59f">  926</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gad3ec940a13a275a574d438af19f164c4">  927</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()              LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gabb56a85a6424a60da8edc681f3a1c918">  928</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga1edc6c83fbebf8b4265ef9500aa04b04">  929</a></span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_DISABLE()              LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga490a853eae72da96aad5379a6e939dd8">  930</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">  931</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gab015d6340996f59fa36354ddcc10759d">  932</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6817d8397756e235e5d29e980c7dbb47">  933</a></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()                 LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gaed03071c92bed23b141d05c8409893aa">  934</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()              LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga17529f8824c5d76f6f0a4c27ec0b4b71">  936</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_DISABLE()              LL_APB1_GRP2_DisableClock(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga1e161e1011e1939fad65063692d87401">  937</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_DISABLE()              LL_APB1_GRP2_DisableClock(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gaa2a258a48face94f421a9bf3777e6aa7">  938</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_DISABLE()             LL_APB1_GRP2_DisableClock(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span> </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#gab0c13cc10b36c32d750be226d2fda3b2">  941</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_ENABLE()                 LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable.html#ga6afa0a633cf2553743a494d97aa5b997">  943</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_DISABLE()                LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_ENABLE()                  LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()                 LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()                 LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()               LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()                LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()                LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span> </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_DISABLE()                 LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()                LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()                LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()              LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()               LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()               LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga646c863666584ab4fca8fc93fe4112c5">  971</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_ENABLE()                  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#gad693d7300ed7134b60bb1a645e762358">  972</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_ENABLE()                 LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga856c7460aa481976644736c703c6702d">  973</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_ENABLE()                 LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">  974</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_ENABLE()               LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga9753b09f531d9d48d31abd4f74c26d26">  975</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()                LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga983ec0b6719bbf98e40818a8e6817c58">  976</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()                LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#gabcdcfe2178943b36539cd5edf8402c19">  978</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_DISABLE()                 LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">  979</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_DISABLE()                LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">  980</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_DISABLE()                LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#gae0050944298552e9f02f56ec8634f5a6">  981</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_DISABLE()              LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga4f23f7c1565e07731f200059c8ed4db9">  982</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()               LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable.html#ga6c046db26bd6495179e6171dc6caeff3">  983</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()               LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_ENABLE()            LL_C2_APB3_GRP1_EnableClock(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_DISABLE()           LL_C2_APB3_GRP1_DisableClock(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable.html#ga39d986e49ea4b3690fcc63805a71be8c"> 1002</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_ENABLE()            LL_APB3_GRP1_EnableClock(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span> </div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable.html#ga2a5779b27ba404dfe6302862fb659f40"> 1004</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_DISABLE()           LL_APB3_GRP1_DisableClock(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span> </div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">/* Aliases used by CubeMX for HAL SUBGHZ Init, MspInit and DeInit generation */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable.html#ga3dd3a90f1cd42512772e3a2876527b08"> 1009</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_CLK_ENABLE()               __HAL_RCC_SUBGHZSPI_CLK_ENABLE()</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable.html#gaef37f0c7095e97fcdbb4e730f784e9fd"> 1010</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_CLK_DISABLE()              __HAL_RCC_SUBGHZSPI_CLK_DISABLE()</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()             LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()             LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_IS_CLK_ENABLED()          LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaab05e603c9cadd72e4b6397837b46cef"> 1028</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_ENABLED()             LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad0ccdaf669ea327e80c455db4dc36177"> 1029</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()             LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga9da9742d5246b6237c701ef483ecde99"> 1030</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_IS_CLK_ENABLED()          LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga0e1b25cbf589c1c47c1d069e4c803d56"> 1031</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_ENABLED()              LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()            LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()            LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()            LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()            LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Enable__Disable__Status.html#gad1edbd9407c814110f04c1a609a214e4"> 1050</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()            LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f"> 1051</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()            LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga528029c120a0154dfd7cfd6159e8debe"> 1052</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()            LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Enable__Disable__Status.html#ga8e182ed43301e2586bc198a729b50436"> 1053</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()            LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define __HAL_RCC_PKA_IS_CLK_ENABLED()              LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()              LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()              LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">#define __HAL_RCC_HSEM_IS_CLK_ENABLED()             LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">#define __HAL_RCC_IPCC_IS_CLK_ENABLED()             LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_ENABLED()            LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#ga3fa80daa66178ede87fc4487be4f7218"> 1074</a></span><span class="preprocessor">#define __HAL_RCC_PKA_IS_CLK_ENABLED()              LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#gad9c232fde0efb086ff58c8bdbcc3ceb1"> 1075</a></span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_ENABLED()              LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#gabb083459b7bbd56c9b89db59bb75fdc2"> 1076</a></span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_ENABLED()              LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#ga65fb5b87a94f44358962ff1bba708084"> 1077</a></span><span class="preprocessor">#define __HAL_RCC_HSEM_IS_CLK_ENABLED()             LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#ga9ed43b712a74183bd234652bab686ee6"> 1078</a></span><span class="preprocessor">#define __HAL_RCC_IPCC_IS_CLK_ENABLED()             LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Enable__Disable__Status.html#gacc14db2565af722699ef4b29221d2acd"> 1079</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_ENABLED()            LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()             LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()           LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()             LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()           LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()             LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()             LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()             LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()              LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()           LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span> </div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED()           LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_IS_CLK_ENABLED()           LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="preprocessor">#define __HAL_RCC_LPUART1_IS_CLK_ENABLED()          LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#gadee5016adb1c8b62a5bb05f055859de0"> 1107</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga64f92ab0c50168d2a218774cab279a4c"> 1108</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()           LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga282522dda9557cf715be3ee13c031a5b"> 1109</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#gad3bbe0639658ed2cc56f8328b26373ea"> 1110</a></span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_ENABLED()           LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga7570e5654fd61b44dabe0546e524c906"> 1111</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga2ae540056d72f4230da38c082b6c34c1"> 1112</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#gae291bd8b020dff7ea7f52fec61aa3f9d"> 1113</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga22c9af6855a6f9f9c947497908adcc9f"> 1114</a></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()              LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga9c3c0f83528521d1122fe9436271ec70"> 1115</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()           LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span> </div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#gabafe8b8e253039c455ecd51bfbd60423"> 1117</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED()           LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga4d833e230faab6ea739dc136a0e875c7"> 1118</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_IS_CLK_ENABLED()           LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga1085236bff0042ce9f1c879f16ba27fb"> 1119</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_IS_CLK_ENABLED()          LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Enable__Disable__Status.html#ga9b26aff2638d1e0613b0ce0530f0cd48"> 1122</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_ENABLED()             LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_ENABLED()              LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()             LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()             LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()           LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()            LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()            LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#ga533cce6e679e55d54b4381b2817fc974"> 1142</a></span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_ENABLED()              LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#gad2b7c3a381d791c4ee728e303935832a"> 1143</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_ENABLED()             LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#gab1787d7cdf591c099b8d96848aee835e"> 1144</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_ENABLED()             LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#ga59bd3cd20df76f885695fcdad1edce27"> 1145</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_ENABLED()           LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#ga52afd021e3f0970ce10549dbfb69abac"> 1146</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()            LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Enable__Disable__Status.html#ga9cb697e01267c3ee783f0fabf3eefda1"> 1147</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()            LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_IS_CLK_ENABLED()        LL_C2_APB3_GRP1_IsEnabledClock(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable__Status.html#ga612780164ef494e4b7423dbc5fdfc672"> 1163</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_IS_CLK_ENABLED()        LL_APB3_GRP1_IsEnabledClock(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span> </div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">/* Aliases used by CubeMX for HAL SUBGHZ Init, MspInit and DeInit generation */</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Enable__Disable__Status.html#ga6e99f55b19c4812051306fb16260121d"> 1167</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_IS_CLK_ENABLED()           __HAL_RCC_SUBGHZSPI_IS_CLK_ENABLED()</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#ga87d828d91e67aaa931853a60779826c2"> 1176</a></span><span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()                LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#ga9135dece327ecc27f333f86dcf3ba8ee"> 1177</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_FORCE_RESET()                LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gaf0be736e6cdebf31eeded223acc25613"> 1178</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_FORCE_RESET()                LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gac08019940ac62ad1bcfb77e7dd30f57b"> 1179</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_FORCE_RESET()             LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gaf12ffda90699081f29cf76dab39b1944"> 1180</a></span><span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()                 LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span> </div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#ga23b6a1e77c4f045c29cc36a4b1e910b0"> 1182</a></span><span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()              LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#ga8f7eef8316c35175df11d77f5106d334"> 1183</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_RELEASE_RESET()              LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gab7d22b3d82cd2616c8e3fa930e437757"> 1184</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_RELEASE_RESET()              LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gaa0267f189d47ce74249231ca0766fe30"> 1185</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_RELEASE_RESET()           LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Force__Release__Reset.html#gab7426b24c0b9d6aaec3c17f98735a178"> 1186</a></span><span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()               LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gae82cd541f933be46ec8d6c3ea50d402c"> 1195</a></span><span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()                LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gab329bd497cccffd979bcca9fd42bbc79"> 1196</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_FORCE_RESET()               LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf"> 1197</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_FORCE_RESET()               LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"> 1198</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_FORCE_RESET()               LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#ga4f05c575d762edf40a6d17f88671b68d"> 1199</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_FORCE_RESET()               LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gae5bd400860d81b996fafa310df1f2eec"> 1201</a></span><span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()              LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gad56e47c2eacd972491f94296053d0cc3"> 1202</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_RELEASE_RESET()             LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gaf03da3b36478071844fbd77df618a686"> 1203</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_RELEASE_RESET()             LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#ga1df0e3536d3450435bdccdbe9c878736"> 1204</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_RELEASE_RESET()             LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Force__Release__Reset.html#gaaf11aa8bacb98c4e567bbaa58635acec"> 1205</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_RELEASE_RESET()             LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span><span class="preprocessor">#if defined (DUAL_CORE)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="preprocessor">#define __HAL_RCC_IPCC_FORCE_RESET()                LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="preprocessor">#define __HAL_RCC_IPCC_RELEASE_RESET()              LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_IPCC)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga230a57ed6c129076b4fd17bdb07d79f6"> 1219</a></span><span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()                LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga0ff82a2f25f3467f6bfeed49d7bb468f"> 1220</a></span><span class="preprocessor">#define __HAL_RCC_PKA_FORCE_RESET()                 LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gaa7995690ad5fa16a5de65bf9d25dd7e9"> 1221</a></span><span class="preprocessor">#define __HAL_RCC_AES_FORCE_RESET()                 LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gad5f1fa1feca39e3aaa09aee9a14015b9"> 1222</a></span><span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()                 LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga8d6514c08a35f3a5ce463791508bf509"> 1223</a></span><span class="preprocessor">#define __HAL_RCC_HSEM_FORCE_RESET()                LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga8b4f2a9ac8d2f458fdfc46be211cf2c8"> 1224</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_FORCE_RESET()               LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga200c904f6644fc13da81eed085bc6850"> 1226</a></span><span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()              LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gafed103ee9d5705eaf30c2022f2643bc4"> 1227</a></span><span class="preprocessor">#define __HAL_RCC_PKA_RELEASE_RESET()               LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#ga4f8e4a7c836e7a048bbdeaa8d3ba1951"> 1228</a></span><span class="preprocessor">#define __HAL_RCC_AES_RELEASE_RESET()               LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gabdd1350e70f9c77e25ea67c9929003e8"> 1229</a></span><span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()               LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gac0005bad532952916fd5e7c3e025e5bb"> 1230</a></span><span class="preprocessor">#define __HAL_RCC_HSEM_RELEASE_RESET()              LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_HSEM)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Force__Release__Reset.html#gac79372a9136c0932a622b7c40b6f2f8e"> 1231</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_RELEASE_RESET()             LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gaa18895c87ff88482233d6cf395e80177"> 1240</a></span><span class="preprocessor">#define __HAL_RCC_APB1L_FORCE_RESET()               LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga1010b7c4a9122449860babb341f01d7b"> 1241</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()                LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga869e4f5c1132e3dfce084099cf454c51"> 1242</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()                LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gab4de80173ffa0e599baab0e76d562cc3"> 1243</a></span><span class="preprocessor">#define __HAL_RCC_USART2_FORCE_RESET()              LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga551c171f88af86ca985db634ac9e3275"> 1244</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_FORCE_RESET()                LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gaed404dfdc9bc032cf718b7ed17f664f0"> 1245</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()                LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gaf0d824c0c76161daaefa6fd7ba2c0302"> 1246</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()                LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gad8ea14ca039a7298fecf64b829dc6384"> 1247</a></span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()                 LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga76cc40a6695938f9b0fb602a68a4ac31"> 1248</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()              LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga14baa94c3edea6bbab72d832a8e54e6f"> 1250</a></span><span class="preprocessor">#define __HAL_RCC_APB1H_FORCE_RESET()               LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_ALL)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gae490f9c0107ca58b2881ee5237653076"> 1251</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_FORCE_RESET()             LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gafaeb34a2efd7f91b417eee60045579fe"> 1252</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_FORCE_RESET()              LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga7f72dd7e26af888a3e9d5ea861c87113"> 1253</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_FORCE_RESET()              LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span> </div>
<div class="foldopen" id="foldopen01255" data-start="" data-end="">
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga6f6e7048eca1abd1be132027f5b79465"> 1255</a></span><span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET() do {                                \</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">                                           __HAL_RCC_APB1L_FORCE_RESET();\</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="preprocessor">                                           __HAL_RCC_APB1H_FORCE_RESET();\</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="preprocessor">                                        } while(0U)</span></div>
</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga7dfde454ff8311d433c54ba8abf81d25"> 1260</a></span><span class="preprocessor">#define __HAL_RCC_APB1L_RELEASE_RESET()             LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga4b1b3b45c95788edb29ccd2bf6994826"> 1261</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()              LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga8baebf28a2739de5f3c5ef72519b9499"> 1262</a></span><span class="preprocessor">#define __HAL_RCC_USART2_RELEASE_RESET()            LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7"> 1263</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()              LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"> 1264</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_RELEASE_RESET()              LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga2fa8cc909b285813af86c253ec110356"> 1265</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()              LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga383f01978613c3b08659efab5153b4b9"> 1266</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()              LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga1ac476b29c9395378bc16a7c4df08c7c"> 1267</a></span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()               LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga70b1086ae23902e74a5a2a596a848430"> 1268</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()            LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gabec528aae84205f623c35e7408fa3a88"> 1270</a></span><span class="preprocessor">#define __HAL_RCC_APB1H_RELEASE_RESET()             LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_ALL)</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga2353b603aec972b0bc0afa52ce78ad42"> 1271</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_RELEASE_RESET()           LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga55d7026280dfc8ef6c58f573412c3c4a"> 1272</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_RELEASE_RESET()            LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#gaca9be6ebd880ff54875f7cad38777528"> 1273</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_RELEASE_RESET()            LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span> </div>
<div class="foldopen" id="foldopen01275" data-start="" data-end="">
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Force__Release__Reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b"> 1275</a></span><span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET() do {                                \</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="preprocessor">                                            __HAL_RCC_APB1L_RELEASE_RESET();\</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">                                            __HAL_RCC_APB1H_RELEASE_RESET();\</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span><span class="preprocessor">                                          } while(0U)</span></div>
</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga8788da8c644ad0cc54912baede7d49b4"> 1287</a></span><span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()                LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga915c2f73eef5fc0e95d76219280ef6c0"> 1288</a></span><span class="preprocessor">#define __HAL_RCC_ADC_FORCE_RESET()                 LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#gac423d6a52fa42423119844e4a7d68c7b"> 1289</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_FORCE_RESET()                LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4"> 1290</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_FORCE_RESET()                LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad"> 1291</a></span><span class="preprocessor">#define __HAL_RCC_USART1_FORCE_RESET()              LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee"> 1292</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()               LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga829f154bfefa2317311c97650f1264aa"> 1293</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()               LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#gae1e413d623154942d5bbe89769161ece"> 1295</a></span><span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()              LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga06411259bd987c32186d5851815cbd59"> 1296</a></span><span class="preprocessor">#define __HAL_RCC_ADC_RELEASE_RESET()               LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga1857f223177c9548ce1bae9753e0a7b4"> 1297</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_RELEASE_RESET()              LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#gad7b4bc8c8a9146529a175c45eecf25e5"> 1298</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_RELEASE_RESET()              LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga243061674e38d05d222697046d43813a"> 1299</a></span><span class="preprocessor">#define __HAL_RCC_USART1_RELEASE_RESET()            LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#gaccce3b7168e4357d179cb5c978a7bfe6"> 1300</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()             LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Force__Release__Reset.html#ga48ebe709fd10e1594c70752a05644a85"> 1301</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()             LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#ga63084f40abfd18f7ebe8fec367cc13cc"> 1310</a></span><span class="preprocessor">#define __HAL_RCC_APB3_FORCE_RESET()                LL_APB3_GRP1_ForceReset(LL_APB3_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#ga9c7aae22704c4435b5d70fb8f20bf6bb"> 1311</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_FORCE_RESET()           LL_APB3_GRP1_ForceReset(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span> </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#gac4ec64e3a68e07e0cc6d08d0b921ea4d"> 1313</a></span><span class="preprocessor">#define __HAL_RCC_APB3_RELEASE_RESET()              LL_APB3_GRP1_ReleaseReset(LL_APB3_GRP1_PERIPH_ALL)</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#gad15154bfa13e14abe8d51e50c68b2658"> 1314</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_RELEASE_RESET()         LL_APB3_GRP1_ReleaseReset(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="comment">/* Aliases used by CubeMX for HAL SUBGHZ Init, MspInit and DeInit generation */</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#ga31fd331e4339bf206d31901c5712f955"> 1317</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_FORCE_RESET()              __HAL_RCC_SUBGHZSPI_FORCE_RESET()</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Force__Release__Reset.html#ga0c717e18c4b62b353dee3c14d25b0298"> 1318</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_RELEASE_RESET()            __HAL_RCC_SUBGHZSPI_RELEASE_RESET()</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group__RCC__SUBGHZ__Force__Release__Reset.html#gad8aba10010dbd0bacf692c799bb93aa7"> 1327</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_RADIO_FORCE_RESET()              SET_BIT(RCC-&gt;CSR, RCC_CSR_RFRST)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span> </div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group__RCC__SUBGHZ__Force__Release__Reset.html#ga3178bfb44632aa00eb8df56b1887cda6"> 1329</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_RADIO_RELEASE_RESET()            CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_RFRST)</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()           LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()           LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE()        LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()            LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span> </div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()          LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()          LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE()       LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()           LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga568e4d004285fe009bc4e5d33e13af61"> 1353</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()           LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga16c048816a705de87bb5fd3ce4003a82"> 1354</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()           LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gae2b3f9ae2f2c0545d22d4dec67069556"> 1355</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE()        LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gab9b6703f096a151a86df9d76d4945cda"> 1356</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()            LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span> </div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga8786d21490439ef0564edff087203245"> 1358</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()          LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga6af5c50e1a578bcc17c9514c5ab976c9"> 1359</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()          LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#ga914fd2f40317c4abb2ce2683e40b8626"> 1360</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE()       LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable.html#gaf63d9f5ce9a6922314054a94ee85eac0"> 1361</a></span><span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()           LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()          LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()          LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()          LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()          LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span> </div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()         LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()         LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()         LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()         LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gaff8820b47bd3764e7cded76b9368460b"> 1386</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()          LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga0e718efc965ab07752cd865c3f33551a"> 1387</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()          LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gac62505cc695d985fcf18ca1fd2f1a421"> 1388</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()          LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga3e9419b44e83ed1e6951801c390a69ad"> 1389</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()          LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#gad6753edbd9047eeac39ae4f234642942"> 1391</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()         LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44"> 1392</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()         LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga293f9870ba631d23f8011bad12420f83"> 1393</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()         LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable.html#ga3150a9552cca2ec7e0f00d799fc52adb"> 1394</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()         LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_SLEEP_ENABLE()            LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()            LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()            LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()          LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()          LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE()          LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span> </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_SLEEP_DISABLE()           LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()           LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()           LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()         LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()         LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE()         LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga25525641b27c11e36b20f95dc7d83ba5"> 1423</a></span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_SLEEP_ENABLE()            LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#gaf2244846bb0a06905a8f27bb4e29f1b0"> 1424</a></span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()            LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga03ec704e7309312630b3a572fb6f8856"> 1425</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()            LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga94b6e96c9d5058f9bf0e0c1aaf19ab37"> 1426</a></span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()          LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga485ced56558657be69e01a48e5d62f6d"> 1427</a></span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()          LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga48733d5087a91250ee7248adc6b835b2"> 1428</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE()          LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga6cdf1d3a41fabcfd8071d374d1f282f2"> 1430</a></span><span class="preprocessor">#define __HAL_RCC_PKA_CLK_SLEEP_DISABLE()           LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga1c9991c4bef40b4fa677c22ba2c90cee"> 1431</a></span><span class="preprocessor">#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()           LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#gae85e4ea41a2b365ee27c459ddcb9a3a1"> 1432</a></span><span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()           LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga725f14ee455c726c2a99be4714180dac"> 1433</a></span><span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()         LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga6313cca024215b6681c273ea588e2ecf"> 1434</a></span><span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()         LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable.html#ga929bb0b8ae2f4da5481d73f265cacce0"> 1435</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE()         LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()           LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()         LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()           LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()         LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()           LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()           LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()           LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()            LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()         LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span> </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE()        LL_C2_APB1_GRP2_EnableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE()         LL_C2_APB1_GRP2_EnableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE()         LL_C2_APB1_GRP2_EnableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()        LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE()        LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()          LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()        LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE()       LL_C2_APB1_GRP2_DisableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE()        LL_C2_APB1_GRP2_DisableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE()        LL_C2_APB1_GRP2_DisableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga975142c90b4e1baf21b361524518235d"> 1478</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga29c965bb75607a232984ea40981b2991"> 1479</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()         LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga8a281ca72aff1c9fa87755c3854cc316"> 1480</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga12132da4a7f5c62f32cd9d91b1c99495"> 1481</a></span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()         LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga894dbeada170b01faef303d35de84917"> 1482</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gac0167c77fa1c00add900bb1cf788e68c"> 1483</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga989121c3284e586d4fb14549d15dc0db"> 1484</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gad50feef6d1bdd1d254d96ce2786a502b"> 1485</a></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()            LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gae4782a5ec14457be65b7329655014ef7"> 1486</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()         LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span> </div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gab94c265a4ca002e409bec72c7554cefb"> 1488</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE()        LL_APB1_GRP2_EnableClockSleep(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga458e8b510bea25ae7b8ac85227583295"> 1489</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE()         LL_APB1_GRP2_EnableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gad8ed5eb87e476b99c98c7918c34b7c1d"> 1490</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_SLEEP_ENABLE()         LL_APB1_GRP2_EnableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga65aef0935a6eb3e1ee17e9d19ec6ee8e"> 1492</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga522131685c8187c60751f28bddd4c907"> 1493</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()        LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga3ad038000c76cee2e7ca00d56ba64c17"> 1494</a></span><span class="preprocessor">#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE()        LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga4fff9b3416d2940cac20962e6d5655ec"> 1495</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gac7dc1c5239cd70bee94eefa3d91cdd7a"> 1496</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga46fe2d4331320cfe49b751b5488fc0cd"> 1497</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga6bd3af59e8a11e3321a41bc29ba51f18"> 1498</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gab24893ba4a827492272e611d2756d928"> 1499</a></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()           LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga5f05fa1cd35c33e8c10ee13eca75e304"> 1500</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()        LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gaea69ea8dcb91d9778c2d917ed1f4cf47"> 1502</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE()       LL_APB1_GRP2_DisableClockSleep(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga3a0712524061bcf92235794d83a84f9c"> 1503</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE()        LL_APB1_GRP2_DisableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#ga9b663d4793c921b3d1ffce0daf3bab05"> 1504</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_CLK_SLEEP_DISABLE()        LL_APB1_GRP2_DisableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gaa3978a2e193b921dc24976880dce7a26"> 1507</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()           LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable.html#gae61c24ac6b36e7edbabc5b050b38d63e"> 1509</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()          LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE()            LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()           LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()           LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()         LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE()          LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE()          LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE()           LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()          LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()          LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE()        LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE()         LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE()         LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga85048dead5f8505eaf8dc96d2806caf0"> 1537</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE()            LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga6ce02f1b2689c664010bebc2363d1db4"> 1538</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()           LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga41997855b2cc7563c8ed0c9873d32daf"> 1539</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()           LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga454514918be60a95069da332eb212712"> 1540</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()         LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga9d7cd1e7ba9c04c2a37cf547b07a27aa"> 1541</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE()          LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#gaa4eb2686ca0bb9c4c816e7f708b03c1c"> 1542</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE()          LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga0044305105587fff79e90770998a8744"> 1544</a></span><span class="preprocessor">#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE()           LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga990bf7664ac6c430c239eab292ec7ed5"> 1545</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()          LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga2abe90eeb15890f45e28e8926bf70838"> 1546</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()          LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga75ec6abe2e15eaa24893a8cc83f4cb50"> 1547</a></span><span class="preprocessor">#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE()        LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#gaa98366992888d759ed4cd6734fd1e706"> 1548</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE()         LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable.html#ga9fd10178bcccbf50e734d39da1340cdf"> 1549</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE()         LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_SLEEP_ENABLE()      LL_C2_APB3_GRP1_EnableClockSleep(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span> </div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_SLEEP_DISABLE()     LL_C2_APB3_GRP1_DisableClockSleep(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable.html#ga389345f25c960ad1d7a36251718ee9a3"> 1568</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_SLEEP_ENABLE()      LL_APB3_GRP1_EnableClockSleep(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable.html#ga9aa719202927bae2a10de3e3d3d15e6f"> 1570</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_CLK_SLEEP_DISABLE()     LL_APB3_GRP1_DisableClockSleep(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="comment">/* Aliases used by CubeMX for HAL SUBGHZ Init, MspInit and DeInit generation */</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable.html#ga67820febeb3e5f0522dd5f9a0af365e0"> 1574</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_CLK_SLEEP_ENABLE()         __HAL_RCC_SUBGHZSPI_CLK_SLEEP_ENABLE()</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable.html#ga88c3669f85e8bf9fa595b35ecd774a02"> 1575</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_CLK_SLEEP_DISABLE()        __HAL_RCC_SUBGHZSPI_CLK_SLEEP_DISABLE()</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()       LL_C2_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()       LL_C2_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED()    LL_C2_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()        LL_C2_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga2840d82c5565e7690a69a6848fa50fea"> 1594</a></span><span class="preprocessor">#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED()       LL_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMA1)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#gaffd54b2e17f88a7dbf9f3d30c728d8f1"> 1595</a></span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED()       LL_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMA2)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga23198aaf4a23a26c673ef84ba7858f9e"> 1596</a></span><span class="preprocessor">#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED()    LL_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group__RCC__AHB1__Clock__Sleep__Enable__Disable__Status.html#ga1983077cf8fed9d77dbb4950a46a3b7e"> 1597</a></span><span class="preprocessor">#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED()        LL_AHB1_GRP1_IsEnabledClockSleep(LL_AHB1_GRP1_PERIPH_CRC)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB2_GRP1_IsEnabledClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB2_GRP1_IsEnabledClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB2_GRP1_IsEnabledClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB2_GRP1_IsEnabledClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gabfca340e2266b35f9eb8bda9f24fb272"> 1617</a></span><span class="preprocessor">#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED()      LL_AHB2_GRP1_IsEnabledClockSleep(LL_AHB2_GRP1_PERIPH_GPIOA)</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gae5f9c8d570ca5ce52bd3d1766ad96265"> 1618</a></span><span class="preprocessor">#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED()      LL_AHB2_GRP1_IsEnabledClockSleep(LL_AHB2_GRP1_PERIPH_GPIOB)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e"> 1619</a></span><span class="preprocessor">#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED()      LL_AHB2_GRP1_IsEnabledClockSleep(LL_AHB2_GRP1_PERIPH_GPIOC)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="group__RCC__AHB2__Clock__Sleep__Enable__Disable__Status.html#gac60e430f28a40aecfc376ad9c00e94f5"> 1620</a></span><span class="preprocessor">#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED()      LL_AHB2_GRP1_IsEnabledClockSleep(LL_AHB2_GRP1_PERIPH_GPIOH)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define __HAL_RCC_PKA_IS_CLK_SLEEP_ENABLED()        LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()        LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()        LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED()      LL_C2_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#ga7acc4b96fb83eb7773446d0346a73650"> 1642</a></span><span class="preprocessor">#define __HAL_RCC_PKA_IS_CLK_SLEEP_ENABLED()        LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_PKA)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#ga836e01a8d8cbd84abe80475aa68f009d"> 1643</a></span><span class="preprocessor">#define __HAL_RCC_AES_IS_CLK_SLEEP_ENABLED()        LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_AES)</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#ga536dc31ed0e24ad8b82f5b8c2a920b42"> 1644</a></span><span class="preprocessor">#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED()        LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_RNG)</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#ga2efc49cf2ff318aa9ce6300b77b01a6c"> 1645</a></span><span class="preprocessor">#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED()      LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_SRAM1)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#ga39511ffeafa47299604652cb2603e519"> 1646</a></span><span class="preprocessor">#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED()      LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status.html#gaa385b298d6125a8dc4fd3b49e23f0d26"> 1647</a></span><span class="preprocessor">#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED()      LL_AHB3_GRP1_IsEnabledClockSleep(LL_AHB3_GRP1_PERIPH_FLASH)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()       LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED()     LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()     LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()       LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()       LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()       LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()       LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED()        LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()     LL_C2_APB1_GRP1_IsEnabledClockSleep(LL_C2_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="preprocessor">#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED()    LL_C2_APB1_GRP2_IsEnabledClockSleep(LL_C2_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED()     LL_C2_APB1_GRP2_IsEnabledClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define __HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED()     LL_C2_APB1_GRP2_IsEnabledClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaf38181befdeecf6a61c03885d3645bf1"> 1676</a></span><span class="preprocessor">#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_TIM2)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga5725eae36a3d882c47e39d00667cfdd6"> 1677</a></span><span class="preprocessor">#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED()     LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_RTCAPB)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga91dc6d0fdf5c1c70158336df3bf5e097"> 1678</a></span><span class="preprocessor">#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED()     LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_USART2)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gad6ee3d390b2b2748575725f5b0c42cfc"> 1679</a></span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_SPI2)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga39a3efabea0fb3cffae7be7726dd668e"> 1680</a></span><span class="preprocessor">#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_I2C1)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaffe9902aa539eca59920b6b165bd1c71"> 1681</a></span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_I2C2)</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaae09cbe8d45bdf89178a4adfed223f4b"> 1682</a></span><span class="preprocessor">#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_I2C3)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gad97aab0cffdef7edd52e48e0e5bef9dc"> 1683</a></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED()        LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_DAC)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaffbc4ed076ab667f6d48b734a8d2220e"> 1684</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED()     LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_LPTIM1)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gabfabd5ae7c0d36c5971387ed58059f67"> 1686</a></span><span class="preprocessor">#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED()    LL_APB1_GRP2_IsEnabledClockSleep(LL_APB1_GRP2_PERIPH_LPUART1)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga448c06537741a356609e5f9dfa27509e"> 1687</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED()     LL_APB1_GRP2_IsEnabledClockSleep(LL_APB1_GRP2_PERIPH_LPTIM2)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#gaf946200af5edff168dc7be8ea0e03b15"> 1688</a></span><span class="preprocessor">#define __HAL_RCC_LPTIM3_IS_CLK_SLEEP_ENABLED()     LL_APB1_GRP2_IsEnabledClockSleep(LL_APB1_GRP2_PERIPH_LPTIM3)</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span> </div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group__RCC__APB1__Clock__Sleep__Enable__Disable__Status.html#ga60b229aff9ca29a44a5470f52a48bb2f"> 1691</a></span><span class="preprocessor">#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED()       LL_APB1_GRP1_IsEnabledClockSleep(LL_APB1_GRP1_PERIPH_WWDG)</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED()        LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()       LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()       LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()     LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED()      LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED()      LL_C2_APB2_GRP1_IsEnabledClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga126e8386d8fd2c08f3d55459aa36df66"> 1712</a></span><span class="preprocessor">#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED()        LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_ADC)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga0b265851c7557da6b372ff462819caa9"> 1713</a></span><span class="preprocessor">#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED()       LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_TIM1)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga2db4e1edb831584a39e791c16edfea28"> 1714</a></span><span class="preprocessor">#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED()       LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_SPI1)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga1059a391a514543547809a524b4cdf0d"> 1715</a></span><span class="preprocessor">#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED()     LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_USART1)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"> 1716</a></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED()      LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_TIM16)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group__RCC__APB2__Clock__Sleep__Enable__Disable__Status.html#ga29de4124122709afb5d1497b9de3926b"> 1717</a></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED()      LL_APB2_GRP1_IsEnabledClockSleep(LL_APB2_GRP1_PERIPH_TIM17)</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span><span class="preprocessor">#if defined(CORE_CM0PLUS)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_IS_CLK_SLEEP_ENABLED()    \</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">  LL_C2_APB3_GRP1_IsEnabledClockSleep(LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="preprocessor">#else</span></div>
<div class="foldopen" id="foldopen01735" data-start="" data-end="">
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable__Status.html#ga6995ece6678319c0ca36c6fe3ae9a3b9"> 1735</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZSPI_IS_CLK_SLEEP_ENABLED()    \</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">  LL_APB3_GRP1_IsEnabledClockSleep(LL_APB3_GRP1_PERIPH_SUBGHZSPI)</span></div>
</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="preprocessor">#endif </span><span class="comment">/* CORE_CM0PLUS */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">/* Aliases used by CubeMX for HAL SUBGHZ Init, MspInit and DeInit generation */</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group__RCC__APB3__Clock__Sleep__Enable__Disable__Status.html#ga49c5715b4800e95456dc8b58b50ef89a"> 1740</a></span><span class="preprocessor">#define __HAL_RCC_SUBGHZ_IS_CLK_SLEEP_ENABLED()       __HAL_RCC_SUBGHZSPI_IS_CLK_SLEEP_ENABLED()</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group__RCC__Backup__Domain__Reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0"> 1755</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_FORCE()   LL_RCC_ForceBackupDomainReset()</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="group__RCC__Backup__Domain__Reset.html#ga14f32622c65f4ae239ba8cb00d510321"> 1756</a></span><span class="preprocessor">#define __HAL_RCC_BACKUPRESET_RELEASE() LL_RCC_ReleaseBackupDomainReset()</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Configuration.html#gab7cc36427c31da645a0e38e181f8ce0f"> 1773</a></span><span class="preprocessor">#define __HAL_RCC_RTC_ENABLE()         LL_RCC_EnableRTC()</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="group__RCC__RTC__Clock__Configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855"> 1774</a></span><span class="preprocessor">#define __HAL_RCC_RTC_DISABLE()        LL_RCC_DisableRTC()</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaab944f562b53fc74bcc0e4958388fd42"> 1789</a></span><span class="preprocessor">#define __HAL_RCC_HSI_ENABLE()  LL_RCC_HSI_Enable()</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span> </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga0c0dc8bc0ef58703782f45b4e487c031"> 1798</a></span><span class="preprocessor">#define __HAL_RCC_HSI_DISABLE() LL_RCC_HSI_Disable()</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span> </div>
<div class="foldopen" id="foldopen01808" data-start="" data-end="">
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1"> 1808</a></span><span class="preprocessor">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__)  \</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">  LL_RCC_HSI_SetCalibTrimming(__HSICALIBRATIONVALUE__)</span></div>
</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga0a7d0e174acf397e7d1410dddc54486b"> 1818</a></span><span class="preprocessor">#define __HAL_RCC_HSIAUTOMATIC_START_ENABLE()   LL_RCC_HSI_EnableAutoFromStop()</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaf9bd79bc1e116a980b1218af2f4b3597"> 1819</a></span><span class="preprocessor">#define __HAL_RCC_HSIAUTOMATIC_START_DISABLE()  LL_RCC_HSI_DisableAutoFromStop()</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span> </div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gae069a430441e0547d753a7b47feaebd1"> 1829</a></span><span class="preprocessor">#define __HAL_RCC_HSISTOP_ENABLE()     LL_RCC_HSI_EnableInStopMode()</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"> 1830</a></span><span class="preprocessor">#define __HAL_RCC_HSISTOP_DISABLE()    LL_RCC_HSI_DisableInStopMode()</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaf6797e8502d134483ba092f5d4345c70"> 1849</a></span><span class="preprocessor">#define __HAL_RCC_MSI_ENABLE()  LL_RCC_MSI_Enable()</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga49c15fd232bd099f020e508fe9c3cd12"> 1850</a></span><span class="preprocessor">#define __HAL_RCC_MSI_DISABLE() LL_RCC_MSI_Disable()</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="foldopen" id="foldopen01862" data-start="" data-end="">
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga2e9aac4b5b3049bf2e10d04f2424e0ce"> 1862</a></span><span class="preprocessor">#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(__MSICALIBRATIONVALUE__)  \</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="preprocessor">  LL_RCC_MSI_SetCalibTrimming(__MSICALIBRATIONVALUE__)</span></div>
</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span> </div>
<div class="foldopen" id="foldopen01891" data-start="" data-end="">
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gafe679885cf67635d1ec8c36eb9bc4688"> 1891</a></span><span class="preprocessor">#define __HAL_RCC_MSI_RANGE_CONFIG(__MSIRANGEVALUE__)  do {                                                            \</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">                                                            SET_BIT(RCC-&gt;CR, RCC_CR_MSIRGSEL);                         \</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">                                                            MODIFY_REG(RCC-&gt;CR, RCC_CR_MSIRANGE, (__MSIRANGEVALUE__)); \</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span><span class="preprocessor">                                                          } while(0)</span></div>
</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="foldopen" id="foldopen01907" data-start="" data-end="">
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gab9ea8235fad928775ea22e112b18cb59"> 1907</a></span><span class="preprocessor">#define __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(__MSIRANGEVALUE__) \</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;CSR, RCC_CSR_MSISRANGE, (__MSIRANGEVALUE__) &lt;&lt; 4U)</span></div>
</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span> </div>
<div class="foldopen" id="foldopen01926" data-start="" data-end="">
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaad04b0c76f81734ba4881d97321667b9"> 1926</a></span><span class="preprocessor">#define __HAL_RCC_GET_MSI_RANGE()  ((READ_BIT(RCC-&gt;CR, RCC_CR_MSIRGSEL) != 0U) ?       \</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="preprocessor">                                    (uint32_t)(READ_BIT(RCC-&gt;CR, RCC_CR_MSIRANGE)) :  \</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span><span class="preprocessor">                                    (uint32_t)(READ_BIT(RCC-&gt;CSR, RCC_CSR_MSISRANGE) &gt;&gt; 4))</span></div>
</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga560de8b8991db4a296de878a7a8aa58b"> 1939</a></span><span class="preprocessor">#define __HAL_RCC_LSI_ENABLE()         LL_RCC_LSI_Enable()</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga4f96095bb4acda60b7f66d5d927da181"> 1940</a></span><span class="preprocessor">#define __HAL_RCC_LSI_DISABLE()        LL_RCC_LSI_Disable()</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span> </div>
<div class="foldopen" id="foldopen01965" data-start="" data-end="">
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaa3d98648399f15d02645ef84f6ca8e4b"> 1965</a></span><span class="preprocessor">#define __HAL_RCC_HSE_CONFIG(__STATE__)  do {                                            \</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="preprocessor">                                              if((__STATE__) == RCC_HSE_ON)              \</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="preprocessor">                                              {                                          \</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="preprocessor">                                                LL_RCC_HSE_Enable();                     \</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">                                              }                                          \</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span><span class="preprocessor">                                              else if((__STATE__) == RCC_HSE_BYPASS_PWR) \</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span><span class="preprocessor">                                              {                                          \</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">                                                LL_RCC_HSE_EnableTcxo();                 \</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span><span class="preprocessor">                                                LL_RCC_HSE_Enable();                     \</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span><span class="preprocessor">                                              }                                          \</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">                                              else                                       \</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="preprocessor">                                              {                                          \</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="preprocessor">                                                LL_RCC_HSE_Disable();                    \</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">                                                LL_RCC_HSE_DisableTcxo();                \</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="preprocessor">                                              }                                          \</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="preprocessor">                                            } while(0U)</span></div>
</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span> </div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga36124c235f5ba5e777f6c5bf5106cb82"> 1988</a></span><span class="preprocessor">#define __HAL_RCC_HSE_DIV2_ENABLE()         LL_RCC_HSE_EnableDiv2()</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga400c3f32d51e5b96a6e18de8a81b103e"> 1989</a></span><span class="preprocessor">#define __HAL_RCC_HSE_DIV2_DISABLE()        LL_RCC_HSE_DisableDiv2()</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span> </div>
<div class="foldopen" id="foldopen02011" data-start="" data-end="">
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga6b2b48f429e347c1c9c469122c64798b"> 2011</a></span><span class="preprocessor">#define __HAL_RCC_LSE_CONFIG(__STATE__)  do {                                          \</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span><span class="preprocessor">                                              if((__STATE__) == RCC_LSE_ON)            \</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span><span class="preprocessor">                                              {                                        \</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">                                                LL_RCC_LSE_Enable();                   \</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">                                              }                                        \</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="preprocessor">                                              else if((__STATE__) == RCC_LSE_BYPASS)   \</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">                                              {                                        \</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="preprocessor">                                                LL_RCC_LSE_EnableBypass();             \</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="preprocessor">                                                LL_RCC_LSE_Enable();                   \</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">                                              }                                        \</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="preprocessor">                                              else                                     \</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="preprocessor">                                              {                                        \</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">                                                LL_RCC_LSE_Disable();                  \</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span><span class="preprocessor">                                                LL_RCC_LSE_DisableBypass();            \</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="preprocessor">                                              }                                        \</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">                                            } while(0U)</span></div>
</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span> </div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4"> 2052</a></span><span class="preprocessor">#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__)  LL_RCC_SetRTCClockSource(__RTC_CLKSOURCE__)</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44"> 2061</a></span><span class="preprocessor">#define  __HAL_RCC_GET_RTC_SOURCE() LL_RCC_GetRTCClockSource()</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaaf196a2df41b0bcbc32745c2b218e696"> 2071</a></span><span class="preprocessor">#define __HAL_RCC_PLL_ENABLE()         LL_RCC_PLL_Enable()</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga718a6afcb1492cc2796be78445a7d5ab"> 2072</a></span><span class="preprocessor">#define __HAL_RCC_PLL_DISABLE()        LL_RCC_PLL_Disable()</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="foldopen" id="foldopen02085" data-start="" data-end="">
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaf9a8466f991888332ec978dc92c62d7d"> 2085</a></span><span class="preprocessor">#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</span></div>
</div>
<div class="foldopen" id="foldopen02122" data-start="" data-end="">
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga2e63bb89de4a4f0c2365fe9033bd4f48"> 2122</a></span><span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">  MODIFY_REG(RCC-&gt;PLLCFGR,                                                    \</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="preprocessor">             (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN |      \</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="preprocessor">              RCC_PLLCFGR_PLLP   | RCC_PLLCFGR_PLLQ | RCC_PLLCFGR_PLLR),      \</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">             ((uint32_t) (__PLLSOURCE__)                      |               \</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="preprocessor">              (uint32_t) (__PLLM__)                           |               \</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span><span class="preprocessor">              (uint32_t) ((__PLLN__) &lt;&lt; RCC_PLLCFGR_PLLN_Pos) |               \</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">              (uint32_t) (__PLLP__)                           |               \</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">              (uint32_t) (__PLLQ__)                           |               \</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span><span class="preprocessor">              (uint32_t) (__PLLR__)))</span></div>
</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53"> 2141</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLL_OSCSOURCE()  LL_RCC_PLL_GetMainSource()</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaab70beccea4c82e4acc69befcdb5e862"> 2156</a></span><span class="preprocessor">#define __HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__)   SET_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span> </div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaee19cf9a5cb792b5c9a94ad88103ab93"> 2158</a></span><span class="preprocessor">#define __HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__)  CLEAR_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb"> 2170</a></span><span class="preprocessor">#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__)  READ_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gaa29be28740b3d480e83efbc2e695c1b8"> 2182</a></span><span class="preprocessor">#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__)  LL_RCC_SetSysClkSource(__SYSCLKSOURCE__)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gac99c2453d9e77c8b457acc0210e754c2"> 2192</a></span><span class="preprocessor">#define __HAL_RCC_GET_SYSCLK_SOURCE()  LL_RCC_GetSysClkSource()</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span> </div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#gad6731530ebbbcc0696e9bd94eb0d2724"> 2208</a></span><span class="preprocessor">#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__)  LL_RCC_LSE_SetDriveCapability(__LSEDRIVE__)</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga3e665d8b6f33fd9371bb4fff4ce54811"> 2218</a></span><span class="preprocessor">#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__STOPWUCLK__)  LL_RCC_SetClkAfterWakeFromStop(__STOPWUCLK__)</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span> </div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span> </div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Macros.html#ga7e5f7f1efc92794b6f0e96068240b45e"> 2242</a></span><span class="preprocessor">#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__)  LL_RCC_ConfigMCO((__MCOCLKSOURCE__), (__MCODIV__))</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#ga180fb20a37b31a6e4f7e59213a6c0405"> 2261</a></span><span class="preprocessor">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span> </div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50"> 2275</a></span><span class="preprocessor">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC-&gt;CIER, (__INTERRUPT__))</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#ga9d8ab157f58045b8daf8136bee54f139"> 2290</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC-&gt;CICR = (__INTERRUPT__))</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span> </div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#ga134af980b892f362c05ae21922cd828d"> 2305</a></span><span class="preprocessor">#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span> </div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#gaf28c11b36035ef1e27883ff7ee2c46b0"> 2312</a></span><span class="preprocessor">#define __HAL_RCC_CLEAR_RESET_FLAGS() LL_RCC_ClearResetFlags()</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="foldopen" id="foldopen02336" data-start="" data-end="">
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="group__RCC__Flags__Interrupts__Management.html#gae2d7d461630562bf2a2ddb31b1f96449"> 2336</a></span><span class="preprocessor">#define __HAL_RCC_GET_FLAG(__FLAG__)                                                 \</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="preprocessor">  (((((((__FLAG__) &gt;&gt; REG_INDEX_POS) == CR_REG_INDEX) ? RCC-&gt;CR :                    \</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="preprocessor">      ((((__FLAG__) &gt;&gt; REG_INDEX_POS) == BDCR_REG_INDEX) ? RCC-&gt;BDCR :               \</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="preprocessor">       ((((__FLAG__) &gt;&gt; REG_INDEX_POS) == CSR_REG_INDEX) ? RCC-&gt;CSR : RCC-&gt;CIFR))) &amp; \</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="preprocessor">     (1U &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK))) != RESET) ? 1UL : 0UL)</span></div>
</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">/* Include RCC HAL Extended module */</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">#include &quot;<a class="code" href="stm32wlxx__hal__rcc__ex_8h.html">stm32wlxx_hal_rcc_ex.h</a>&quot;</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span> </div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">/* Initialization and de-initialization functions  ****************************/</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e"> 2364</a></span><a class="code hl_enumeration" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b"> 2365</a></span><a class="code hl_enumeration" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a>(<a class="code hl_struct" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3"> 2366</a></span><a class="code hl_enumeration" href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a>(<a class="code hl_struct" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency);</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">/* Peripheral Control functions  **********************************************/</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c"> 2377</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a>(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea"> 2378</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8"> 2379</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span> </div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d"> 2381</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>uint32_t          HAL_RCC_GetHCLK2Freq(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga6aa0e63ccbcbee995b8a5ba3abcb8cc7"> 2385</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga6aa0e63ccbcbee995b8a5ba3abcb8cc7">HAL_RCC_GetHCLK3Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span> </div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599"> 2387</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1"> 2388</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36"> 2390</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a>(<a class="code hl_struct" href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct);</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323"> 2391</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a>(<a class="code hl_struct" href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency);</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">/* LSE &amp; HSE CSS NMI IRQ handler */</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195"> 2393</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="comment">/* User Callbacks in non blocking mode (IT mode) */</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa"> 2395</a></span><span class="keywordtype">void</span>              <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span> </div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="group__RCC__Exported__Functions__Group2.html#ga77803b82af5414509017b2c57e8bc1a2"> 2397</a></span>uint32_t          <a class="code hl_function" href="group__RCC__Exported__Functions__Group2.html#ga77803b82af5414509017b2c57e8bc1a2">HAL_RCC_GetResetSource</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span>}</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span> </div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">#endif </span><span class="comment">/* STM32WLxx_HAL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group1_html_ga064f7d9878ecdc1d4852cba2b9e6a52e"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_DeInit(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group1_html_ga9c504088722e03830df6caad932ad06b"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group1_html_gad0a4b5c7459219fafc15f3f867563ef3"><div class="ttname"><a href="group__RCC__Exported__Functions__Group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga0c124cf403362750513cae7fb6e6b195"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a></div><div class="ttdeci">void HAL_RCC_NMI_IRQHandler(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga6aa0e63ccbcbee995b8a5ba3abcb8cc7"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga6aa0e63ccbcbee995b8a5ba3abcb8cc7">HAL_RCC_GetHCLK3Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLK3Freq(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga77803b82af5414509017b2c57e8bc1a2"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga77803b82af5414509017b2c57e8bc1a2">HAL_RCC_GetResetSource</a></div><div class="ttdeci">uint32_t HAL_RCC_GetResetSource(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_ga9de46b9c4ecdb1a5e34136b051a6132c"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a></div><div class="ttdeci">void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gaa05b9157de5a48617bd06eb6aafa68aa"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a></div><div class="ttdeci">void HAL_RCC_CSSCallback(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gaa0f440ce71c18e95b12b2044cc044bea"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a></div><div class="ttdeci">void HAL_RCC_EnableCSS(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gab3042d8ac5703ac696cabf0ee461c599"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK1Freq(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gabbd5f8933a5ee05e4b3384e33026aca1"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetPCLK2Freq(void)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gabc95375dfca279d88b9ded9d063d2323"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a></div><div class="ttdeci">void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency)</div></div>
<div class="ttc" id="agroup__RCC__Exported__Functions__Group2_html_gae2f9413fc447c2d7d6af3a8669c77b36"><div class="ttname"><a href="group__RCC__Exported__Functions__Group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a></div><div class="ttdeci">void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct)</div></div>
<div class="ttc" id="astm32wlxx__hal__def_8h_html"><div class="ttname"><a href="stm32wlxx__hal__def_8h.html">stm32wlxx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions.</div></div>
<div class="ttc" id="astm32wlxx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32wlxx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32wlxx__hal__def_8h_source.html#l00038">stm32wlxx_hal_def.h:39</a></div></div>
<div class="ttc" id="astm32wlxx__hal__rcc__ex_8h_html"><div class="ttname"><a href="stm32wlxx__hal__rcc__ex_8h.html">stm32wlxx_hal_rcc_ex.h</a></div><div class="ttdoc">Header file of RCC HAL Extended module.</div></div>
<div class="ttc" id="astm32wlxx__ll__bus_8h_html"><div class="ttname"><a href="stm32wlxx__ll__bus_8h.html">stm32wlxx_ll_bus.h</a></div><div class="ttdoc">Header file of BUS LL module.</div></div>
<div class="ttc" id="astm32wlxx__ll__rcc_8h_html"><div class="ttname"><a href="stm32wlxx__ll__rcc_8h.html">stm32wlxx_ll_rcc.h</a></div><div class="ttdoc">Header file of RCC LL module.</div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB buses clock configuration structure definition.</div><div class="ttdef"><b>Definition</b> <a href="#l00296">stm32wlxx_hal_rcc.h:297</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_a02b70c23b593a55814d887f483ea0871"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a02b70c23b593a55814d887f483ea0871">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition</b> <a href="#l00301">stm32wlxx_hal_rcc.h:301</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_a082c91ea9f270509aca7ae6ec42c2a54"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a082c91ea9f270509aca7ae6ec42c2a54">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition</b> <a href="#l00304">stm32wlxx_hal_rcc.h:304</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_a774212f4dadc19bd25a764f082f1d70e"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a774212f4dadc19bd25a764f082f1d70e">RCC_ClkInitTypeDef::AHBCLK3Divider</a></div><div class="ttdeci">uint32_t AHBCLK3Divider</div><div class="ttdef"><b>Definition</b> <a href="#l00318">stm32wlxx_hal_rcc.h:318</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_a994aca51c40decfc340e045da1a6ca19"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a994aca51c40decfc340e045da1a6ca19">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition</b> <a href="#l00307">stm32wlxx_hal_rcc.h:307</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_a9bbc30e9f4ddf462bc1fa6ea273eb4db"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#a9bbc30e9f4ddf462bc1fa6ea273eb4db">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition</b> <a href="#l00310">stm32wlxx_hal_rcc.h:310</a></div></div>
<div class="ttc" id="astructRCC__ClkInitTypeDef_html_afe92b105bff8e698233c286bb3018384"><div class="ttname"><a href="structRCC__ClkInitTypeDef.html#afe92b105bff8e698233c286bb3018384">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition</b> <a href="#l00298">stm32wlxx_hal_rcc.h:298</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html"><div class="ttname"><a href="structRCC__OscInitTypeDef.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition.</div><div class="ttdef"><b>Definition</b> <a href="#l00254">stm32wlxx_hal_rcc.h:255</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a22386cc7873d5993a054701e437d4630"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a22386cc7873d5993a054701e437d4630">RCC_OscInitTypeDef::MSIState</a></div><div class="ttdeci">uint32_t MSIState</div><div class="ttdef"><b>Definition</b> <a href="#l00280">stm32wlxx_hal_rcc.h:280</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a23b9d1da2a92936c618d2416406275a3"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition</b> <a href="#l00256">stm32wlxx_hal_rcc.h:256</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a49183e0be5cf522de0fa1968df0bf0d7"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a49183e0be5cf522de0fa1968df0bf0d7">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition</b> <a href="#l00268">stm32wlxx_hal_rcc.h:268</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a7ec4025786fa81e2a4bfc42832c0eddf"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a7ec4025786fa81e2a4bfc42832c0eddf">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition</b> <a href="#l00289">stm32wlxx_hal_rcc.h:289</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a985435ce5ed5793b56050140ce8f3f66"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a985435ce5ed5793b56050140ce8f3f66">RCC_OscInitTypeDef::MSIClockRange</a></div><div class="ttdeci">uint32_t MSIClockRange</div><div class="ttdef"><b>Definition</b> <a href="#l00286">stm32wlxx_hal_rcc.h:286</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_a9acc15f6278f950ef02d5d6f819f68e8"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#a9acc15f6278f950ef02d5d6f819f68e8">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition</b> <a href="#l00274">stm32wlxx_hal_rcc.h:274</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_abb72dd5bfb99667e36d99b6887f80a0a"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#abb72dd5bfb99667e36d99b6887f80a0a">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition</b> <a href="#l00265">stm32wlxx_hal_rcc.h:265</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_ad28b977e258a3ee788cd6c2d72430c30"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#ad28b977e258a3ee788cd6c2d72430c30">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition</b> <a href="#l00271">stm32wlxx_hal_rcc.h:271</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_ad499b1bbeeb8096235b534a9bfa53c9d"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#ad499b1bbeeb8096235b534a9bfa53c9d">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition</b> <a href="#l00259">stm32wlxx_hal_rcc.h:259</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_adce78a18ff5bb83159ef532c761a1778"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#adce78a18ff5bb83159ef532c761a1778">RCC_OscInitTypeDef::MSICalibrationValue</a></div><div class="ttdeci">uint32_t MSICalibrationValue</div><div class="ttdef"><b>Definition</b> <a href="#l00283">stm32wlxx_hal_rcc.h:283</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_aebd30a74eb48a0fd754c64d86184c731"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#aebd30a74eb48a0fd754c64d86184c731">RCC_OscInitTypeDef::HSEDiv</a></div><div class="ttdeci">uint32_t HSEDiv</div><div class="ttdef"><b>Definition</b> <a href="#l00262">stm32wlxx_hal_rcc.h:262</a></div></div>
<div class="ttc" id="astructRCC__OscInitTypeDef_html_afabbe8f06b887114946fccf0c315d306"><div class="ttname"><a href="structRCC__OscInitTypeDef.html#afabbe8f06b887114946fccf0c315d306">RCC_OscInitTypeDef::LSIDiv</a></div><div class="ttdeci">uint32_t LSIDiv</div><div class="ttdef"><b>Definition</b> <a href="#l00277">stm32wlxx_hal_rcc.h:277</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition.</div><div class="ttdef"><b>Definition</b> <a href="#l00225">stm32wlxx_hal_rcc.h:226</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_a2e8a73f7961f8d6570193c68daba88a6"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a2e8a73f7961f8d6570193c68daba88a6">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition</b> <a href="#l00236">stm32wlxx_hal_rcc.h:236</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_a418ecda4a355c6a161e4893a7bc1897f"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a418ecda4a355c6a161e4893a7bc1897f">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition</b> <a href="#l00230">stm32wlxx_hal_rcc.h:230</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_a4f9e0db99adb7afb9d2a87a2b4f433ab"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a4f9e0db99adb7afb9d2a87a2b4f433ab">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition</b> <a href="#l00242">stm32wlxx_hal_rcc.h:242</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_a5777f8788531e0fc3f35b0e5d1c7a445"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#a5777f8788531e0fc3f35b0e5d1c7a445">RCC_PLLInitTypeDef::PLLR</a></div><div class="ttdeci">uint32_t PLLR</div><div class="ttdef"><b>Definition</b> <a href="#l00245">stm32wlxx_hal_rcc.h:245</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_ab3bb33f461bb409576e1c899c962e0b0"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#ab3bb33f461bb409576e1c899c962e0b0">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition</b> <a href="#l00227">stm32wlxx_hal_rcc.h:227</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_adb1ffaed93a1680042e24b5442b90af4"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#adb1ffaed93a1680042e24b5442b90af4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition</b> <a href="#l00233">stm32wlxx_hal_rcc.h:233</a></div></div>
<div class="ttc" id="astructRCC__PLLInitTypeDef_html_ae2047a6040de6fcd43e0033a7b09a226"><div class="ttname"><a href="structRCC__PLLInitTypeDef.html#ae2047a6040de6fcd43e0033a7b09a226">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition</b> <a href="#l00239">stm32wlxx_hal_rcc.h:239</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_28a6ecdd6f5d4685f8b62df88a393c2c.html">STM32WLxx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_8edc0e14bdd6ecfbdb0e77d6b4c08eb4.html">Inc</a></li><li class="navelem"><a class="el" href="stm32wlxx__hal__rcc_8h.html">stm32wlxx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
