
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.95

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency y[10]$_SDFFE_PP0P_/CLK ^
  -0.23 target latency y[10]$_SDFFE_PP0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.03    0.16    0.17    0.37 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net1 (net)
                  0.16    0.00    0.37 ^ _137_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.06    0.44 v _137_/Y (sky130_fd_sc_hd__nor2_1)
                                         _002_ (net)
                  0.03    0.00    0.44 v y[3]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.44   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.04    0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    0.23 ^ y[3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.23   clock reconvergence pessimism
                         -0.05    0.18   library hold time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[13] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[13] (in)
                                         x[13] (net)
                  0.00    0.00    0.20 v input6/A (sky130_fd_sc_hd__buf_2)
     8    0.03    0.07    0.15    0.35 v input6/X (sky130_fd_sc_hd__buf_2)
                                         net6 (net)
                  0.07    0.00    0.35 v _106_/A (sky130_fd_sc_hd__nor4_4)
     7    0.02    0.39    0.43    0.78 ^ _106_/Y (sky130_fd_sc_hd__nor4_4)
                                         _046_ (net)
                  0.39    0.00    0.78 ^ _140_/A (sky130_fd_sc_hd__nand3_2)
     5    0.01    0.15    0.18    0.95 v _140_/Y (sky130_fd_sc_hd__nand3_2)
                                         _077_ (net)
                  0.15    0.00    0.95 v _141_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.56    0.45    1.41 ^ _141_/Y (sky130_fd_sc_hd__nor4_1)
                                         _078_ (net)
                  0.56    0.00    1.41 ^ _169_/A1 (sky130_fd_sc_hd__a211oi_2)
     4    0.01    0.16    0.20    1.61 v _169_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _010_ (net)
                  0.16    0.00    1.61 v _186_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.38    1.99 v _186_/X (sky130_fd_sc_hd__a221o_1)
                                         _026_ (net)
                  0.05    0.00    1.99 v _187_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.19    2.18 v _187_/X (sky130_fd_sc_hd__a22o_1)
                                         _005_ (net)
                  0.04    0.00    2.18 v y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  2.95   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[13] (input port clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v x[13] (in)
                                         x[13] (net)
                  0.00    0.00    0.20 v input6/A (sky130_fd_sc_hd__buf_2)
     8    0.03    0.07    0.15    0.35 v input6/X (sky130_fd_sc_hd__buf_2)
                                         net6 (net)
                  0.07    0.00    0.35 v _106_/A (sky130_fd_sc_hd__nor4_4)
     7    0.02    0.39    0.43    0.78 ^ _106_/Y (sky130_fd_sc_hd__nor4_4)
                                         _046_ (net)
                  0.39    0.00    0.78 ^ _140_/A (sky130_fd_sc_hd__nand3_2)
     5    0.01    0.15    0.18    0.95 v _140_/Y (sky130_fd_sc_hd__nand3_2)
                                         _077_ (net)
                  0.15    0.00    0.95 v _141_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.56    0.45    1.41 ^ _141_/Y (sky130_fd_sc_hd__nor4_1)
                                         _078_ (net)
                  0.56    0.00    1.41 ^ _169_/A1 (sky130_fd_sc_hd__a211oi_2)
     4    0.01    0.16    0.20    1.61 v _169_/Y (sky130_fd_sc_hd__a211oi_2)
                                         _010_ (net)
                  0.16    0.00    1.61 v _186_/A2 (sky130_fd_sc_hd__a221o_1)
     1    0.00    0.05    0.38    1.99 v _186_/X (sky130_fd_sc_hd__a221o_1)
                                         _026_ (net)
                  0.05    0.00    1.99 v _187_/B2 (sky130_fd_sc_hd__a22o_1)
     1    0.00    0.04    0.19    2.18 v _187_/X (sky130_fd_sc_hd__a22o_1)
                                         _005_ (net)
                  0.04    0.00    2.18 v y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.18   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     5    0.02    0.04    0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00    5.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.23   clock reconvergence pessimism
                         -0.11    5.12   library setup time
                                  5.12   data required time
-----------------------------------------------------------------------------
                                  5.12   data required time
                                 -2.18   data arrival time
-----------------------------------------------------------------------------
                                  2.95   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.9253985285758972

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6226

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.02452162839472294

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6694

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: y[3]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[3]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.42    0.65 ^ y[3]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.16    0.81 ^ _135_/Y (sky130_fd_sc_hd__nor2b_1)
   0.05    0.85 v _136_/Y (sky130_fd_sc_hd__a21oi_1)
   0.09    0.95 ^ _137_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.95 ^ y[3]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.95   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    5.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.23 ^ y[3]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.23   clock reconvergence pessimism
  -0.06    5.17   library setup time
           5.17   data required time
---------------------------------------------------------
           5.17   data required time
          -0.95   data arrival time
---------------------------------------------------------
           4.22   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: y[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: y[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.56 ^ y[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.13    0.69 ^ _187_/X (sky130_fd_sc_hd__a22o_1)
   0.00    0.69 ^ y[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.69   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.12    0.23 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.23 ^ y[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.23   clock reconvergence pessimism
  -0.03    0.20   library hold time
           0.20   data required time
---------------------------------------------------------
           0.20   data required time
          -0.69   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2303

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2302

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.1753

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.9477

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
135.507746

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.40e-05   1.41e-06   7.33e-11   7.54e-05  37.1%
Combinational          1.81e-05   2.58e-05   3.35e-10   4.39e-05  21.6%
Clock                  5.55e-05   2.83e-05   2.28e-11   8.38e-05  41.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.48e-04   5.55e-05   4.31e-10   2.03e-04 100.0%
                          72.7%      27.3%       0.0%
