// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sweep_algorithm_DECM_HH_
#define _sweep_algorithm_DECM_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "meanFilterInTime.h"
#include "axi_algorithm_maceOg.h"
#include "axi_algorithm_macfYi.h"
#include "sweep_algorithm_Dcud.h"
#include "sweep_algorithm_DdEe.h"

namespace ap_rtl {

struct sweep_algorithm_DECM : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<24> > p_read;
    sc_out< sc_lv<2> > currentGroupX_OUT_V_address0;
    sc_out< sc_logic > currentGroupX_OUT_V_ce0;
    sc_out< sc_logic > currentGroupX_OUT_V_we0;
    sc_out< sc_lv<32> > currentGroupX_OUT_V_d0;
    sc_in< sc_lv<32> > currentGroupX_OUT_V_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    sweep_algorithm_DECM(sc_module_name name);
    SC_HAS_PROCESS(sweep_algorithm_DECM);

    ~sweep_algorithm_DECM();

    sc_trace_file* mVcdFile;

    sweep_algorithm_Dcud* aux_array_V_1_U;
    sweep_algorithm_DdEe* sum_V_U;
    meanFilterInTime* grp_meanFilterInTime_fu_494;
    axi_algorithm_maceOg<1,1,16,16,42,42>* axi_algorithm_maceOg_U11;
    axi_algorithm_macfYi<1,1,16,16,42,42>* axi_algorithm_macfYi_U12;
    axi_algorithm_maceOg<1,1,16,16,42,42>* axi_algorithm_maceOg_U13;
    axi_algorithm_macfYi<1,1,16,16,42,42>* axi_algorithm_macfYi_U14;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<12> > aux_array_V_1_address0;
    sc_signal< sc_logic > aux_array_V_1_ce0;
    sc_signal< sc_logic > aux_array_V_1_we0;
    sc_signal< sc_lv<24> > aux_array_V_1_q0;
    sc_signal< sc_lv<12> > aux_array_V_1_address1;
    sc_signal< sc_logic > aux_array_V_1_ce1;
    sc_signal< sc_logic > aux_array_V_1_we1;
    sc_signal< sc_lv<24> > aux_array_V_1_d1;
    sc_signal< sc_lv<24> > aux_array_V_1_q1;
    sc_signal< sc_lv<10> > sum_V_address0;
    sc_signal< sc_logic > sum_V_ce0;
    sc_signal< sc_logic > sum_V_we0;
    sc_signal< sc_lv<42> > sum_V_d0;
    sc_signal< sc_lv<42> > sum_V_q0;
    sc_signal< sc_lv<10> > sum_V_address1;
    sc_signal< sc_logic > sum_V_ce1;
    sc_signal< sc_logic > sum_V_we1;
    sc_signal< sc_lv<42> > sum_V_q1;
    sc_signal< sc_lv<32> > vector_V_0;
    sc_signal< sc_lv<32> > derivada_V_0;
    sc_signal< sc_lv<32> > contador;
    sc_signal< sc_lv<12> > i_i_reg_259;
    sc_signal< sc_lv<32> > ind_i_reg_271;
    sc_signal< sc_lv<10> > i_1_i_reg_284;
    sc_signal< sc_lv<32> > contNuevo_i_reg_296;
    sc_signal< sc_lv<32> > cont_i_reg_308;
    sc_signal< sc_lv<32> > contNuevoSuma_i_reg_320;
    sc_signal< sc_lv<32> > this_assign_0_i_reg_331;
    sc_signal< sc_lv<32> > indPar_1_i_reg_343;
    sc_signal< sc_lv<32> > cont32_2_i_reg_354;
    sc_signal< sc_lv<32> > ap_reg_pp1_iter1_cont32_2_i_reg_354;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state7_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state35_pp1_stage2_iter1;
    sc_signal< bool > ap_block_pp1_stage2_flag00011001;
    sc_signal< sc_lv<32> > contNuevo_1_i_reg_365;
    sc_signal< sc_lv<32> > contNuevoSuma_2_i_reg_377;
    sc_signal< sc_lv<32> > ind16_2_i_reg_388;
    sc_signal< sc_lv<32> > this_assign_0_i_be_reg_400;
    sc_signal< sc_lv<32> > cont_i_be_reg_412;
    sc_signal< sc_lv<32> > contNuevo_i_be_reg_424;
    sc_signal< sc_lv<32> > contNuevoSuma_i_be_reg_437;
    sc_signal< sc_lv<32> > ind_i_be_reg_449;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_5_i_fu_527_p2;
    sc_signal< sc_lv<1> > tmp_5_i_reg_1092;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<12> > i_fu_533_p2;
    sc_signal< sc_lv<12> > i_reg_1096;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<11> > i_1_i119_cast_fu_549_p1;
    sc_signal< sc_lv<11> > i_1_i119_cast_reg_1106;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state5_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_flag00011001;
    sc_signal< sc_lv<32> > i_5_cast_i_fu_575_p1;
    sc_signal< sc_lv<32> > i_5_cast_i_reg_1116;
    sc_signal< sc_lv<10> > sum_V_addr_reg_1121;
    sc_signal< sc_lv<1> > reset_assign_fu_580_p2;
    sc_signal< sc_lv<1> > reset_assign_reg_1126;
    sc_signal< sc_lv<1> > tmp_19_i_fu_586_p2;
    sc_signal< sc_lv<1> > tmp_19_i_reg_1134;
    sc_signal< sc_lv<2> > currentGroupX_OUT_V_s_reg_1138;
    sc_signal< sc_lv<32> > cont32_i_fu_592_p2;
    sc_signal< sc_lv<32> > cont32_i_reg_1143;
    sc_signal< sc_lv<10> > sum_V_addr_1_reg_1149;
    sc_signal< sc_lv<16> > p_Val2_2_i_fu_606_p2;
    sc_signal< sc_lv<16> > p_Val2_2_i_reg_1154;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_state6_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state34_pp1_stage1_iter1;
    sc_signal< bool > ap_block_pp1_stage1_flag00011001;
    sc_signal< sc_lv<42> > sum_V_load_reg_1164;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > contNuevoSuma_1_i_fu_612_p3;
    sc_signal< sc_lv<32> > contNuevoSuma_1_i_reg_1169;
    sc_signal< sc_lv<32> > phitmp_i_fu_631_p3;
    sc_signal< sc_lv<32> > currentGroupX_OUT_V_1_reg_1180;
    sc_signal< sc_lv<32> > p_i_fu_654_p3;
    sc_signal< sc_lv<32> > p_ind_i_cast_fu_669_p1;
    sc_signal< sc_lv<32> > indPar_i_fu_673_p2;
    sc_signal< sc_lv<32> > contNuevoSuma_3_i_fu_679_p2;
    sc_signal< sc_lv<42> > sum_V_load_1_reg_1205;
    sc_signal< sc_lv<16> > p_Val2_6_i_fu_700_p2;
    sc_signal< sc_lv<16> > p_Val2_6_i_reg_1210;
    sc_signal< sc_lv<42> > grp_fu_1055_p3;
    sc_signal< sc_lv<42> > p_Val2_10_i_reg_1215;
    sc_signal< sc_lv<1> > tmp_4_i_i_fu_706_p2;
    sc_signal< sc_lv<1> > tmp_4_i_i_reg_1220;
    sc_signal< sc_lv<2> > currentGroupX_OUT_V_2_reg_1225;
    sc_signal< sc_lv<3> > tmp_9_fu_712_p1;
    sc_signal< sc_lv<3> > tmp_9_reg_1230;
    sc_signal< sc_lv<1> > tmp_19_1_i_fu_727_p2;
    sc_signal< sc_lv<1> > tmp_19_1_i_reg_1241;
    sc_signal< sc_lv<1> > ap_reg_pp1_iter1_tmp_19_1_i_reg_1241;
    sc_signal< sc_lv<32> > cont32_1_i_fu_733_p2;
    sc_signal< sc_lv<32> > cont32_1_i_reg_1245;
    sc_signal< sc_lv<16> > p_Val2_2_1_i_fu_760_p2;
    sc_signal< sc_lv<16> > p_Val2_2_1_i_reg_1251;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage3;
    sc_signal< bool > ap_block_state8_pp1_stage3_iter0;
    sc_signal< bool > ap_block_state36_pp1_stage3_iter1;
    sc_signal< bool > ap_block_pp1_stage3_flag00011001;
    sc_signal< sc_lv<10> > tmp_12_fu_771_p1;
    sc_signal< sc_lv<10> > tmp_12_reg_1256;
    sc_signal< sc_lv<32> > phitmp_1_i_fu_792_p3;
    sc_signal< sc_lv<32> > p_1_i_fu_810_p3;
    sc_signal< sc_lv<32> > p_ind_1_i_cast_fu_824_p1;
    sc_signal< sc_lv<32> > indPar_i_15_fu_828_p2;
    sc_signal< sc_lv<32> > contNuevoSuma_3_1_i_fu_834_p2;
    sc_signal< sc_lv<1> > tmp_7_i_fu_840_p2;
    sc_signal< sc_lv<1> > tmp_7_i_reg_1291;
    sc_signal< sc_lv<16> > p_Val2_6_1_i_fu_857_p2;
    sc_signal< sc_lv<16> > p_Val2_6_1_i_reg_1295;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage4;
    sc_signal< bool > ap_block_state9_pp1_stage4_iter0;
    sc_signal< bool > ap_block_state37_pp1_stage4_iter1;
    sc_signal< bool > ap_block_pp1_stage4_flag00011001;
    sc_signal< sc_lv<42> > grp_fu_1071_p3;
    sc_signal< sc_lv<42> > p_Val2_10_1_i_reg_1300;
    sc_signal< sc_lv<1> > tmp_4_i_i7_fu_863_p2;
    sc_signal< sc_lv<1> > tmp_4_i_i7_reg_1305;
    sc_signal< sc_lv<2> > currentGroupX_OUT_V_4_reg_1310;
    sc_signal< sc_lv<2> > currentGroupX_OUT_V_6_reg_1315;
    sc_signal< sc_lv<2> > ap_reg_pp1_iter1_currentGroupX_OUT_V_6_reg_1315;
    sc_signal< sc_lv<32> > p_0_1_i_reg_1320;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage5;
    sc_signal< bool > ap_block_state10_pp1_stage5_iter0;
    sc_signal< bool > ap_block_state38_pp1_stage5_iter1;
    sc_signal< bool > ap_block_pp1_stage5_flag00011001;
    sc_signal< sc_lv<32> > p_Val2_i_i_fu_888_p2;
    sc_signal< sc_lv<32> > p_Val2_i_i_reg_1325;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage16;
    sc_signal< bool > ap_block_state21_pp1_stage16_iter0;
    sc_signal< bool > ap_block_pp1_stage16_flag00011001;
    sc_signal< sc_lv<32> > currentGroupX_OUT_V_5_reg_1331;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage21;
    sc_signal< bool > ap_block_state26_pp1_stage21_iter0;
    sc_signal< bool > ap_block_pp1_stage21_flag00011001;
    sc_signal< sc_lv<32> > p_Val2_i_i3_fu_949_p2;
    sc_signal< sc_lv<32> > p_Val2_i_i3_reg_1336;
    sc_signal< sc_lv<32> > tmp_8_i_fu_1003_p2;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<1> > tmp_9_i_fu_1009_p2;
    sc_signal< sc_lv<11> > i_2_fu_1021_p2;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_lv<12> > i_3_fu_1038_p2;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage27;
    sc_signal< bool > ap_block_state32_pp1_stage27_iter0;
    sc_signal< bool > ap_block_pp1_stage27_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage5_flag00011011;
    sc_signal< sc_logic > grp_meanFilterInTime_fu_494_ap_start;
    sc_signal< sc_logic > grp_meanFilterInTime_fu_494_ap_done;
    sc_signal< sc_logic > grp_meanFilterInTime_fu_494_ap_idle;
    sc_signal< sc_logic > grp_meanFilterInTime_fu_494_ap_ready;
    sc_signal< sc_lv<32> > grp_meanFilterInTime_fu_494_x_V;
    sc_signal< sc_lv<1> > grp_meanFilterInTime_fu_494_reset;
    sc_signal< sc_lv<32> > grp_meanFilterInTime_fu_494_ap_return;
    sc_signal< sc_lv<12> > i_i_phi_fu_263_p4;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<32> > ind_i_phi_fu_275_p4;
    sc_signal< bool > ap_block_pp1_stage0_flag00000000;
    sc_signal< sc_lv<10> > i_1_i_phi_fu_288_p4;
    sc_signal< sc_lv<32> > contNuevo_i_phi_fu_300_p4;
    sc_signal< sc_lv<32> > cont_i_phi_fu_312_p4;
    sc_signal< sc_lv<32> > contNuevoSuma_i_phi_fu_324_p4;
    sc_signal< bool > ap_block_pp1_stage1_flag00000000;
    sc_signal< sc_lv<32> > this_assign_0_i_phi_fu_335_p4;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_indPar_1_i_reg_343;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_cont32_2_i_reg_354;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_contNuevo_1_i_reg_365;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_this_assign_0_i_be_reg_400;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_cont_i_be_reg_412;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449;
    sc_signal< sc_lv<11> > i_2_i_reg_461;
    sc_signal< sc_lv<1> > tmp_1_i_16_fu_1015_p2;
    sc_signal< sc_lv<12> > i_3_i_reg_472;
    sc_signal< sc_lv<1> > tmp_2_i_fu_1032_p2;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_lv<32> > contador_new_i_reg_483;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_reg_grp_meanFilterInTime_fu_494_ap_start;
    sc_signal< bool > ap_block_pp1_stage3_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage17;
    sc_signal< bool > ap_block_pp1_stage17_flag00000000;
    sc_signal< bool > ap_block_pp1_stage4_flag00000000;
    sc_signal< bool > ap_block_pp1_stage5_flag00000000;
    sc_signal< bool > ap_block_state11_pp1_stage6_iter0;
    sc_signal< bool > ap_block_pp1_stage6_flag00011001;
    sc_signal< bool > ap_block_pp1_stage6_flag00000000;
    sc_signal< bool > ap_block_state12_pp1_stage7_iter0;
    sc_signal< bool > ap_block_pp1_stage7_flag00011001;
    sc_signal< bool > ap_block_pp1_stage7_flag00000000;
    sc_signal< bool > ap_block_state13_pp1_stage8_iter0;
    sc_signal< bool > ap_block_pp1_stage8_flag00011001;
    sc_signal< bool > ap_block_pp1_stage8_flag00000000;
    sc_signal< bool > ap_block_state14_pp1_stage9_iter0;
    sc_signal< bool > ap_block_pp1_stage9_flag00011001;
    sc_signal< bool > ap_block_pp1_stage9_flag00000000;
    sc_signal< bool > ap_block_state15_pp1_stage10_iter0;
    sc_signal< bool > ap_block_pp1_stage10_flag00011001;
    sc_signal< bool > ap_block_pp1_stage10_flag00000000;
    sc_signal< bool > ap_block_state16_pp1_stage11_iter0;
    sc_signal< bool > ap_block_pp1_stage11_flag00011001;
    sc_signal< bool > ap_block_pp1_stage11_flag00000000;
    sc_signal< bool > ap_block_state17_pp1_stage12_iter0;
    sc_signal< bool > ap_block_pp1_stage12_flag00011001;
    sc_signal< bool > ap_block_pp1_stage12_flag00000000;
    sc_signal< bool > ap_block_state18_pp1_stage13_iter0;
    sc_signal< bool > ap_block_pp1_stage13_flag00011001;
    sc_signal< bool > ap_block_pp1_stage13_flag00000000;
    sc_signal< bool > ap_block_state19_pp1_stage14_iter0;
    sc_signal< bool > ap_block_pp1_stage14_flag00011001;
    sc_signal< bool > ap_block_pp1_stage14_flag00000000;
    sc_signal< bool > ap_block_state20_pp1_stage15_iter0;
    sc_signal< bool > ap_block_pp1_stage15_flag00011001;
    sc_signal< bool > ap_block_pp1_stage15_flag00000000;
    sc_signal< bool > ap_block_pp1_stage16_flag00000000;
    sc_signal< bool > ap_block_state22_pp1_stage17_iter0;
    sc_signal< bool > ap_block_pp1_stage17_flag00011001;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage18;
    sc_signal< bool > ap_block_state23_pp1_stage18_iter0;
    sc_signal< bool > ap_block_pp1_stage18_flag00011001;
    sc_signal< bool > ap_block_pp1_stage18_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage19;
    sc_signal< bool > ap_block_state24_pp1_stage19_iter0;
    sc_signal< bool > ap_block_pp1_stage19_flag00011001;
    sc_signal< bool > ap_block_pp1_stage19_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage20;
    sc_signal< bool > ap_block_state25_pp1_stage20_iter0;
    sc_signal< bool > ap_block_pp1_stage20_flag00011001;
    sc_signal< bool > ap_block_pp1_stage20_flag00000000;
    sc_signal< bool > ap_block_pp1_stage21_flag00000000;
    sc_signal< bool > ap_block_state27_pp1_stage22_iter0;
    sc_signal< bool > ap_block_pp1_stage22_flag00011001;
    sc_signal< bool > ap_block_pp1_stage22_flag00000000;
    sc_signal< bool > ap_block_state28_pp1_stage23_iter0;
    sc_signal< bool > ap_block_pp1_stage23_flag00011001;
    sc_signal< bool > ap_block_pp1_stage23_flag00000000;
    sc_signal< bool > ap_block_state29_pp1_stage24_iter0;
    sc_signal< bool > ap_block_pp1_stage24_flag00011001;
    sc_signal< bool > ap_block_pp1_stage24_flag00000000;
    sc_signal< bool > ap_block_state30_pp1_stage25_iter0;
    sc_signal< bool > ap_block_pp1_stage25_flag00011001;
    sc_signal< bool > ap_block_pp1_stage25_flag00000000;
    sc_signal< bool > ap_block_state31_pp1_stage26_iter0;
    sc_signal< bool > ap_block_pp1_stage26_flag00011001;
    sc_signal< bool > ap_block_pp1_stage26_flag00000000;
    sc_signal< bool > ap_block_pp1_stage27_flag00011001;
    sc_signal< bool > ap_block_pp1_stage27_flag00000000;
    sc_signal< bool > ap_block_pp1_stage2_flag00000000;
    sc_signal< sc_lv<32> > i_4_cast_i_fu_539_p1;
    sc_signal< sc_lv<32> > i_cast36_i_fu_544_p1;
    sc_signal< sc_lv<32> > tmp_cast_i_fu_564_p1;
    sc_signal< sc_lv<32> > i_1_i_cast_fu_553_p1;
    sc_signal< sc_lv<32> > tmp_1_cast_i_fu_722_p1;
    sc_signal< sc_lv<32> > i_5_1_i_cast_fu_775_p1;
    sc_signal< sc_lv<32> > i_2_cast35_i_fu_1027_p1;
    sc_signal< sc_lv<32> > i_3_cast34_i_fu_1044_p1;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<42> > grp_fu_1062_p3;
    sc_signal< sc_lv<42> > grp_fu_1078_p3;
    sc_signal< sc_lv<32> > p_Val2_17_i_fu_934_p4;
    sc_signal< sc_lv<32> > tmp_1_fu_944_p1;
    sc_signal< sc_lv<32> > p_Val2_17_1_i_fu_984_p4;
    sc_signal< sc_lv<32> > tmp_2_fu_994_p1;
    sc_signal< sc_lv<11> > tmp_i_13_fu_558_p2;
    sc_signal< sc_lv<10> > i_5_i_fu_569_p2;
    sc_signal< sc_lv<16> > tmp_3_fu_598_p1;
    sc_signal< sc_lv<16> > tmp_4_fu_602_p1;
    sc_signal< sc_lv<1> > tmp_22_i_fu_619_p2;
    sc_signal< sc_lv<32> > contNuevo_0_op_i_fu_625_p2;
    sc_signal< sc_lv<3> > tmp_8_fu_644_p1;
    sc_signal< sc_lv<1> > tmp_21_i_fu_639_p2;
    sc_signal< sc_lv<3> > ind16_i_cast_fu_648_p2;
    sc_signal< sc_lv<3> > p_ind_i_fu_661_p3;
    sc_signal< sc_lv<16> > tmp_5_fu_692_p1;
    sc_signal< sc_lv<16> > tmp_6_fu_696_p1;
    sc_signal< sc_lv<12> > i_1_cast_i_cast_fu_685_p1;
    sc_signal< sc_lv<12> > tmp_1_i_fu_716_p2;
    sc_signal< sc_lv<16> > tmp_10_fu_752_p1;
    sc_signal< sc_lv<16> > tmp_11_fu_756_p1;
    sc_signal< sc_lv<11> > i_5_1_i_fu_766_p2;
    sc_signal< sc_lv<1> > tmp_22_1_i_fu_780_p2;
    sc_signal< sc_lv<32> > contNuevo_0_op_1_i_fu_786_p2;
    sc_signal< sc_lv<1> > tmp_21_1_i_fu_800_p2;
    sc_signal< sc_lv<3> > ind16_1_i_cast_fu_805_p2;
    sc_signal< sc_lv<3> > p_ind_1_i_fu_817_p3;
    sc_signal< sc_lv<16> > tmp_13_fu_849_p1;
    sc_signal< sc_lv<16> > tmp_14_fu_853_p1;
    sc_signal< sc_lv<32> > p_Val2_1_fu_881_p3;
    sc_signal< sc_lv<1> > tmp_7_fu_894_p3;
    sc_signal< sc_lv<1> > not_reset_i_fu_902_p2;
    sc_signal< sc_lv<1> > tmp_3_i_i_fu_907_p2;
    sc_signal< sc_lv<1> > tmp9_fu_918_p2;
    sc_signal< sc_lv<1> > tmp_fu_912_p2;
    sc_signal< sc_lv<1> > minimoX_0_fu_923_p2;
    sc_signal< sc_lv<31> > grp_fu_517_p4;
    sc_signal< sc_lv<1> > tmp_3_i_i5_fu_963_p2;
    sc_signal< sc_lv<1> > tmp2_fu_968_p2;
    sc_signal< sc_lv<1> > tmp_15_fu_955_p3;
    sc_signal< sc_lv<1> > minimoX_0_1_fu_973_p2;
    sc_signal< sc_lv<16> > grp_fu_1055_p0;
    sc_signal< sc_lv<32> > OP1_V_i_14_fu_689_p1;
    sc_signal< sc_lv<16> > grp_fu_1055_p1;
    sc_signal< sc_lv<16> > grp_fu_1062_p0;
    sc_signal< sc_lv<32> > OP1_V_1_i_fu_739_p1;
    sc_signal< sc_lv<16> > grp_fu_1062_p1;
    sc_signal< sc_lv<16> > grp_fu_1071_p0;
    sc_signal< sc_lv<32> > OP1_V_i_fu_846_p1;
    sc_signal< sc_lv<16> > grp_fu_1071_p1;
    sc_signal< sc_lv<16> > grp_fu_1078_p0;
    sc_signal< sc_lv<32> > OP1_V_1_1_i_fu_869_p1;
    sc_signal< sc_lv<16> > grp_fu_1078_p1;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp1_stage0_flag00011011;
    sc_signal< bool > ap_block_pp1_stage1_flag00011011;
    sc_signal< bool > ap_block_pp1_stage2_flag00011011;
    sc_signal< bool > ap_block_pp1_stage3_flag00011011;
    sc_signal< bool > ap_block_pp1_stage4_flag00011011;
    sc_signal< bool > ap_block_pp1_stage6_flag00011011;
    sc_signal< bool > ap_block_pp1_stage7_flag00011011;
    sc_signal< bool > ap_block_pp1_stage8_flag00011011;
    sc_signal< bool > ap_block_pp1_stage9_flag00011011;
    sc_signal< bool > ap_block_pp1_stage10_flag00011011;
    sc_signal< bool > ap_block_pp1_stage11_flag00011011;
    sc_signal< bool > ap_block_pp1_stage12_flag00011011;
    sc_signal< bool > ap_block_pp1_stage13_flag00011011;
    sc_signal< bool > ap_block_pp1_stage14_flag00011011;
    sc_signal< bool > ap_block_pp1_stage15_flag00011011;
    sc_signal< bool > ap_block_pp1_stage16_flag00011011;
    sc_signal< bool > ap_block_pp1_stage17_flag00011011;
    sc_signal< bool > ap_block_pp1_stage18_flag00011011;
    sc_signal< bool > ap_block_pp1_stage19_flag00011011;
    sc_signal< bool > ap_block_pp1_stage20_flag00011011;
    sc_signal< bool > ap_block_pp1_stage21_flag00011011;
    sc_signal< bool > ap_block_pp1_stage22_flag00011011;
    sc_signal< bool > ap_block_pp1_stage23_flag00011011;
    sc_signal< bool > ap_block_pp1_stage24_flag00011011;
    sc_signal< bool > ap_block_pp1_stage25_flag00011011;
    sc_signal< bool > ap_block_pp1_stage26_flag00011011;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_232;
    sc_signal< bool > ap_condition_291;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_pp0_stage0;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_pp1_stage0;
    static const sc_lv<37> ap_ST_fsm_pp1_stage1;
    static const sc_lv<37> ap_ST_fsm_pp1_stage2;
    static const sc_lv<37> ap_ST_fsm_pp1_stage3;
    static const sc_lv<37> ap_ST_fsm_pp1_stage4;
    static const sc_lv<37> ap_ST_fsm_pp1_stage5;
    static const sc_lv<37> ap_ST_fsm_pp1_stage6;
    static const sc_lv<37> ap_ST_fsm_pp1_stage7;
    static const sc_lv<37> ap_ST_fsm_pp1_stage8;
    static const sc_lv<37> ap_ST_fsm_pp1_stage9;
    static const sc_lv<37> ap_ST_fsm_pp1_stage10;
    static const sc_lv<37> ap_ST_fsm_pp1_stage11;
    static const sc_lv<37> ap_ST_fsm_pp1_stage12;
    static const sc_lv<37> ap_ST_fsm_pp1_stage13;
    static const sc_lv<37> ap_ST_fsm_pp1_stage14;
    static const sc_lv<37> ap_ST_fsm_pp1_stage15;
    static const sc_lv<37> ap_ST_fsm_pp1_stage16;
    static const sc_lv<37> ap_ST_fsm_pp1_stage17;
    static const sc_lv<37> ap_ST_fsm_pp1_stage18;
    static const sc_lv<37> ap_ST_fsm_pp1_stage19;
    static const sc_lv<37> ap_ST_fsm_pp1_stage20;
    static const sc_lv<37> ap_ST_fsm_pp1_stage21;
    static const sc_lv<37> ap_ST_fsm_pp1_stage22;
    static const sc_lv<37> ap_ST_fsm_pp1_stage23;
    static const sc_lv<37> ap_ST_fsm_pp1_stage24;
    static const sc_lv<37> ap_ST_fsm_pp1_stage25;
    static const sc_lv<37> ap_ST_fsm_pp1_stage26;
    static const sc_lv<37> ap_ST_fsm_pp1_stage27;
    static const sc_lv<37> ap_ST_fsm_state39;
    static const sc_lv<37> ap_ST_fsm_state40;
    static const sc_lv<37> ap_ST_fsm_state41;
    static const sc_lv<37> ap_ST_fsm_state42;
    static const sc_lv<37> ap_ST_fsm_state43;
    static const sc_lv<37> ap_ST_fsm_state44;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<12> ap_const_lv12_800;
    static const sc_lv<12> ap_const_lv12_400;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<42> ap_const_lv42_0;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<11> ap_const_lv11_401;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<12> ap_const_lv12_402;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<32> ap_const_lv32_801;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<12> ap_const_lv12_801;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_1_i_fu_869_p1();
    void thread_OP1_V_1_i_fu_739_p1();
    void thread_OP1_V_i_14_fu_689_p1();
    void thread_OP1_V_i_fu_846_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage16();
    void thread_ap_CS_fsm_pp1_stage17();
    void thread_ap_CS_fsm_pp1_stage18();
    void thread_ap_CS_fsm_pp1_stage19();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_pp1_stage20();
    void thread_ap_CS_fsm_pp1_stage21();
    void thread_ap_CS_fsm_pp1_stage27();
    void thread_ap_CS_fsm_pp1_stage3();
    void thread_ap_CS_fsm_pp1_stage4();
    void thread_ap_CS_fsm_pp1_stage5();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state39();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp1_stage0_flag00000000();
    void thread_ap_block_pp1_stage0_flag00011001();
    void thread_ap_block_pp1_stage0_flag00011011();
    void thread_ap_block_pp1_stage10_flag00000000();
    void thread_ap_block_pp1_stage10_flag00011001();
    void thread_ap_block_pp1_stage10_flag00011011();
    void thread_ap_block_pp1_stage11_flag00000000();
    void thread_ap_block_pp1_stage11_flag00011001();
    void thread_ap_block_pp1_stage11_flag00011011();
    void thread_ap_block_pp1_stage12_flag00000000();
    void thread_ap_block_pp1_stage12_flag00011001();
    void thread_ap_block_pp1_stage12_flag00011011();
    void thread_ap_block_pp1_stage13_flag00000000();
    void thread_ap_block_pp1_stage13_flag00011001();
    void thread_ap_block_pp1_stage13_flag00011011();
    void thread_ap_block_pp1_stage14_flag00000000();
    void thread_ap_block_pp1_stage14_flag00011001();
    void thread_ap_block_pp1_stage14_flag00011011();
    void thread_ap_block_pp1_stage15_flag00000000();
    void thread_ap_block_pp1_stage15_flag00011001();
    void thread_ap_block_pp1_stage15_flag00011011();
    void thread_ap_block_pp1_stage16_flag00000000();
    void thread_ap_block_pp1_stage16_flag00011001();
    void thread_ap_block_pp1_stage16_flag00011011();
    void thread_ap_block_pp1_stage17_flag00000000();
    void thread_ap_block_pp1_stage17_flag00011001();
    void thread_ap_block_pp1_stage17_flag00011011();
    void thread_ap_block_pp1_stage18_flag00000000();
    void thread_ap_block_pp1_stage18_flag00011001();
    void thread_ap_block_pp1_stage18_flag00011011();
    void thread_ap_block_pp1_stage19_flag00000000();
    void thread_ap_block_pp1_stage19_flag00011001();
    void thread_ap_block_pp1_stage19_flag00011011();
    void thread_ap_block_pp1_stage1_flag00000000();
    void thread_ap_block_pp1_stage1_flag00011001();
    void thread_ap_block_pp1_stage1_flag00011011();
    void thread_ap_block_pp1_stage20_flag00000000();
    void thread_ap_block_pp1_stage20_flag00011001();
    void thread_ap_block_pp1_stage20_flag00011011();
    void thread_ap_block_pp1_stage21_flag00000000();
    void thread_ap_block_pp1_stage21_flag00011001();
    void thread_ap_block_pp1_stage21_flag00011011();
    void thread_ap_block_pp1_stage22_flag00000000();
    void thread_ap_block_pp1_stage22_flag00011001();
    void thread_ap_block_pp1_stage22_flag00011011();
    void thread_ap_block_pp1_stage23_flag00000000();
    void thread_ap_block_pp1_stage23_flag00011001();
    void thread_ap_block_pp1_stage23_flag00011011();
    void thread_ap_block_pp1_stage24_flag00000000();
    void thread_ap_block_pp1_stage24_flag00011001();
    void thread_ap_block_pp1_stage24_flag00011011();
    void thread_ap_block_pp1_stage25_flag00000000();
    void thread_ap_block_pp1_stage25_flag00011001();
    void thread_ap_block_pp1_stage25_flag00011011();
    void thread_ap_block_pp1_stage26_flag00000000();
    void thread_ap_block_pp1_stage26_flag00011001();
    void thread_ap_block_pp1_stage26_flag00011011();
    void thread_ap_block_pp1_stage27_flag00000000();
    void thread_ap_block_pp1_stage27_flag00011001();
    void thread_ap_block_pp1_stage27_flag00011011();
    void thread_ap_block_pp1_stage2_flag00000000();
    void thread_ap_block_pp1_stage2_flag00011001();
    void thread_ap_block_pp1_stage2_flag00011011();
    void thread_ap_block_pp1_stage3_flag00000000();
    void thread_ap_block_pp1_stage3_flag00011001();
    void thread_ap_block_pp1_stage3_flag00011011();
    void thread_ap_block_pp1_stage4_flag00000000();
    void thread_ap_block_pp1_stage4_flag00011001();
    void thread_ap_block_pp1_stage4_flag00011011();
    void thread_ap_block_pp1_stage5_flag00000000();
    void thread_ap_block_pp1_stage5_flag00011001();
    void thread_ap_block_pp1_stage5_flag00011011();
    void thread_ap_block_pp1_stage6_flag00000000();
    void thread_ap_block_pp1_stage6_flag00011001();
    void thread_ap_block_pp1_stage6_flag00011011();
    void thread_ap_block_pp1_stage7_flag00000000();
    void thread_ap_block_pp1_stage7_flag00011001();
    void thread_ap_block_pp1_stage7_flag00011011();
    void thread_ap_block_pp1_stage8_flag00000000();
    void thread_ap_block_pp1_stage8_flag00011001();
    void thread_ap_block_pp1_stage8_flag00011011();
    void thread_ap_block_pp1_stage9_flag00000000();
    void thread_ap_block_pp1_stage9_flag00011001();
    void thread_ap_block_pp1_stage9_flag00011011();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp1_stage5_iter0();
    void thread_ap_block_state11_pp1_stage6_iter0();
    void thread_ap_block_state12_pp1_stage7_iter0();
    void thread_ap_block_state13_pp1_stage8_iter0();
    void thread_ap_block_state14_pp1_stage9_iter0();
    void thread_ap_block_state15_pp1_stage10_iter0();
    void thread_ap_block_state16_pp1_stage11_iter0();
    void thread_ap_block_state17_pp1_stage12_iter0();
    void thread_ap_block_state18_pp1_stage13_iter0();
    void thread_ap_block_state19_pp1_stage14_iter0();
    void thread_ap_block_state20_pp1_stage15_iter0();
    void thread_ap_block_state21_pp1_stage16_iter0();
    void thread_ap_block_state22_pp1_stage17_iter0();
    void thread_ap_block_state23_pp1_stage18_iter0();
    void thread_ap_block_state24_pp1_stage19_iter0();
    void thread_ap_block_state25_pp1_stage20_iter0();
    void thread_ap_block_state26_pp1_stage21_iter0();
    void thread_ap_block_state27_pp1_stage22_iter0();
    void thread_ap_block_state28_pp1_stage23_iter0();
    void thread_ap_block_state29_pp1_stage24_iter0();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp1_stage25_iter0();
    void thread_ap_block_state31_pp1_stage26_iter0();
    void thread_ap_block_state32_pp1_stage27_iter0();
    void thread_ap_block_state33_pp1_stage0_iter1();
    void thread_ap_block_state34_pp1_stage1_iter1();
    void thread_ap_block_state35_pp1_stage2_iter1();
    void thread_ap_block_state36_pp1_stage3_iter1();
    void thread_ap_block_state37_pp1_stage4_iter1();
    void thread_ap_block_state38_pp1_stage5_iter1();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state5_pp1_stage0_iter0();
    void thread_ap_block_state6_pp1_stage1_iter0();
    void thread_ap_block_state7_pp1_stage2_iter0();
    void thread_ap_block_state8_pp1_stage3_iter0();
    void thread_ap_block_state9_pp1_stage4_iter0();
    void thread_ap_condition_232();
    void thread_ap_condition_291();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_ready();
    void thread_aux_array_V_1_address0();
    void thread_aux_array_V_1_address1();
    void thread_aux_array_V_1_ce0();
    void thread_aux_array_V_1_ce1();
    void thread_aux_array_V_1_d1();
    void thread_aux_array_V_1_we0();
    void thread_aux_array_V_1_we1();
    void thread_cont32_1_i_fu_733_p2();
    void thread_cont32_i_fu_592_p2();
    void thread_contNuevoSuma_1_i_fu_612_p3();
    void thread_contNuevoSuma_3_1_i_fu_834_p2();
    void thread_contNuevoSuma_3_i_fu_679_p2();
    void thread_contNuevoSuma_i_phi_fu_324_p4();
    void thread_contNuevo_0_op_1_i_fu_786_p2();
    void thread_contNuevo_0_op_i_fu_625_p2();
    void thread_contNuevo_i_phi_fu_300_p4();
    void thread_cont_i_phi_fu_312_p4();
    void thread_currentGroupX_OUT_V_address0();
    void thread_currentGroupX_OUT_V_ce0();
    void thread_currentGroupX_OUT_V_d0();
    void thread_currentGroupX_OUT_V_we0();
    void thread_grp_fu_1055_p0();
    void thread_grp_fu_1055_p1();
    void thread_grp_fu_1062_p0();
    void thread_grp_fu_1062_p1();
    void thread_grp_fu_1071_p0();
    void thread_grp_fu_1071_p1();
    void thread_grp_fu_1078_p0();
    void thread_grp_fu_1078_p1();
    void thread_grp_fu_517_p4();
    void thread_grp_meanFilterInTime_fu_494_ap_start();
    void thread_grp_meanFilterInTime_fu_494_reset();
    void thread_grp_meanFilterInTime_fu_494_x_V();
    void thread_i_1_cast_i_cast_fu_685_p1();
    void thread_i_1_i119_cast_fu_549_p1();
    void thread_i_1_i_cast_fu_553_p1();
    void thread_i_1_i_phi_fu_288_p4();
    void thread_i_2_cast35_i_fu_1027_p1();
    void thread_i_2_fu_1021_p2();
    void thread_i_3_cast34_i_fu_1044_p1();
    void thread_i_3_fu_1038_p2();
    void thread_i_4_cast_i_fu_539_p1();
    void thread_i_5_1_i_cast_fu_775_p1();
    void thread_i_5_1_i_fu_766_p2();
    void thread_i_5_cast_i_fu_575_p1();
    void thread_i_5_i_fu_569_p2();
    void thread_i_cast36_i_fu_544_p1();
    void thread_i_fu_533_p2();
    void thread_i_i_phi_fu_263_p4();
    void thread_ind16_1_i_cast_fu_805_p2();
    void thread_ind16_i_cast_fu_648_p2();
    void thread_indPar_i_15_fu_828_p2();
    void thread_indPar_i_fu_673_p2();
    void thread_ind_i_phi_fu_275_p4();
    void thread_minimoX_0_1_fu_973_p2();
    void thread_minimoX_0_fu_923_p2();
    void thread_not_reset_i_fu_902_p2();
    void thread_p_1_i_fu_810_p3();
    void thread_p_Val2_17_1_i_fu_984_p4();
    void thread_p_Val2_17_i_fu_934_p4();
    void thread_p_Val2_1_fu_881_p3();
    void thread_p_Val2_2_1_i_fu_760_p2();
    void thread_p_Val2_2_i_fu_606_p2();
    void thread_p_Val2_6_1_i_fu_857_p2();
    void thread_p_Val2_6_i_fu_700_p2();
    void thread_p_Val2_i_i3_fu_949_p2();
    void thread_p_Val2_i_i_fu_888_p2();
    void thread_p_i_fu_654_p3();
    void thread_p_ind_1_i_cast_fu_824_p1();
    void thread_p_ind_1_i_fu_817_p3();
    void thread_p_ind_i_cast_fu_669_p1();
    void thread_p_ind_i_fu_661_p3();
    void thread_phitmp_1_i_fu_792_p3();
    void thread_phitmp_i_fu_631_p3();
    void thread_reset_assign_fu_580_p2();
    void thread_sum_V_address0();
    void thread_sum_V_address1();
    void thread_sum_V_ce0();
    void thread_sum_V_ce1();
    void thread_sum_V_d0();
    void thread_sum_V_we0();
    void thread_sum_V_we1();
    void thread_this_assign_0_i_phi_fu_335_p4();
    void thread_tmp2_fu_968_p2();
    void thread_tmp9_fu_918_p2();
    void thread_tmp_10_fu_752_p1();
    void thread_tmp_11_fu_756_p1();
    void thread_tmp_12_fu_771_p1();
    void thread_tmp_13_fu_849_p1();
    void thread_tmp_14_fu_853_p1();
    void thread_tmp_15_fu_955_p3();
    void thread_tmp_19_1_i_fu_727_p2();
    void thread_tmp_19_i_fu_586_p2();
    void thread_tmp_1_cast_i_fu_722_p1();
    void thread_tmp_1_fu_944_p1();
    void thread_tmp_1_i_16_fu_1015_p2();
    void thread_tmp_1_i_fu_716_p2();
    void thread_tmp_21_1_i_fu_800_p2();
    void thread_tmp_21_i_fu_639_p2();
    void thread_tmp_22_1_i_fu_780_p2();
    void thread_tmp_22_i_fu_619_p2();
    void thread_tmp_2_fu_994_p1();
    void thread_tmp_2_i_fu_1032_p2();
    void thread_tmp_3_fu_598_p1();
    void thread_tmp_3_i_i5_fu_963_p2();
    void thread_tmp_3_i_i_fu_907_p2();
    void thread_tmp_4_fu_602_p1();
    void thread_tmp_4_i_i7_fu_863_p2();
    void thread_tmp_4_i_i_fu_706_p2();
    void thread_tmp_5_fu_692_p1();
    void thread_tmp_5_i_fu_527_p2();
    void thread_tmp_6_fu_696_p1();
    void thread_tmp_7_fu_894_p3();
    void thread_tmp_7_i_fu_840_p2();
    void thread_tmp_8_fu_644_p1();
    void thread_tmp_8_i_fu_1003_p2();
    void thread_tmp_9_fu_712_p1();
    void thread_tmp_9_i_fu_1009_p2();
    void thread_tmp_cast_i_fu_564_p1();
    void thread_tmp_fu_912_p2();
    void thread_tmp_i_13_fu_558_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
