

================================================================
== Vitis HLS Report for 'dut_Pipeline_Store_edge_loop'
================================================================
* Date:           Sun Nov 13 17:17:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    41597|    41597|  0.139 ms|  0.139 ms|  41597|  41597|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Store_edge_loop  |    41595|    41595|         3|          1|          1|  41594|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       64|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       72|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       72|      109|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_114_p2               |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op26_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_108_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln155_fu_124_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  64|          68|          54|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |i_1_fu_62                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   35|         70|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_1_fu_62                         |  16|   0|   16|          0|
    |i_reg_161                         |  16|   0|   16|          0|
    |i_reg_161_pp0_iter1_reg           |  16|   0|   16|          0|
    |icmp_ln154_reg_166                |   1|   0|    1|          0|
    |icmp_ln155_reg_170                |   1|   0|    1|          0|
    |icmp_ln155_reg_170_pp0_iter1_reg  |   1|   0|    1|          0|
    |trunc_ln156_reg_174               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  72|   0|   72|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Store_edge_loop|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   13|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                         gmem1|       pointer|
|sext_ln154            |   in|   62|     ap_none|                    sext_ln154|        scalar|
|numEdge               |   in|   32|     ap_none|                       numEdge|        scalar|
|column_buf_address0   |  out|   16|   ap_memory|                    column_buf|         array|
|column_buf_ce0        |  out|    1|   ap_memory|                    column_buf|         array|
|column_buf_we0        |  out|    1|   ap_memory|                    column_buf|         array|
|column_buf_d0         |  out|   16|   ap_memory|                    column_buf|         array|
+----------------------+-----+-----+------------+------------------------------+--------------+

