
*** Running vivado
    with args -log ulp_krnl_rtl_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_krnl_rtl_1_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ulp_krnl_rtl_1_0.tcl -notrace
INFO: Dispatch client connection id - 37877
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/int/xo/ip_repo/fastmachinelearning_org_hls4ml_krnl_rtl_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2020.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2132.895 ; gain = 0.000 ; free physical = 1571 ; free virtual = 10338
Command: synth_design -top ulp_krnl_rtl_1_0 -part xcu50-fsvh2104-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13975
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 3109.973 ; gain = 153.719 ; free physical = 2389 ; free virtual = 4582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_krnl_rtl_1_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/synth/ulp_krnl_rtl_1_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/myproject_kernel.v:25]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_int' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:29]
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_M_AXI_GMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_GMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_GMEM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter LP_NUM_READ_CHANNELS bound to: 1 - type: integer 
	Parameter LP_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter LP_DW_BYTES bound to: 4 - type: integer 
	Parameter LP_AXI_BURST_LEN bound to: 256 - type: integer 
	Parameter LP_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_RD_MAX_OUTSTANDING bound to: 3 - type: integer 
	Parameter LP_RD_FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter LP_WR_FIFO_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_control_s_axi' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_control_s_axi.v:18]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_FIFO_IN_DATA_0 bound to: 6'b010000 
	Parameter ADDR_FIFO_IN_DATA_1 bound to: 6'b010100 
	Parameter ADDR_FIFO_IN_CTRL bound to: 6'b011000 
	Parameter ADDR_FIFO_OUT_DATA_0 bound to: 6'b011100 
	Parameter ADDR_FIFO_OUT_DATA_1 bound to: 6'b100000 
	Parameter ADDR_FIFO_OUT_CTRL bound to: 6'b100100 
	Parameter ADDR_LENGTH_R_IN_DATA_0 bound to: 6'b101000 
	Parameter ADDR_LENGTH_R_IN_CTRL bound to: 6'b101100 
	Parameter ADDR_LENGTH_R_OUT_DATA_0 bound to: 6'b110000 
	Parameter ADDR_LENGTH_R_OUT_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_control_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_control_s_axi' (1#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_control_s_axi.v:18]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_axi_read_master' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_axi_read_master.sv:27]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter C_BURST_LEN bound to: 256 - type: integer 
	Parameter C_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MAX_OUTSTANDING bound to: 3 - type: integer 
	Parameter LP_MAX_OUTSTANDING_CNTR_WIDTH bound to: 2 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 24 - type: integer 
	Parameter C_INIT bound to: 24'b000000000000000000000000 
	Parameter LP_ZERO bound to: 24'b000000000000000000000000 
	Parameter LP_ONE bound to: 24'b000000000000000000000001 
	Parameter LP_MAX bound to: 24'b111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter' (2#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6157] synthesizing module 'krnl_rtl_counter__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_counter.sv:22]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_INIT bound to: 2'b11 
	Parameter LP_ZERO bound to: 2'b00 
	Parameter LP_ONE bound to: 2'b01 
	Parameter LP_MAX bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_counter__parameterized0' (2#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_counter.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'krnl_rtl_axi_read_master' (3#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_axi_read_master.sv:27]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 254 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 1024 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 254 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 1024 - type: integer 
	Parameter FIFO_SIZE bound to: 33792 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 10 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 252 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 1019 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 1019 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 11 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 33792 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 33 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 33 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 33 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 33 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 33 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 36 - type: integer 
	Parameter rstb_loop_iter bound to: 36 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 33 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (4#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (5#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1798]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (6#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1514]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (7#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1750]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (8#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (9#1) [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1843]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'inst_rd_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:290]
WARNING: [Synth 8-7023] instance 'inst_rd_xpm_fifo_sync' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:290]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/synth/myproject_axi_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi.v:12]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc406' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_fpext_32ns_64_2_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtexuplusHBM - type: string 
	Parameter C_PART bound to: xcu50-fsvh2104-2-e - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_10' declared at '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/floating_point_v7_1_rfs.vhd:94738' bound to instance 'U0' of component 'floating_point_v7_1_10' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_ap_fpext_0_no_dsp_32' (20#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/ip/myproject_axi_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_fpext_32ns_64_2_1' (21#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_fpext_32ns_64_2_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (22#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (23#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (24#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (24#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (24#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (24#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/regslice_core.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:534]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:536]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:538]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:540]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:542]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:560]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc406' (25#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_1_proc406.v:10]
INFO: [Synth 8-6157] synthesizing module 'myproject' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb_core' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:8]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb_core' (26#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb' (27#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s_line_buffebkb.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_1u_config2_s' (28#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_1u_config2_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:1035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:1037]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config2_s' (29#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config2_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_16u_linear_config3_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_16u_linear_config3_s' (30#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_ufixed_16u_relu_config4_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1646]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1648]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1654]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1656]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1660]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1662]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1666]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1670]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1676]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1680]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1682]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1684]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1688]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1690]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1692]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1694]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1696]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1698]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1700]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1702]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1704]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1706]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1708]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1710]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1712]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1716]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1720]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1728]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1730]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1732]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1736]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1738]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:1740]
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_ufixed_16u_relu_config4_s' (31#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe_core' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe_core' (32#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe' (33#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s_line_buffdEe.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config5_s' (34#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config5_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:1998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2040]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:2048]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config5_s' (35#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config5_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core' (36#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde' (37#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_fixed_16u_config6_s' (38#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_2d_cl_array_array_ap_fixed_16u_config6_s' (39#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_16u_linear_config7_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config7_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_16u_linear_config7_s' (40#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_16u_linear_config7_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu_array_array_ap_ufixed_16u_relu_config8_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config8_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'relu_array_array_ap_ufixed_16u_relu_config8_s' (41#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/relu_array_array_ap_ufixed_16u_relu_config8_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio.v:49]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio_core' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio_core' (42#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio.v:8]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio' (43#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s_line_buffZio.v:49]
INFO: [Synth 8-6155] done synthesizing module 'shift_line_buffer_array_ap_ufixed_16u_config9_s' (44#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_ufixed_16u_config9_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pooling2d_cl_array_array_ap_fixed_16u_config9_s' (45#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/pooling2d_cl_array_array_ap_fixed_16u_config9_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_state4 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:39]
	Parameter DataWidth bound to: 9986 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:6]
	Parameter DWIDTH bound to: 9986 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3876] $readmem data file './dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:21]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom' (46#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V' (47#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V.v:39]
INFO: [Synth 8-6155] done synthesizing module 'dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s' (48#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s' (49#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_array_array_ap_fixed_12_6_5_3_0_10u_config11_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'linear_array_array_ap_fixed_10u_linear_config12_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_10u_linear_config12_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'linear_array_array_ap_fixed_10u_linear_config12_s' (50#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/linear_array_array_ap_fixed_10u_linear_config12_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'softmax_array_array_ap_fixed_10u_softmax_config13_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_array_array_ap_fixed_10u_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_state10 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state11 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b1000000000000 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:164]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:52]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:53]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:54]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:55]
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_exp_table1_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:56]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1_rom' (51#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_exp_table1' (52#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_exp_table1.v:164]
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:39]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2_rom' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-3876] $readmem data file './softmax_stable_array_array_softmax_config13_s_invert_table2_rom.dat' is read successfully [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:21]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2_rom' (53#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s_invert_table2' (54#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s_invert_table2.v:39]
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_12s_12s_24_2_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_12s_12s_24_2_1.v:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mul_12s_12s_24_2_1_MulnS_0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_12s_12s_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_12s_12s_24_2_1_MulnS_0' (55#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_12s_12s_24_2_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mul_12s_12s_24_2_1' (56#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mul_12s_12s_24_2_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'softmax_stable_array_array_softmax_config13_s' (57#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_stable_array_array_softmax_config13_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'softmax_array_array_ap_fixed_10u_softmax_config13_s' (58#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/softmax_array_array_ap_fixed_10u_softmax_config13_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d676_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d676_A' (59#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d676_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d676_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d676_A' (60#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d676_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d169_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d169_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 9'b010101001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d169_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d169_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 9'b010101001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d169_A_shiftReg' (61#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d169_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d169_A' (62#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d169_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d121_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d121_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 121 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d121_A' (63#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d121_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d121_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d121_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d121_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 8'b01111001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A_shiftReg' (64#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d121_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d121_A' (65#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d121_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d25_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d25_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6157] synthesizing module 'fifo_w3_d25_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d25_A.v:8]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d25_A_shiftReg' (66#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d25_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w3_d25_A' (67#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w3_d25_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d1_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d1_A.v:42]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'fifo_w12_d1_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d1_A.v:8]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d1_A_shiftReg' (68#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d1_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w12_d1_A' (69#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w12_d1_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0_shiftReg' (70#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config3_U0' (71#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config3_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0_shiftReg' (72#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0' (73#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config4_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0_shiftReg' (74#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0' (75#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config5_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0_shiftReg' (76#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0' (77#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config6_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0_shiftReg' (78#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_16u_linear_config7_U0' (79#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_16u_linear_config7_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0_shiftReg' (80#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0' (81#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config8_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0_shiftReg' (82#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0' (83#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_pooling2d_cl_array_array_ap_fixed_16u_config9_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk_shiftReg' (84#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk' (85#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_dense_array_array_ap_fixed_12_6_5_3_0_10u_confibfk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk_shiftReg' (86#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_linear_array_array_ap_fixed_10u_linear_config12bgk' (87#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_linear_array_array_ap_fixed_10u_linear_config12bgk.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl_shiftReg' (88#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl' (89#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_softmax_array_array_ap_fixed_10u_softmax_configbhl.v:42]
INFO: [Synth 8-6155] done synthesizing module 'myproject' (90#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_myproject_axi_exit36_proc' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Block_myproject_axi_exit36_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Block_myproject_axi_exit36_proc' (91#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Block_myproject_axi_exit36_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_2_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'myproject_axi_mux_104_16_1_1' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'myproject_axi_mux_104_16_1_1' (92#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/myproject_axi_mux_104_16_1_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc' (93#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/Loop_2_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d784_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d784_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 784 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d784_A' (94#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w8_d784_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (95#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (96#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A_shiftReg' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A_shiftReg' (97#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A' (98#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (99#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (100#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0_shiftReg' (101#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_myproject_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_myproject_U0' (102#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_myproject_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0_shiftReg' (103#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Block_myproject_axi_exit36_proc_U0' (104#1) [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/start_for_Block_myproject_axi_exit36_proc_U0.v:42]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'out_r_TLAST' of module 'myproject_axi_0' is unconnected for instance 'MNIST_CNN' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:317]
WARNING: [Synth 8-7023] instance 'MNIST_CNN' of module 'myproject_axi_0' has 10 connections declared, but only 9 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:317]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000011100000111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 256 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 8 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 251 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 251 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 9 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1189]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1235]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1246]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7071] port 'data_valid' of module 'xpm_fifo_sync' is unconnected for instance 'inst_wr_xpm_fifo_sync' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:349]
WARNING: [Synth 8-7023] instance 'inst_wr_xpm_fifo_sync' of module 'xpm_fifo_sync' has 25 connections declared, but only 21 given [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ipshared/0784/src/krnl_rtl_int.sv:349]
	Parameter C_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_LENGTH_WIDTH bound to: 32 - type: integer 
	Parameter C_BURST_LEN bound to: 256 - type: integer 
	Parameter C_LOG_BURST_LEN bound to: 8 - type: integer 
	Parameter LP_LOG_MAX_W_TO_AW bound to: 8 - type: integer 
	Parameter LP_TRANSACTION_CNTR_WIDTH bound to: 24 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b11111111 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_INIT bound to: 8'b00000000 
	Parameter LP_ZERO bound to: 8'b00000000 
	Parameter LP_ONE bound to: 8'b00000001 
	Parameter LP_MAX bound to: 8'b11111111 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:53 ; elapsed = 00:04:06 . Memory (MB): peak = 4409.754 ; gain = 1453.500 ; free physical = 6846 ; free virtual = 9625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:56 ; elapsed = 00:04:09 . Memory (MB): peak = 4409.754 ; gain = 1453.500 ; free physical = 6911 ; free virtual = 9690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:56 ; elapsed = 00:04:09 . Memory (MB): peak = 4409.754 ; gain = 1453.500 ; free physical = 6911 ; free virtual = 9690
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4409.754 ; gain = 0.000 ; free physical = 6791 ; free virtual = 9578
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/ulp_krnl_rtl_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/ulp_krnl_rtl_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/dont_touch.xdc]
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_rd_xpm_fifo_sync[0]'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/inst_krnl_rtl_int/inst_wr_xpm_fifo_sync'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ulp_krnl_rtl_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ulp_krnl_rtl_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4417.758 ; gain = 0.000 ; free physical = 6583 ; free virtual = 9363
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.67 . Memory (MB): peak = 4417.758 ; gain = 0.000 ; free physical = 6581 ; free virtual = 9361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:13 ; elapsed = 00:04:28 . Memory (MB): peak = 4417.758 ; gain = 1461.504 ; free physical = 6884 ; free virtual = 9664
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_rtl_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_rtl_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  WRIDLE |                              001 |                               00
                  WRDATA |                              010 |                               01
                  WRRESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_rtl_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  RDIDLE |                                0 |                               00
                  RDDATA |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'sequential' in module 'krnl_rtl_control_s_axi'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w12_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_w12_d676_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w3_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "fifo_w3_d676_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w12_d121_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "fifo_w12_d121_A:/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w8_d784_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "fifo_w8_d784_A:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:01 ; elapsed = 00:05:18 . Memory (MB): peak = 4433.766 ; gain = 1477.512 ; free physical = 4726 ; free virtual = 7611
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/inst_krnl_rtl_int/MNIST_CNN/inst/Loop_1_proc406_U0/myproject_axi_fpext_32ns_64_2_1_U1/myproject_axi_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/\inst_krnl_rtl_int/MNIST_CNN /in_local_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/\inst_krnl_rtl_int/MNIST_CNN /in_local_V_data_0_V_U/mem_reg"
RAM ("inst/inst_krnl_rtl_inti_1_0/inst_wr_xpm_fifo_sync/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
RAM ("inst/inst_krnl_rtl_inti_1_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/inst_krnl_rtl_inti_1_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 33 for RAM "inst/inst_krnl_rtl_inti_1_0/\inst_rd_xpm_fifo_sync[0] /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"
INFO: [Synth 8-4471] merging register 'select_ln76_46_reg_104135_reg[2:0]' into 'select_ln76_46_reg_104135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31804]
INFO: [Synth 8-4471] merging register 'select_ln76_47_reg_104145_reg[2:0]' into 'select_ln76_47_reg_104145_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31805]
INFO: [Synth 8-4471] merging register 'select_ln76_98_reg_104655_reg[2:0]' into 'select_ln76_98_reg_104655_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31861]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_104035_reg[2:0]' into 'select_ln76_36_reg_104035_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31793]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_104005_reg[2:0]' into 'select_ln76_33_reg_104005_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31790]
INFO: [Synth 8-4471] merging register 'select_ln76_99_reg_104665_reg[2:0]' into 'select_ln76_99_reg_104665_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31862]
INFO: [Synth 8-4471] merging register 'select_ln76_96_reg_104635_reg[2:0]' into 'select_ln76_96_reg_104635_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31859]
INFO: [Synth 8-4471] merging register 'select_ln76_97_reg_104645_reg[2:0]' into 'select_ln76_97_reg_104645_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31860]
INFO: [Synth 8-4471] merging register 'select_ln76_96_reg_104635_reg[2:0]' into 'select_ln76_96_reg_104635_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31859]
INFO: [Synth 8-4471] merging register 'select_ln76_97_reg_104645_reg[2:0]' into 'select_ln76_97_reg_104645_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31860]
INFO: [Synth 8-4471] merging register 'select_ln76_99_reg_104665_reg[2:0]' into 'select_ln76_99_reg_104665_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31862]
INFO: [Synth 8-4471] merging register 'select_ln76_98_reg_104655_reg[2:0]' into 'select_ln76_98_reg_104655_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31861]
INFO: [Synth 8-4471] merging register 'select_ln76_46_reg_104135_reg[2:0]' into 'select_ln76_46_reg_104135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31804]
INFO: [Synth 8-4471] merging register 'select_ln76_30_reg_103975_reg[2:0]' into 'select_ln76_30_reg_103975_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31787]
INFO: [Synth 8-4471] merging register 'select_ln76_93_reg_104605_reg[2:0]' into 'select_ln76_93_reg_104605_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31856]
INFO: [Synth 8-4471] merging register 'select_ln76_97_reg_104645_reg[2:0]' into 'select_ln76_97_reg_104645_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31860]
INFO: [Synth 8-4471] merging register 'select_ln76_96_reg_104635_reg[2:0]' into 'select_ln76_96_reg_104635_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31859]
INFO: [Synth 8-4471] merging register 'select_ln76_99_reg_104665_reg[2:0]' into 'select_ln76_99_reg_104665_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31862]
INFO: [Synth 8-4471] merging register 'select_ln76_98_reg_104655_reg[2:0]' into 'select_ln76_98_reg_104655_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31861]
INFO: [Synth 8-4471] merging register 'select_ln76_49_reg_104165_reg[2:0]' into 'select_ln76_49_reg_104165_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31807]
INFO: [Synth 8-4471] merging register 'select_ln76_47_reg_104145_reg[2:0]' into 'select_ln76_47_reg_104145_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31805]
INFO: [Synth 8-4471] merging register 'select_ln76_46_reg_104135_reg[2:0]' into 'select_ln76_46_reg_104135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31804]
INFO: [Synth 8-4471] merging register 'select_ln76_48_reg_104155_reg[2:0]' into 'select_ln76_48_reg_104155_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31806]
INFO: [Synth 8-4471] merging register 'select_ln76_49_reg_104165_reg[2:0]' into 'select_ln76_49_reg_104165_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31807]
INFO: [Synth 8-4471] merging register 'select_ln76_93_reg_104605_reg[2:0]' into 'select_ln76_93_reg_104605_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31856]
INFO: [Synth 8-4471] merging register 'select_ln76_48_reg_104155_reg[2:0]' into 'select_ln76_48_reg_104155_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31806]
INFO: [Synth 8-4471] merging register 'select_ln76_48_reg_104155_reg[2:0]' into 'select_ln76_48_reg_104155_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31806]
INFO: [Synth 8-4471] merging register 'select_ln76_49_reg_104165_reg[2:0]' into 'select_ln76_49_reg_104165_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31807]
INFO: [Synth 8-4471] merging register 'select_ln76_46_reg_104135_reg[2:0]' into 'select_ln76_46_reg_104135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31804]
INFO: [Synth 8-4471] merging register 'select_ln76_47_reg_104145_reg[2:0]' into 'select_ln76_47_reg_104145_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31805]
INFO: [Synth 8-4471] merging register 'select_ln76_37_reg_104045_reg[2:0]' into 'select_ln76_37_reg_104045_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31794]
INFO: [Synth 8-4471] merging register 'select_ln76_75_reg_104425_reg[2:0]' into 'select_ln76_75_reg_104425_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31836]
INFO: [Synth 8-4471] merging register 'select_ln76_77_reg_104445_reg[2:0]' into 'select_ln76_77_reg_104445_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31838]
INFO: [Synth 8-4471] merging register 'select_ln76_76_reg_104435_reg[2:0]' into 'select_ln76_76_reg_104435_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31837]
INFO: [Synth 8-4471] merging register 'select_ln76_27_reg_103945_reg[2:0]' into 'select_ln76_27_reg_103945_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31783]
INFO: [Synth 8-4471] merging register 'select_ln76_98_reg_104655_reg[2:0]' into 'select_ln76_98_reg_104655_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31861]
INFO: [Synth 8-4471] merging register 'select_ln76_99_reg_104665_reg[2:0]' into 'select_ln76_99_reg_104665_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31862]
INFO: [Synth 8-4471] merging register 'select_ln76_96_reg_104635_reg[2:0]' into 'select_ln76_96_reg_104635_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31859]
INFO: [Synth 8-4471] merging register 'select_ln76_97_reg_104645_reg[2:0]' into 'select_ln76_97_reg_104645_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31860]
INFO: [Synth 8-4471] merging register 'select_ln76_94_reg_104615_reg[2:0]' into 'select_ln76_94_reg_104615_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31857]
INFO: [Synth 8-4471] merging register 'select_ln76_95_reg_104625_reg[2:0]' into 'select_ln76_95_reg_104625_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31858]
INFO: [Synth 8-4471] merging register 'select_ln76_78_reg_104455_reg[2:0]' into 'select_ln76_78_reg_104455_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31839]
INFO: [Synth 8-4471] merging register 'select_ln76_93_reg_104605_reg[2:0]' into 'select_ln76_93_reg_104605_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31856]
INFO: [Synth 8-4471] merging register 'select_ln76_46_reg_104135_reg[2:0]' into 'select_ln76_46_reg_104135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31804]
INFO: [Synth 8-4471] merging register 'select_ln76_47_reg_104145_reg[2:0]' into 'select_ln76_47_reg_104145_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31805]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_104035_reg[2:0]' into 'select_ln76_36_reg_104035_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31793]
INFO: [Synth 8-4471] merging register 'select_ln76_38_reg_104055_reg[2:0]' into 'select_ln76_38_reg_104055_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31795]
INFO: [Synth 8-4471] merging register 'select_ln76_41_reg_104085_reg[2:0]' into 'select_ln76_41_reg_104085_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31799]
INFO: [Synth 8-4471] merging register 'select_ln76_42_reg_104095_reg[2:0]' into 'select_ln76_42_reg_104095_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31800]
INFO: [Synth 8-4471] merging register 'select_ln76_44_reg_104115_reg[2:0]' into 'select_ln76_44_reg_104115_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31802]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_104025_reg[2:0]' into 'select_ln76_35_reg_104025_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31792]
INFO: [Synth 8-4471] merging register 'select_ln76_36_reg_104035_reg[2:0]' into 'select_ln76_36_reg_104035_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31793]
INFO: [Synth 8-4471] merging register 'select_ln76_80_reg_104475_reg[2:0]' into 'select_ln76_80_reg_104475_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31842]
INFO: [Synth 8-4471] merging register 'select_ln76_79_reg_104465_reg[2:0]' into 'select_ln76_79_reg_104465_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31840]
INFO: [Synth 8-4471] merging register 'select_ln76_39_reg_104065_reg[2:0]' into 'select_ln76_39_reg_104065_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31796]
INFO: [Synth 8-4471] merging register 'select_ln76_38_reg_104055_reg[2:0]' into 'select_ln76_38_reg_104055_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31795]
INFO: [Synth 8-4471] merging register 'select_ln76_47_reg_104145_reg[2:0]' into 'select_ln76_47_reg_104145_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31805]
INFO: [Synth 8-4471] merging register 'select_ln76_39_reg_104065_reg[2:0]' into 'select_ln76_39_reg_104065_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31796]
INFO: [Synth 8-4471] merging register 'select_ln76_82_reg_104495_reg[2:0]' into 'select_ln76_82_reg_104495_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31844]
INFO: [Synth 8-4471] merging register 'select_ln76_83_reg_104505_reg[2:0]' into 'select_ln76_83_reg_104505_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31845]
INFO: [Synth 8-4471] merging register 'select_ln76_91_reg_104585_reg[2:0]' into 'select_ln76_91_reg_104585_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31854]
INFO: [Synth 8-4471] merging register 'select_ln76_86_reg_104535_reg[2:0]' into 'select_ln76_86_reg_104535_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31848]
INFO: [Synth 8-4471] merging register 'select_ln76_85_reg_104525_reg[2:0]' into 'select_ln76_85_reg_104525_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31847]
INFO: [Synth 8-4471] merging register 'select_ln76_93_reg_104605_reg[2:0]' into 'select_ln76_93_reg_104605_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31856]
INFO: [Synth 8-4471] merging register 'select_ln76_25_reg_103925_reg[2:0]' into 'select_ln76_25_reg_103925_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31781]
INFO: [Synth 8-4471] merging register 'select_ln76_27_reg_103945_reg[2:0]' into 'select_ln76_27_reg_103945_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31783]
INFO: [Synth 8-4471] merging register 'select_ln76_26_reg_103935_reg[2:0]' into 'select_ln76_26_reg_103935_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31782]
INFO: [Synth 8-4471] merging register 'select_ln76_28_reg_103955_reg[2:0]' into 'select_ln76_28_reg_103955_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31784]
INFO: [Synth 8-4471] merging register 'select_ln76_44_reg_104115_reg[2:0]' into 'select_ln76_44_reg_104115_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31802]
INFO: [Synth 8-4471] merging register 'select_ln76_45_reg_104125_reg[2:0]' into 'select_ln76_45_reg_104125_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31803]
INFO: [Synth 8-4471] merging register 'select_ln76_32_reg_103995_reg[2:0]' into 'select_ln76_32_reg_103995_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31789]
INFO: [Synth 8-4471] merging register 'select_ln76_33_reg_104005_reg[2:0]' into 'select_ln76_33_reg_104005_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31790]
INFO: [Synth 8-4471] merging register 'select_ln76_29_reg_103965_reg[2:0]' into 'select_ln76_29_reg_103965_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31785]
INFO: [Synth 8-4471] merging register 'select_ln76_30_reg_103975_reg[2:0]' into 'select_ln76_30_reg_103975_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31787]
INFO: [Synth 8-4471] merging register 'select_ln76_30_reg_103975_reg[2:0]' into 'select_ln76_30_reg_103975_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31787]
INFO: [Synth 8-4471] merging register 'select_ln76_29_reg_103965_reg[2:0]' into 'select_ln76_29_reg_103965_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31785]
INFO: [Synth 8-4471] merging register 'select_ln76_28_reg_103955_reg[2:0]' into 'select_ln76_28_reg_103955_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31784]
INFO: [Synth 8-4471] merging register 'select_ln76_26_reg_103935_reg[2:0]' into 'select_ln76_26_reg_103935_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31782]
INFO: [Synth 8-4471] merging register 'select_ln76_27_reg_103945_reg[2:0]' into 'select_ln76_27_reg_103945_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31783]
INFO: [Synth 8-4471] merging register 'select_ln76_35_reg_104025_reg[2:0]' into 'select_ln76_35_reg_104025_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31792]
INFO: [Synth 8-4471] merging register 'select_ln76_95_reg_104625_reg[2:0]' into 'select_ln76_95_reg_104625_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31858]
INFO: [Synth 8-4471] merging register 'select_ln76_41_reg_104085_reg[2:0]' into 'select_ln76_41_reg_104085_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31799]
INFO: [Synth 8-4471] merging register 'select_ln76_94_reg_104615_reg[2:0]' into 'select_ln76_94_reg_104615_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31857]
INFO: [Synth 8-4471] merging register 'select_ln76_92_reg_104595_reg[2:0]' into 'select_ln76_92_reg_104595_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s.v:31855]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7155] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7156] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7157] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7158] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7159] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7160] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7161] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7162] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7163] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7164] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7165] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7166] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7168] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7170] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7171] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7172] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7173] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7174] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7175] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7176] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7177] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7178] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7179] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7183] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7130] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7132] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7133] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7141] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7145] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7146] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7147] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7148] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7150] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7151] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7152] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7153] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[7154] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6420] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6421] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6422] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6423] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6424] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6425] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6426] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6427] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6428] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6430] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6431] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6432] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6465] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6466] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6467] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6468] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6469] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6471] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6472] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6473] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6476] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6477] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6478] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6490] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6491] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6492] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6493] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6494] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6496] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6497] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6480] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6481] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6482] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6483] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6484] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6485] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6486] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6487] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6488] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6489] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w11_V_U/dense_wrapper_ap_fixed_ap_fixed_12_6_5_3_0_config11_s_w11_V_rom_U/q0_reg[6406] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_0_V_reg_2140_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_0_V_reg_2140_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U896/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_1_V_reg_2146_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_1_V_reg_2146_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U903/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_2_V_reg_2152_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_2_V_reg_2152_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U897/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_3_V_reg_2158_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_3_V_reg_2158_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U900/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_4_V_reg_2195_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_4_V_reg_2195_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U898/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_5_V_reg_2201_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_5_V_reg_2201_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U902/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_6_V_reg_2207_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_6_V_reg_2207_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U899/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_7_V_reg_2179_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_7_V_reg_2179_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U901/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_8_V_reg_2213_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_8_V_reg_2213_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U904/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: Generating DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg, operation Mode is: (A''*B'')'.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_9_V_reg_2219_pp0_iter8_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/exp_res_9_V_reg_2219_pp0_iter9_reg_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/invert_table2_U/softmax_stable_array_array_softmax_config13_s_invert_table2_rom_U/q0_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/inv_exp_sum_V_reg_2240_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: register grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
DSP Report: operator grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/tmp_product is absorbed into DSP grp_softmax_stable_array_array_softmax_config13_s_fu_58/myproject_axi_mul_12s_12s_24_2_1_U905/myproject_axi_mul_12s_12s_24_2_1_MulnS_0_U/p_reg.
INFO: [Synth 8-4471] merging register 'call_ret_shift_line_buffer_array_ap_fixed_16u_config6_s_fu_8892/line_buffer_Array_V_0_7_U/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core_U/ShiftRegMem_reg[0][2:0]' into 'call_ret_shift_line_buffer_array_ap_fixed_16u_config6_s_fu_8892/kernel_data_V_135_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:40]
INFO: [Synth 8-4471] merging register 'call_ret_shift_line_buffer_array_ap_fixed_16u_config6_s_fu_8892/line_buffer_Array_V_1337_8_U/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde_core_U/ShiftRegMem_reg[0][2:0]' into 'call_ret_shift_line_buffer_array_ap_fixed_16u_config6_s_fu_8892/kernel_data_V_88_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/shift_line_buffer_array_ap_fixed_16u_config6_s_line_buffetde.v:40]
INFO: [Synth 8-4471] merging register 'kernel_data_V_109_reg[2:0]' into 'kernel_data_V_109_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5038]
INFO: [Synth 8-4471] merging register 'kernel_data_V_66_ret_reg_26413_reg[2:0]' into 'kernel_data_V_66_ret_reg_26413_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5148]
INFO: [Synth 8-4471] merging register 'kernel_data_V_61_ret_reg_25991_reg[2:0]' into 'kernel_data_V_61_ret_reg_25991_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5140]
INFO: [Synth 8-4471] merging register 'kernel_data_V_75_ret_reg_26473_reg[2:0]' into 'kernel_data_V_75_ret_reg_26473_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5162]
INFO: [Synth 8-4471] merging register 'kernel_data_V_37_ret_reg_26323_reg[2:0]' into 'kernel_data_V_37_ret_reg_26323_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5111]
INFO: [Synth 8-4471] merging register 'kernel_data_V_133_reg[2:0]' into 'kernel_data_V_133_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5062]
INFO: [Synth 8-4471] merging register 'kernel_data_V_116_reg[2:0]' into 'kernel_data_V_116_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5045]
INFO: [Synth 8-4471] merging register 'kernel_data_V_81_ret_reg_26520_reg[2:0]' into 'kernel_data_V_81_ret_reg_26520_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5173]
INFO: [Synth 8-4471] merging register 'kernel_data_V_126_reg[2:0]' into 'kernel_data_V_126_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5055]
INFO: [Synth 8-4471] merging register 'kernel_data_V_140_reg[2:0]' into 'kernel_data_V_140_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5069]
INFO: [Synth 8-4471] merging register 'kernel_data_V_141_reg[2:0]' into 'kernel_data_V_141_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5070]
INFO: [Synth 8-4471] merging register 'kernel_data_V_43_ret_reg_26361_reg[2:0]' into 'kernel_data_V_43_ret_reg_26361_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5121]
INFO: [Synth 8-4471] merging register 'kernel_data_V_33_ret_reg_26297_reg[2:0]' into 'kernel_data_V_33_ret_reg_26297_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5105]
INFO: [Synth 8-4471] merging register 'kernel_data_V_14_ret_reg_26081_reg[2:0]' into 'kernel_data_V_14_ret_reg_26081_reg[2:0]' [/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.srcs/my_rm/bd/bd/ip/ulp_krnl_rtl_1_0/src/myproject_axi_0/hdl/verilog/conv_2d_cl_array_array_ap_fixed_16u_config6_s.v:5072]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[2] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[1] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_V_data_6_V_dout[0] in module conv_2d_cl_array_array_ap_fixed_16u_config6_s is either unconnected or has no load
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB0/layer3_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB0/layer3_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB0/layer3_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB0/layer3_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject__GCB0/layer3_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "myproject__GCB0/layer3_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2051_reg_26813_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2018_reg_26783_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_334_V_reg_26623_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_33_reg_26618_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2076_reg_26833_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2070_reg_26828_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_1_reg_26572_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_89_V_reg_26567_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_1_reg_26572_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_89_V_reg_26567_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2018_reg_26783_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2011_reg_26768_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_1_reg_26572_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2012_reg_26557_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2060_reg_26823_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2046_reg_26628_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2060_reg_26823_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2046_reg_26628_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_1_reg_26532_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2007_reg_26753_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2115_reg_26868_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_400_V_reg_26649_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln203_5_reg_26588_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_18_reg_26593_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_89_V_reg_26567_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_14_reg_26562_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_89_V_reg_26567_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2012_reg_26557_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2011_reg_26768_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2001_reg_26537_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_7_reg_26547_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_6_reg_26542_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2007_reg_26753_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2013_reg_26778_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_597_V_reg_26679_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_596_V_reg_8843_reg[-1111111110]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_400_V_reg_26649_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_40_reg_26654_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_7_reg_26644_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2049_reg_26633_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_7_reg_26644_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2049_reg_26633_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_14_reg_26562_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2012_reg_26557_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2019_reg_26582_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_16_reg_26577_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_75_reg_26689_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_701_V_reg_8847_reg[-1111111110]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\call_ret_shift_line_buffer_array_ap_fixed_16u_config6_s_fu_8892/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_18_reg_26593_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2039_reg_26803_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_89_load_1_reg_27101_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln728_2031_reg_27107_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_89_load_1_reg_27101_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln728_2031_reg_27107_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_89_load_1_reg_27101_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln728_2031_reg_27107_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_11_reg_26903_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2128_reg_27336_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2173_reg_27411_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_990_V_reg_27009_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln728_2031_reg_27107_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1434_V_reg_27112_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln728_2031_reg_27107_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1434_V_reg_27112_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_140_load_1_reg_26738_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2250_V_reg_8883_reg[-1111111110]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_140_load_1_reg_26738_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2250_V_reg_8883_reg[-1111111109]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln203_258_reg_27139_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_105_load_reg_27131_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln203_258_reg_27139_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_105_load_reg_27131_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln203_258_reg_27139_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_105_load_reg_27131_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2143_reg_27366_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2130_reg_27341_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2143_reg_27366_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2130_reg_27341_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2145_reg_27371_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_17_reg_26928_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_59_reg_26908_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2197_reg_27456_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2140_reg_27361_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2163_reg_27391_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2033_reg_26793_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2033_reg_26793_reg[1] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2163_reg_27391_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_80_reg_26933_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_95_reg_26968_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2291_reg_27541_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1004_V_reg_27014_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_125_reg_27029_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1004_V_reg_27014_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_121_reg_27019_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_149_reg_27074_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2306_reg_27546_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_118_reg_27004_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_990_V_reg_27009_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2197_reg_27456_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2152_reg_27376_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1285_V_reg_27084_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_155_reg_27089_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_921_V_reg_26988_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_107_reg_26983_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2049_reg_26633_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_38_reg_26638_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_227_reg_27158_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_114_load_1_reg_27150_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_250_reg_27178_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_128_load_1_reg_27172_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln728_85_reg_27034_reg[4]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln728_85_reg_27034_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2389_reg_27556_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/shl_ln1118_118_reg_27125_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_776_V_reg_26958_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2126_reg_27331_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_117_reg_26999_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_990_V_reg_27009_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2209_reg_27481_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2291_reg_27541_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1862_V_reg_8871_reg[-1111111110]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_116_load_1_reg_26717_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1862_V_reg_8871_reg[-1111111109]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_116_load_1_reg_26717_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_121_reg_27019_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_125_reg_27029_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2229_reg_27511_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_990_V_reg_27009_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2229_reg_27511_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_990_V_reg_27009_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2126_reg_27331_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2176_reg_27416_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_86_reg_26948_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_19_reg_26953_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1236_V_reg_27064_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2306_reg_27546_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1204_V_reg_8859_reg[-1111111110]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_141_reg_26704_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_740_V_reg_26943_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_19_reg_26953_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_740_V_reg_26943_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln1118_19_reg_26953_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_98_reg_26973_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2131_reg_27346_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_147_reg_27069_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2306_reg_27546_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2438_reg_28292_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2353_reg_28167_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2442_reg_28302_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_201_reg_27680_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2431_reg_28277_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2431_reg_28277_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2431_reg_28277_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2431_reg_28277_reg[3] )
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1714_V_reg_27725_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_107_load_reg_27720_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1714_V_reg_27725_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_107_load_reg_27720_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_236_reg_27777_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_120_load_1_reg_27771_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_107_load_reg_27720_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_217_reg_27730_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1714_V_reg_27725_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_107_load_reg_27720_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_125_reg_27029_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_123_reg_27024_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2465_reg_28312_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2297_reg_28072_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2269_V_reg_8887_reg[-1111111110]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_141_load_1_reg_26743_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2269_V_reg_8887_reg[-1111111109]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_141_load_1_reg_26743_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2350_reg_28162_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2249_reg_27992_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln1118_2255_reg_27685_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2254_reg_28002_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2249_reg_27992_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_177_reg_27629_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln203_335_reg_27819_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2052_V_reg_27814_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_177_reg_27629_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_178_reg_27634_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1499_V_reg_27639_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_180_reg_27644_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1499_V_reg_27639_reg[3]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_180_reg_27644_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2278_reg_28042_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sext_ln728_92_reg_27586_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_2026_V_reg_8875_reg[-1111111110]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_126_load_1_reg_26724_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_106_load_reg_27710_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1698_V_reg_27715_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_106_load_reg_27710_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1698_V_reg_27715_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/kernel_data_V_106_load_reg_27710_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/mult_1698_V_reg_27715_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2291_reg_27541_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_94_reg_26963_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2291_reg_27541_reg[2]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_94_reg_26963_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2294_reg_28062_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2326_reg_28122_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2297_reg_28072_reg[1]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/add_ln703_2339_reg_28142_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_211_reg_27700_reg[0]' (FDE) to 'conv_2d_cl_array_array_ap_fixed_16u_config6_U0/sub_ln1118_212_reg_27705_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\sub_ln1118_7_reg_26547_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\sext_ln1118_2001_reg_26537_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\sext_ln1118_2001_reg_26537_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\sext_ln1118_2001_reg_26537_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\mult_238_V_reg_8835_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\sub_ln1118_7_reg_26547_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\softmax_array_array_ap_fixed_10u_softmax_config13_U0/grp_softmax_stable_array_array_softmax_config13_s_fu_58/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (conv_2d_cl_array_array_ap_fixed_16u_config6_U0/\add_ln703_2009_reg_26758_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer7_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer7_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer6_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer6_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer4_out_V_data_15_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 3 for RAM "layer4_out_V_data_15_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_6_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_6_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer3_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer3_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_14_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_14_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_13_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_13_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 2 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_12_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer2_out_V_data_12_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_11_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_11_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_10_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_10_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 3 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 9 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_9_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "layer2_out_V_data_9_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_8_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_8_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_7_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_7_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_5_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_5_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_4_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_4_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 12 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 2 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 10 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 10 for RAM "layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5784] Optimized 4 bits of RAM "mem_reg" due to constant propagation. Old ram width 12 bits, new ram width 8 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "layer2_out_V_data_0_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:14 ; elapsed = 00:10:32 . Memory (MB): peak = 4445.691 ; gain = 1489.438 ; free physical = 4514 ; free virtual = 7585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:42 ; elapsed = 00:11:14 . Memory (MB): peak = 4445.691 ; gain = 1489.438 ; free physical = 4022 ; free virtual = 7188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:23 ; elapsed = 00:11:56 . Memory (MB): peak = 4445.691 ; gain = 1489.438 ; free physical = 3970 ; free virtual = 7129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer7_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_10/layer6_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_11/layer4_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/insti_1_13/in_local_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_9/inst/myproject_U0/layer3_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_9/inst/myproject_U0/layer3_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_9/inst/myproject_U0/layer3_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_9/inst/myproject_U0/grp_softmax_stable_array_array_softmax_config13_s_fu_58/y_V_10_reg_2230_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/myproject_U0i_1_12/inst/myproject_U0/layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:59 ; elapsed = 00:13:12 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3419 ; free virtual = 6610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer3_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer3_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer3_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/grp_softmax_stable_array_array_softmax_config13_s_fu_58/y_V_10_reg_2230_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_4_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer6_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_15_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_14_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_13_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_12_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_11_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_10_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_9_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_8_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_7_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_6_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/layer7_out_V_data_5_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:08 ; elapsed = 00:13:22 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3372 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:09 ; elapsed = 00:13:22 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3372 ; free virtual = 6618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:17 ; elapsed = 00:13:30 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3353 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:17 ; elapsed = 00:13:30 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3353 ; free virtual = 6599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:18 ; elapsed = 00:13:32 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3350 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:18 ; elapsed = 00:13:32 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3350 ; free virtual = 6596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  2443|
|2     |DSP_ALU         |    10|
|3     |DSP_A_B_DATA    |    10|
|4     |DSP_C_DATA      |    10|
|5     |DSP_MULTIPLIER  |    10|
|6     |DSP_M_DATA      |    10|
|7     |DSP_OUTPUT      |    10|
|8     |DSP_PREADD      |    10|
|9     |DSP_PREADD_DATA |    10|
|10    |LUT1            |  1065|
|11    |LUT2            |  8275|
|12    |LUT3            |  5588|
|13    |LUT4            |  4839|
|14    |LUT5            |  4804|
|15    |LUT6            |  6047|
|16    |MUXCY           |     4|
|17    |MUXF7           |   247|
|18    |MUXF8           |    62|
|19    |RAMB18E2        |    83|
|23    |RAMB36E2        |     1|
|24    |SRL16E          |   253|
|25    |SRLC32E         |   386|
|26    |FDRE            | 28548|
|27    |FDSE            |   690|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:18 ; elapsed = 00:13:32 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 3350 ; free virtual = 6596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:12:15 ; elapsed = 00:13:20 . Memory (MB): peak = 4453.695 ; gain = 1489.438 ; free physical = 5846 ; free virtual = 9092
Synthesis Optimization Complete : Time (s): cpu = 00:12:27 ; elapsed = 00:13:34 . Memory (MB): peak = 4453.695 ; gain = 1497.441 ; free physical = 5874 ; free virtual = 9093
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 4453.695 ; gain = 0.000 ; free physical = 5850 ; free virtual = 9069
INFO: [Netlist 29-17] Analyzing 2766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/q4_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/q6_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/inst_krnl_rtl_int/MNIST_CNN/inst/myproject_U0/q8_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4453.695 ; gain = 0.000 ; free physical = 5795 ; free virtual = 9013
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  (CARRY4) => CARRY8: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
860 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:54 ; elapsed = 00:14:12 . Memory (MB): peak = 4453.695 ; gain = 2320.801 ; free physical = 6005 ; free virtual = 9224
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/ulp_krnl_rtl_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4453.695 ; gain = 0.000 ; free physical = 5997 ; free virtual = 9224
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_krnl_rtl_1_0, cache-ID = 5088e6bbf1d75840
INFO: [Coretcl 2-1174] Renamed 489 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_CNN/hls4ml_alveo_prj/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/ulp_krnl_rtl_1_0_synth_1/ulp_krnl_rtl_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4453.695 ; gain = 0.000 ; free physical = 5942 ; free virtual = 9223
INFO: [runtcl-4] Executing : report_utilization -file ulp_krnl_rtl_1_0_utilization_synth.rpt -pb ulp_krnl_rtl_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 15 18:53:56 2022...
