/ {
	amba_pl: amba_pl {
		ranges;
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		firmware-name = "mrmac_subsys_wrapper.pdi";
		misc_clk_4: misc_clk_4 {
			compatible = "fixed-clock";
			clock-frequency = <100000000>;
			#clock-cells = <0>;
		};
		misc_clk_5: misc_clk_5 {
			compatible = "fixed-clock";
			clock-frequency = <99999908>;
			#clock-cells = <0>;
		};
		misc_clk_2: misc_clk_2 {
			compatible = "fixed-clock";
			clock-frequency = <644531000>;
			#clock-cells = <0>;
		};
		misc_clk_1: misc_clk_1 {
			compatible = "fixed-clock";
			clock-frequency = <322265625>;
			#clock-cells = <0>;
		};
		DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_0_axi_mcdma_0: axi_mcdma@a4020000 {
			xlnx,group1-s2mm = <0000000000000001>;
			xlnx,mm2s-scheduler = <2>;
			xlnx,dlytmr-resolution = <125>;
			xlnx,group4-mm2s = <0000000000000000>;
			xlnx,num-s2mm-channels = <1>;
			xlnx,sg-length-width = <14>;
			xlnx,tst-vec = <0>;
			xlnx,ip-name = "axi_mcdma";
			reg = <0x0 0xa4020000 0x0 0x10000>;
			xlnx,group1-mm2s = <0000000000000001>;
			xlnx,m-axis-mm2s-tdata-width = <64>;
			xlnx,sg-use-stsapp-length = <0>;
			xlnx,s2mm-burst-size = <256>;
			xlnx,num-mm2s-channels = <1>;
			xlnx,group6-s2mm = <0000000000000000>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			xlnx,enable-single-intr = <0>;
			xlnx,enable-multi-intr = <1>;
			compatible = "xlnx,axi-mcdma-1.2" , "xlnx,axi-mcdma-1.00.a";
			xlnx,group3-s2mm = <0000000000000000>;
			xlnx,mm2s-burst-size = <256>;
			interrupt-parent = <&imux>;
			xlnx,enable-multi-ch-reset = <0>;
			xlnx,group6-mm2s = <0000000000000000>;
			xlnx,include-s2mm-dre = <1>;
			xlnx,group3-mm2s = <0000000000000000>;
			xlnx,m-axi-s2mm-data-width = <64>;
			xlnx,support-cyclic-bd = <0>;
			status = "okay";
			xlnx,include-mm2s-dre = <1>;
			xlnx,name = "DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_0_axi_mcdma_0";
			interrupts = < 0 88 4 0 91 4 >;
			xlnx,m-axi-mm2s-data-width = <64>;
			xlnx,ethernet-dma = <0>;
			xlnx,group5-s2mm = <0000000000000000>;
			xlnx,include-s2mm-sf = <1>;
			xlnx,addr-width = <32>;
			xlnx,include-s2mm = <1>;
			xlnx,single-interface = <0>;
			clocks = <&misc_clk_0>, <&versal_clk 65>;
			xlnx,s-axis-s2mm-tdata-width = <64>;
			xlnx,addrwidth = <0x20>;
			xlnx,group2-s2mm = <0000000000000000>;
			xlnx,include-dre;
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,group5-mm2s = <0000000000000000>;
			xlnx,include-mm2s-sf = <1>;
			clock-names = "s_axi_aclk" , "s_axi_lite_aclk";
			xlnx,include-mm2s = <1>;
			xlnx,s2mm-data-width = <0x40>;
			xlnx,group2-mm2s = <0000000000000000>;
			xlnx,prmry-is-aclk-async = <0>;
			#dma-cells = <1>;
			xlnx,sg-include-stscntrl-strm = <1>;
			xlnx,mm2s-data-width = <0x40>;
			xlnx,group4-s2mm = <0000000000000000>;
			dma_channel_a4020000: dma-channel@a4020000 {
				interrupt-parent = <&imux>;
				interrupts = < 0 88 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x0>;
				compatible = "xlnx,axi-dma-mm2s-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
			dma_channel_a4020030: dma-channel@a4020030 {
				interrupt-parent = <&imux>;
				interrupts = < 0 91 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x0>;
				compatible = "xlnx,axi-dma-s2mm-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
		};
		DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_1_axi_mcdma_0: axi_mcdma@a4030000 {
			xlnx,group1-s2mm = <0000000000000001>;
			xlnx,mm2s-scheduler = <2>;
			xlnx,dlytmr-resolution = <125>;
			xlnx,group4-mm2s = <0000000000000000>;
			xlnx,num-s2mm-channels = <1>;
			xlnx,sg-length-width = <14>;
			xlnx,tst-vec = <0>;
			xlnx,ip-name = "axi_mcdma";
			reg = <0x0 0xa4030000 0x0 0x10000>;
			xlnx,group1-mm2s = <0000000000000001>;
			xlnx,m-axis-mm2s-tdata-width = <64>;
			xlnx,sg-use-stsapp-length = <0>;
			xlnx,s2mm-burst-size = <256>;
			xlnx,num-mm2s-channels = <1>;
			xlnx,group6-s2mm = <0000000000000000>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			xlnx,enable-single-intr = <0>;
			xlnx,enable-multi-intr = <1>;
			compatible = "xlnx,axi-mcdma-1.2" , "xlnx,axi-mcdma-1.00.a";
			xlnx,group3-s2mm = <0000000000000000>;
			xlnx,mm2s-burst-size = <256>;
			interrupt-parent = <&imux>;
			xlnx,enable-multi-ch-reset = <0>;
			xlnx,group6-mm2s = <0000000000000000>;
			xlnx,include-s2mm-dre = <1>;
			xlnx,group3-mm2s = <0000000000000000>;
			xlnx,m-axi-s2mm-data-width = <64>;
			xlnx,support-cyclic-bd = <0>;
			status = "okay";
			xlnx,include-mm2s-dre = <1>;
			xlnx,name = "DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_1_axi_mcdma_0";
			interrupts = < 0 89 4 0 93 4 >;
			xlnx,m-axi-mm2s-data-width = <64>;
			xlnx,ethernet-dma = <0>;
			xlnx,group5-s2mm = <0000000000000000>;
			xlnx,include-s2mm-sf = <1>;
			xlnx,addr-width = <32>;
			xlnx,include-s2mm = <1>;
			xlnx,single-interface = <0>;
			clocks = <&misc_clk_0>, <&versal_clk 65>;
			xlnx,s-axis-s2mm-tdata-width = <64>;
			xlnx,addrwidth = <0x20>;
			xlnx,group2-s2mm = <0000000000000000>;
			xlnx,include-dre;
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,group5-mm2s = <0000000000000000>;
			xlnx,include-mm2s-sf = <1>;
			clock-names = "s_axi_aclk" , "s_axi_lite_aclk";
			xlnx,include-mm2s = <1>;
			xlnx,s2mm-data-width = <0x40>;
			xlnx,group2-mm2s = <0000000000000000>;
			xlnx,prmry-is-aclk-async = <0>;
			#dma-cells = <1>;
			xlnx,sg-include-stscntrl-strm = <1>;
			xlnx,mm2s-data-width = <0x40>;
			xlnx,group4-s2mm = <0000000000000000>;
			dma_channel_a4030000: dma-channel@a4030000 {
				interrupt-parent = <&imux>;
				interrupts = < 0 89 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x1>;
				compatible = "xlnx,axi-dma-mm2s-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
			dma_channel_a4030030: dma-channel@a4030030 {
				interrupt-parent = <&imux>;
				interrupts = < 0 93 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x1>;
				compatible = "xlnx,axi-dma-s2mm-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
		};
		DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_2_axi_mcdma_0: axi_mcdma@a4040000 {
			xlnx,group1-s2mm = <0000000000000001>;
			xlnx,mm2s-scheduler = <2>;
			xlnx,dlytmr-resolution = <125>;
			xlnx,group4-mm2s = <0000000000000000>;
			xlnx,num-s2mm-channels = <1>;
			xlnx,sg-length-width = <14>;
			xlnx,tst-vec = <0>;
			xlnx,ip-name = "axi_mcdma";
			reg = <0x0 0xa4040000 0x0 0x10000>;
			xlnx,group1-mm2s = <0000000000000001>;
			xlnx,m-axis-mm2s-tdata-width = <64>;
			xlnx,sg-use-stsapp-length = <0>;
			xlnx,s2mm-burst-size = <256>;
			xlnx,num-mm2s-channels = <1>;
			xlnx,group6-s2mm = <0000000000000000>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			xlnx,enable-single-intr = <0>;
			xlnx,enable-multi-intr = <1>;
			compatible = "xlnx,axi-mcdma-1.2" , "xlnx,axi-mcdma-1.00.a";
			xlnx,group3-s2mm = <0000000000000000>;
			xlnx,mm2s-burst-size = <256>;
			interrupt-parent = <&imux>;
			xlnx,enable-multi-ch-reset = <0>;
			xlnx,group6-mm2s = <0000000000000000>;
			xlnx,include-s2mm-dre = <1>;
			xlnx,group3-mm2s = <0000000000000000>;
			xlnx,m-axi-s2mm-data-width = <64>;
			xlnx,support-cyclic-bd = <0>;
			status = "okay";
			xlnx,include-mm2s-dre = <1>;
			xlnx,name = "DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_2_axi_mcdma_0";
			interrupts = < 0 90 4 0 94 4 >;
			xlnx,m-axi-mm2s-data-width = <64>;
			xlnx,ethernet-dma = <0>;
			xlnx,group5-s2mm = <0000000000000000>;
			xlnx,include-s2mm-sf = <1>;
			xlnx,addr-width = <32>;
			xlnx,include-s2mm = <1>;
			xlnx,single-interface = <0>;
			clocks = <&misc_clk_0>, <&versal_clk 65>;
			xlnx,s-axis-s2mm-tdata-width = <64>;
			xlnx,addrwidth = <0x20>;
			xlnx,group2-s2mm = <0000000000000000>;
			xlnx,include-dre;
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,group5-mm2s = <0000000000000000>;
			xlnx,include-mm2s-sf = <1>;
			clock-names = "s_axi_aclk" , "s_axi_lite_aclk";
			xlnx,include-mm2s = <1>;
			xlnx,s2mm-data-width = <0x40>;
			xlnx,group2-mm2s = <0000000000000000>;
			xlnx,prmry-is-aclk-async = <0>;
			#dma-cells = <1>;
			xlnx,sg-include-stscntrl-strm = <1>;
			xlnx,mm2s-data-width = <0x40>;
			xlnx,group4-s2mm = <0000000000000000>;
			dma_channel_a4040000: dma-channel@a4040000 {
				interrupt-parent = <&imux>;
				interrupts = < 0 90 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x2>;
				compatible = "xlnx,axi-dma-mm2s-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
			dma_channel_a4040030: dma-channel@a4040030 {
				interrupt-parent = <&imux>;
				interrupts = < 0 94 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x2>;
				compatible = "xlnx,axi-dma-s2mm-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
		};
		DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_3_axi_mcdma_0: axi_mcdma@a4050000 {
			xlnx,group1-s2mm = <0000000000000001>;
			xlnx,mm2s-scheduler = <2>;
			xlnx,dlytmr-resolution = <125>;
			xlnx,group4-mm2s = <0000000000000000>;
			xlnx,num-s2mm-channels = <1>;
			xlnx,sg-length-width = <14>;
			xlnx,tst-vec = <0>;
			xlnx,ip-name = "axi_mcdma";
			reg = <0x0 0xa4050000 0x0 0x10000>;
			xlnx,group1-mm2s = <0000000000000001>;
			xlnx,m-axis-mm2s-tdata-width = <64>;
			xlnx,sg-use-stsapp-length = <0>;
			xlnx,s2mm-burst-size = <256>;
			xlnx,num-mm2s-channels = <1>;
			xlnx,group6-s2mm = <0000000000000000>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			xlnx,enable-single-intr = <0>;
			xlnx,enable-multi-intr = <1>;
			compatible = "xlnx,axi-mcdma-1.2" , "xlnx,axi-mcdma-1.00.a";
			xlnx,group3-s2mm = <0000000000000000>;
			xlnx,mm2s-burst-size = <256>;
			interrupt-parent = <&imux>;
			xlnx,enable-multi-ch-reset = <0>;
			xlnx,group6-mm2s = <0000000000000000>;
			xlnx,include-s2mm-dre = <1>;
			xlnx,group3-mm2s = <0000000000000000>;
			xlnx,m-axi-s2mm-data-width = <64>;
			xlnx,support-cyclic-bd = <0>;
			status = "okay";
			xlnx,include-mm2s-dre = <1>;
			xlnx,name = "DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_3_axi_mcdma_0";
			interrupts = < 0 92 4 0 95 4 >;
			xlnx,m-axi-mm2s-data-width = <64>;
			xlnx,ethernet-dma = <0>;
			xlnx,group5-s2mm = <0000000000000000>;
			xlnx,include-s2mm-sf = <1>;
			xlnx,addr-width = <32>;
			xlnx,include-s2mm = <1>;
			xlnx,single-interface = <0>;
			clocks = <&misc_clk_0>, <&versal_clk 65>;
			xlnx,s-axis-s2mm-tdata-width = <64>;
			xlnx,addrwidth = <0x20>;
			xlnx,group2-s2mm = <0000000000000000>;
			xlnx,include-dre;
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,group5-mm2s = <0000000000000000>;
			xlnx,include-mm2s-sf = <1>;
			clock-names = "s_axi_aclk" , "s_axi_lite_aclk";
			xlnx,include-mm2s = <1>;
			xlnx,s2mm-data-width = <0x40>;
			xlnx,group2-mm2s = <0000000000000000>;
			xlnx,prmry-is-aclk-async = <0>;
			#dma-cells = <1>;
			xlnx,sg-include-stscntrl-strm = <1>;
			xlnx,mm2s-data-width = <0x40>;
			xlnx,group4-s2mm = <0000000000000000>;
			dma_channel_a4050000: dma-channel@a4050000 {
				interrupt-parent = <&imux>;
				interrupts = < 0 92 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x3>;
				compatible = "xlnx,axi-dma-mm2s-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
			dma_channel_a4050030: dma-channel@a4050030 {
				interrupt-parent = <&imux>;
				interrupts = < 0 95 4 >;
				xlnx,datawidth = <0x40>;
				xlnx,device-id = <0x3>;
				compatible = "xlnx,axi-dma-s2mm-channel";
				xlnx,include-dre;
				dma-channels = <0x1>;
			};
		};
		DATAPATH_MCDMA_HIER_axi_gpio_0: gpio@a4060000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <4>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <0>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa4060000 0x0 0x10000>;
			xlnx,all-inputs-2 = <0>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <0>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <32>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "DATAPATH_MCDMA_HIER_axi_gpio_0";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0: gpio@a4070000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <32>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <1>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa4070000 0x0 0x10000>;
			xlnx,all-inputs-2 = <0>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <1>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <3>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_1: gpio@a4080000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <32>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <1>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa4080000 0x0 0x10000>;
			xlnx,all-inputs-2 = <0>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <1>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <3>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_1";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_2: gpio@a4090000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <32>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <1>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa4090000 0x0 0x10000>;
			xlnx,all-inputs-2 = <0>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <1>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <3>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_2";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_3: gpio@a40a0000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <32>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <1>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa40a0000 0x0 0x10000>;
			xlnx,all-inputs-2 = <0>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <1>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <3>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_3";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_axi_gpio_gt_reset_mask: gpio@a40b0000 {
			xlnx,gpio-board-interface = "Custom";
			compatible = "xlnx,axi-gpio-2.0" , "xlnx,xps-gpio-1.00.a";
			xlnx,all-outputs = <1>;
			#gpio-cells = <2>;
			xlnx,gpio-width = <32>;
			xlnx,dout-default = <0x0>;
			xlnx,is-dual = <1>;
			xlnx,ip-name = "axi_gpio";
			xlnx,tri-default-2 = <0xffffffff>;
			reg = <0x0 0xa40b0000 0x0 0x10000>;
			xlnx,all-inputs-2 = <1>;
			clocks = <&versal_clk 65>;
			xlnx,all-outputs-2 = <0>;
			gpio-controller;
			xlnx,interrupt-present = <0>;
			xlnx,gpio2-board-interface = "Custom";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,dout-default-2 = <0x0>;
			status = "okay";
			xlnx,gpio2-width = <8>;
			clock-names = "s_axi_aclk";
			xlnx,tri-default = <0xffffffff>;
			xlnx,name = "GT_WRAPPER_axi_gpio_gt_reset_mask";
			xlnx,all-inputs = <0>;
		};
		GT_WRAPPER_gt_quad_base: gt_quad_base@a4000000 {
			xlnx,prot7-lr5-settings = "NA , NA";
			xlnx,egw-is-quad = <1>;
			xlnx,prot2-lr7-settings = "NA , NA";
			reg = <0x0 0xa4000000 0x0 0x10000>;
			xlnx,prot2-lr0-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 25.78125 , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 80 , TX_INT_DATA_WIDTH , 80 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 25.78125 , RX_PLL_TYPE , LCPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 80 , RX_INT_DATA_WIDTH , 80 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 0000000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 0000000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 0000000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 0000000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 0000000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 0000000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 0000000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 0000000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 0000000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 0000000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 0000000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 0000000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 0000000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 0000000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 0000000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 0000000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 10 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot-dual-occupied = "PROT0 , DUAL0 , PROT1 , DUAL0 , PROT2 , DUAL1 , PROT3 , DUAL1";
			xlnx,prot0-no-of-tx-lanes = <4>;
			xlnx,lane-sel-dict = "PROT0 , RX0 TX0 , PROT1 , RX1 TX1 , PROT2 , RX2 TX2 , PROT3 , RX3 TX3";
			xlnx,prot0-lr14-settings = "NA , NA";
			xlnx,prot5-lr8-settings = "NA , NA";
			xlnx,prot3-lr12-settings = "NA , NA";
			xlnx,prot5-lr1-settings = "NA , NA";
			xlnx,prot6-lr10-settings = "NA , NA";
			xlnx,prot5-no-of-lanes = <4>;
			xlnx,prot0-lr3-settings = "NA , NA";
			xlnx,prot7-preset = "None";
			xlnx,prot3-lr4-settings = "NA , NA";
			xlnx,example-simulation;
			xlnx,prot0-no-of-rx-lanes = <4>;
			xlnx,prot1-lr10-settings = "NA , NA";
			xlnx,prot4-lr15-settings = "NA , NA";
			xlnx,prot7-no-of-tx-lanes = <4>;
			xlnx,prot7-lr13-settings = "NA , NA";
			xlnx,prot6-lr5-settings = "NA , NA";
			xlnx,prot1-lr7-settings = "NA , NA";
			xlnx,prot1-lr0-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 25.78125 , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 80 , TX_INT_DATA_WIDTH , 80 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 25.78125 , RX_PLL_TYPE , LCPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 80 , RX_INT_DATA_WIDTH , 80 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 0000000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 0000000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 0000000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 0000000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 0000000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 0000000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 0000000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 0000000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 0000000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 0000000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 0000000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 0000000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 0000000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 0000000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 0000000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 0000000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 10 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot4-settings = "LR0_SETTINGS ,  GT_TYPE GTY GT_DIRECTION DUPLEX INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RX_64B66B_CRC false RX_RATE_GROUP A RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.25 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 0000000000 RX_CC_VAL_0_1 0000000000 RX_CC_VAL_0_2 0000000000 RX_CC_VAL_0_3 0000000000 RX_CC_VAL_1_0 0000000000 RX_CC_VAL_1_1 0000000000 RX_CC_VAL_1_2 0000000000 RX_CC_VAL_1_3 0000000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 1111111111 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 0 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_RATE_GROUP A TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.25 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_INT_DATA_WIDTH 32 TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32 , LR1_SETTINGS ,   , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,name = "GT_WRAPPER_gt_quad_base";
			xlnx,prot4-lr8-settings = "NA , NA";
			xlnx,prot5-preset = "None";
			xlnx,prot4-lr1-settings = "NA , NA";
			xlnx,prot2-lr13-settings = "NA , NA";
			xlnx,prot5-lr11-settings = "NA , NA";
			xlnx,prot7-lr9-settings = "NA , NA";
			xlnx,prot7-no-of-rx-lanes = <4>;
			xlnx,prot7-lr2-settings = "NA , NA";
			xlnx,prot1-tx-masterclk-src = "TX1";
			xlnx,ports-info-dict = "LANE_SEL_DICT , PROT0 {RX0 TX0} PROT1 {RX1 TX1} PROT2 {RX2 TX2} PROT3 {RX3 TX3} , GT_TYPE , GTY , REG_CONF_INTF , APB3_INTF , BOARD_PARAMETER , ";
			xlnx,tx1-lane-sel = "PROT1";
			xlnx,prot0-rx-masterclk-src = "RX0";
			xlnx,prot2-lr4-settings = "NA , NA";
			xlnx,prot4-no-of-lanes = <4>;
			clock-names = "GT_REFCLK0" , "GT_REFCLK1" , "apb3clk" , "ch0_rxusrclk" , "ch0_txusrclk" , "ch1_rxusrclk" , "ch1_txusrclk" , "ch2_rxusrclk" , "ch2_txusrclk" , "ch3_rxusrclk" , "ch3_txusrclk";
			xlnx,prot0-lr11-settings = "NA , NA";
			xlnx,prot3-preset = "None";
			xlnx,prot5-lr5-settings = "NA , NA";
			xlnx,lane-satisfied = "1 , ";
			xlnx,prot6-lr14-settings = "NA , NA";
			xlnx,quad-pack-success = "PASS";
			xlnx,prot0-lr7-settings = "NA , NA";
			xlnx,prot3-no-of-tx-lanes = <1>;
			xlnx,prot0-lr0-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 25.78125 , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 80 , TX_INT_DATA_WIDTH , 80 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 25.78125 , RX_PLL_TYPE , LCPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 80 , RX_INT_DATA_WIDTH , 80 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 0000000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 0000000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 0000000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 0000000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 0000000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 0000000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 0000000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 0000000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 0000000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 0000000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 0000000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 0000000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 0000000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 0000000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 0000000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 0000000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 10 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,refclk-list = "/CLK_IN_D_clk_p[0] , /CLK_IN_D_clk_p[0]";
			xlnx,prot3-lr8-settings = "NA , NA";
			xlnx,prot3-tx-masterclk-src = "TX3";
			xlnx,prot3-lr1-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 10.3125 , TX_PLL_TYPE , RPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 32 , TX_INT_DATA_WIDTH , 32 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , RPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 10.3125 , RX_PLL_TYPE , RPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 32 , RX_INT_DATA_WIDTH , 32 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , RPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 00000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 00000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 00000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 00000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 00000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 00000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 00000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 00000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 00000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 00000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 00000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 00000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 00000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 00000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 00000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 00000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 6.1862627 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot1-lr14-settings = "NA , NA";
			xlnx,prot6-lr9-settings = "NA , NA";
			xlnx,prot4-lr12-settings = "NA , NA";
			xlnx,prot7-lr10-settings = "NA , NA";
			xlnx,prot1-preset = "None";
			xlnx,prot2-rx-masterclk-src = "RX2";
			xlnx,prot6-lr2-settings = "NA , NA";
			xlnx,refclk-sel = "HSCLK0_LCPLLGTREFCLK0 , refclk_PROT0_R0_PROT1_R0_322.265625_MHz_unique1 , HSCLK0_RPLLGTREFCLK0 , refclk_PROT0_R0_PROT1_R0_322.265625_MHz_unique1 , HSCLK1_LCPLLGTREFCLK0 , refclk_PROT2_R0_PROT3_R0_322.265625_MHz_unique1 , HSCLK1_RPLLGTREFCLK0 , refclk_PROT2_R0_PROT3_R0_322.265625_MHz_unique1";
			xlnx,channel-ordering = "/GT_WRAPPER/gt_quad_base/TX0_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_0./mrmac_0_core/gt_tx_serdes_interface_0.0 , /GT_WRAPPER/gt_quad_base/TX1_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_1./mrmac_0_core/gt_tx_serdes_interface_1.1 , /GT_WRAPPER/gt_quad_base/TX2_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_2./mrmac_0_core/gt_tx_serdes_interface_2.2 , /GT_WRAPPER/gt_quad_base/TX3_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_3./mrmac_0_core/gt_tx_serdes_interface_3.3 , /GT_WRAPPER/gt_quad_base/RX0_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_0./mrmac_0_core/gt_rx_serdes_interface_0.0 , /GT_WRAPPER/gt_quad_base/RX1_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_1./mrmac_0_core/gt_rx_serdes_interface_1.1 , /GT_WRAPPER/gt_quad_base/RX2_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_2./mrmac_0_core/gt_rx_serdes_interface_2.2 , /GT_WRAPPER/gt_quad_base/RX3_GT_IP_Interface , mrmac_subsys_mrmac_0_core_0_3./mrmac_0_core/gt_rx_serdes_interface_3.3";
			xlnx,re-mode = "LIVE";
			xlnx,rx2-lane-sel = "PROT2";
			xlnx,prot7-gt-direction = "DUPLEX";
			xlnx,prot1-lr4-settings = "NA , NA";
			xlnx,prot3-no-of-rx-lanes = <1>;
			xlnx,prot1-settings = "LR0_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 25.78125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80 TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR1_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot4-lr5-settings = "NA , NA";
			xlnx,prot2-lr10-settings = "NA , NA";
			xlnx,prot5-lr15-settings = "NA , NA";
			xlnx,prot7-lr6-settings = "NA , NA";
			xlnx,prot5-tx-masterclk-src = "TX0";
			xlnx,prot3-no-of-lanes = <1>;
			xlnx,hnic-pipe-parameters = "MODE , BYPASS , IS_TOP_QUAD , true , PRESET , 2x100CAUI-4 , NICMAC0 , 0 , NICMAC1 , 1 , NICMAC2 , 2 , NICMAC3 , 3 , NICMAC4 , 4 , NICMAC5 , 5 , NICMAC6 , 6 , NICMAC7 , 7";
			xlnx,prot2-lr8-settings = "NA , NA";
			xlnx,prot4-rx-masterclk-src = "RX0";
			xlnx,prot2-lr1-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 10.3125 , TX_PLL_TYPE , RPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 32 , TX_INT_DATA_WIDTH , 32 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , RPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 10.3125 , RX_PLL_TYPE , RPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 32 , RX_INT_DATA_WIDTH , 32 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , RPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 00000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 00000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 00000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 00000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 00000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 00000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 00000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 00000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 00000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 00000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 00000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 00000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 00000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 00000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 00000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 00000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 6.1862627 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,gt-type = "GTY";
			xlnx,prot0-lr15-settings = "NA , NA";
			xlnx,prot5-lr9-settings = "NA , NA";
			xlnx,prot3-lr13-settings = "NA , NA";
			xlnx,prot5-lr2-settings = "NA , NA";
			xlnx,prot6-lr11-settings = "NA , NA";
			xlnx,prot6-gt-direction = "DUPLEX";
			xlnx,prot0-lr4-settings = "NA , NA";
			xlnx,prot2-enable;
			xlnx,prot7-tx-masterclk-src = "TX0";
			status = "okay";
			xlnx,prot3-lr5-settings = "NA , NA";
			xlnx,prot6-no-of-tx-lanes = <4>;
			xlnx,prot1-lr11-settings = "NA , NA";
			xlnx,prot7-lr14-settings = "NA , NA";
			xlnx,prot6-rx-masterclk-src = "RX0";
			xlnx,prot6-lr6-settings = "NA , NA";
			xlnx,apb3-clk-frequency = <0x5f5e0a4>;
			xlnx,prot1-add-config-file = "no_addn_file_loaded";
			xlnx,prot3-add-config-file = "no_addn_file_loaded";
			xlnx,prot1-lr8-settings = "NA , NA";
			xlnx,prot1-lr1-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 10.3125 , TX_PLL_TYPE , RPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 32 , TX_INT_DATA_WIDTH , 32 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , RPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 10.3125 , RX_PLL_TYPE , RPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 32 , RX_INT_DATA_WIDTH , 32 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , RPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 00000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 00000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 00000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 00000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 00000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 00000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 00000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 00000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 00000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 00000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 00000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 00000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 00000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 00000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 00000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 00000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 6.1862627 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot5-add-config-file = "no_addn_file_loaded";
			xlnx,prot5-settings = "LR0_SETTINGS ,  GT_TYPE GTY GT_DIRECTION DUPLEX INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RX_64B66B_CRC false RX_RATE_GROUP A RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.25 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 0000000000 RX_CC_VAL_0_1 0000000000 RX_CC_VAL_0_2 0000000000 RX_CC_VAL_0_3 0000000000 RX_CC_VAL_1_0 0000000000 RX_CC_VAL_1_1 0000000000 RX_CC_VAL_1_2 0000000000 RX_CC_VAL_1_3 0000000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 1111111111 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 0 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_RATE_GROUP A TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.25 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_INT_DATA_WIDTH 32 TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32 , LR1_SETTINGS ,   , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot0-enable;
			xlnx,prot7-add-config-file = "no_addn_file_loaded";
			xlnx,prot2-no-of-lanes = <1>;
			xlnx,prot4-lr9-settings = "NA , NA";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,prot4-lr2-settings = "NA , NA";
			xlnx,prot2-lr14-settings = "NA , NA";
			xlnx,prot6-no-of-rx-lanes = <4>;
			xlnx,prot5-lr12-settings = "NA , NA";
			xlnx,prot7-lr3-settings = "NA , NA";
			xlnx,prot5-gt-direction = "DUPLEX";
			xlnx,tx2-lane-sel = "PROT2";
			xlnx,prot2-lr5-settings = "NA , NA";
			xlnx,reg-conf-intf = "APB3_INTF";
			xlnx,is-gtye5;
			xlnx,prot0-lr12-settings = "NA , NA";
			xlnx,prot5-lr6-settings = "NA , NA";
			xlnx,prot3-lr10-settings = "NA , NA";
			xlnx,prot6-lr15-settings = "NA , NA";
			xlnx,prot2-no-of-tx-lanes = <1>;
			xlnx,prot0-lr8-settings = "NA , NA";
			xlnx,prot0-lr1-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 10.3125 , TX_PLL_TYPE , RPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 32 , TX_INT_DATA_WIDTH , 32 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , RPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 10.3125 , RX_PLL_TYPE , RPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 32 , RX_INT_DATA_WIDTH , 32 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , RPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 00000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 00000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 00000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 00000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 00000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 00000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 00000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 00000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 00000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 00000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 00000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 00000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 00000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 00000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 00000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 00000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 6.1862627 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot3-lr9-settings = "NA , NA";
			xlnx,prot3-lr2-settings = "NA , NA";
			xlnx,prot1-lr15-settings = "NA , NA";
			xlnx,prot4-lr13-settings = "NA , NA";
			xlnx,quad-common-settings = "mode , full , bonded , true , LANEUSAGE , PROT0 {group A rates 0,1,2 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0} PROT1 {group A rates 0,1 txrate PROT1.D1 tx 1 rxrate PROT1.D1 rx 1} PROT2 {group A rates 0,1 txrate PROT2.D1 tx 2 rxrate PROT2.D1 rx 2} PROT3 {group A rates 0,1 txrate PROT3.D1 tx 3 rxrate PROT3.D1 rx 3}";
			xlnx,prot7-lr11-settings = "NA , NA";
			xlnx,prot4-gt-direction = "DUPLEX";
			xlnx,prot6-lr3-settings = "NA , NA";
			xlnx,prot1-no-of-lanes = <1>;
			xlnx,prot2-no-of-rx-lanes = <1>;
			xlnx,rx3-lane-sel = "PROT3";
			xlnx,mstclk-src-dict = "TX , 1,1,1,1 , RX , 1,1,1,1";
			xlnx,prot1-lr5-settings = "NA , NA";
			xlnx,extendedlr-exdes-en;
			xlnx,prot2-settings = "LR0_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 25.78125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80 TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR1_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot4-lr6-settings = "NA , NA";
			compatible = "xlnx,gt-quad-base-1.1";
			xlnx,prot2-lr11-settings = "NA , NA";
			xlnx,refclk-string = "HSCLK0_LCPLLGTREFCLK0 , refclk_PROT0_R0_PROT1_R0_322.265625_MHz_unique1 , HSCLK0_RPLLGTREFCLK0 , refclk_PROT0_R0_PROT1_R0_322.265625_MHz_unique1 , HSCLK1_LCPLLGTREFCLK0 , refclk_PROT2_R0_PROT3_R0_322.265625_MHz_unique1 , HSCLK1_RPLLGTREFCLK0 , refclk_PROT2_R0_PROT3_R0_322.265625_MHz_unique1";
			xlnx,prot7-lr7-settings = "NA , NA";
			xlnx,prot7-lr0-settings = "GT_TYPE , GTY , GT_DIRECTION , DUPLEX , INS_LOSS_NYQ , 20 , INTERNAL_PRESET , None , OOB_ENABLE , false , PCIE_ENABLE , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , PRESET , None , RESET_SEQUENCE_INTERVAL , 0 , RXPROGDIV_FREQ_ENABLE , false , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 322.265625 , RX_64B66B_CRC , false , RX_RATE_GROUP , A , RX_64B66B_DECODER , false , RX_64B66B_DESCRAMBLER , false , RX_ACTUAL_REFCLK_FREQUENCY , 156.25 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_MODE , 1 , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RX_CB_DISP_0_0 , false , RX_CB_DISP_0_1 , false , RX_CB_DISP_0_2 , false , RX_CB_DISP_0_3 , false , RX_CB_DISP_1_0 , false , RX_CB_DISP_1_1 , false , RX_CB_DISP_1_2 , false , RX_CB_DISP_1_3 , false , RX_CB_K_0_0 , false , RX_CB_K_0_1 , false , RX_CB_K_0_2 , false , RX_CB_K_0_3 , false , RX_CB_K_1_0 , false , RX_CB_K_1_1 , false , RX_CB_K_1_2 , false , RX_CB_K_1_3 , false , RX_CB_LEN_SEQ , 1 , RX_CB_MASK_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_MAX_LEVEL , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_NUM_SEQ , 0 , RX_CB_VAL_0_0 , 00000000 , RX_CB_VAL_0_1 , 00000000 , RX_CB_VAL_0_2 , 00000000 , RX_CB_VAL_0_3 , 00000000 , RX_CB_VAL_1_0 , 00000000 , RX_CB_VAL_1_1 , 00000000 , RX_CB_VAL_1_2 , 00000000 , RX_CB_VAL_1_3 , 00000000 , RX_CC_DISP_0_0 , false , RX_CC_DISP_0_1 , false , RX_CC_DISP_0_2 , false , RX_CC_DISP_0_3 , false , RX_CC_DISP_1_0 , false , RX_CC_DISP_1_1 , false , RX_CC_DISP_1_2 , false , RX_CC_DISP_1_3 , false , RX_CC_KEEP_IDLE , DISABLE , RX_CC_K_0_0 , false , RX_CC_K_0_1 , false , RX_CC_K_0_2 , false , RX_CC_K_0_3 , false , RX_CC_K_1_0 , false , RX_CC_K_1_1 , false , RX_CC_K_1_2 , false , RX_CC_K_1_3 , false , RX_CC_LEN_SEQ , 1 , RX_CC_MASK_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_PERIODICITY , 5000 , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_VAL_0_0 , 0000000000 , RX_CC_VAL_0_1 , 0000000000 , RX_CC_VAL_0_2 , 0000000000 , RX_CC_VAL_0_3 , 0000000000 , RX_CC_VAL_1_0 , 0000000000 , RX_CC_VAL_1_1 , 0000000000 , RX_CC_VAL_1_2 , 0000000000 , RX_CC_VAL_1_3 , 0000000000 , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_MASK , 1111111111 , RX_COMMA_M_ENABLE , false , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_PRESET , NONE , RX_COMMA_P_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_SHOW_REALIGN_ENABLE , true , RX_COMMA_VALID_ONLY , 0 , RX_COUPLING , AC , RX_DATA_DECODING , RAW , RX_EQ_MODE , AUTO , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_INT_DATA_WIDTH , 32 , RX_JTOL_FC , 0 , RX_JTOL_LF_SLOPE , -20 , RX_LINE_RATE , 10.3125 , RX_OUTCLK_SOURCE , RXOUTCLKPMA , RX_PLL_TYPE , LCPLL , RX_PPM_OFFSET , 0 , RX_REFCLK_FREQUENCY , 156.25 , RX_REFCLK_SOURCE , R0 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_TERMINATION , PROGRAMMABLE , RX_TERMINATION_PROG_VALUE , 800 , RX_USER_DATA_WIDTH , 32 , TXPROGDIV_FREQ_ENABLE , false , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 322.265625 , TX_64B66B_CRC , false , TX_RATE_GROUP , A , TX_64B66B_ENCODER , false , TX_64B66B_SCRAMBLER , false , TX_ACTUAL_REFCLK_FREQUENCY , 156.25 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_BUFFER_MODE , 1 , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_DATA_ENCODING , RAW , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_INT_DATA_WIDTH , 32 , TX_LINE_RATE , 10.3125 , TX_OUTCLK_SOURCE , TXOUTCLKPMA , TX_PIPM_ENABLE , false , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 156.25 , TX_REFCLK_SOURCE , R0 , TX_USER_DATA_WIDTH , 32";
			xlnx,prot-outclk-values = "CH0_RXOUTCLK , 644.531 , CH0_TXOUTCLK , 644.531 , CH1_RXOUTCLK , 644.531 , CH1_TXOUTCLK , 644.531 , CH2_RXOUTCLK , 644.531 , CH2_TXOUTCLK , 644.531 , CH3_RXOUTCLK , 644.531 , CH3_TXOUTCLK , 644.531";
			xlnx,prot2-lr9-settings = "NA , NA";
			xlnx,prot2-lr2-settings = "NA , NA";
			xlnx,prot6-preset = "None";
			xlnx,prot0-tx-masterclk-src = "TX0";
			xlnx,prot3-gt-direction = "DUPLEX";
			xlnx,prot3-lr14-settings = "NA , NA";
			xlnx,prot5-lr3-settings = "NA , NA";
			xlnx,prot6-lr12-settings = "NA , NA";
			xlnx,prot0-lr5-settings = "NA , NA";
			xlnx,prot3-lr6-settings = "NA , NA";
			xlnx,prot5-no-of-tx-lanes = <4>;
			xlnx,prot0-no-of-lanes = <1>;
			xlnx,prot4-preset = "None";
			xlnx,prot1-lr12-settings = "NA , NA";
			xlnx,prot7-lr15-settings = "NA , NA";
			xlnx,prot4-lr10-settings = "NA , NA";
			xlnx,prot6-lr7-settings = "NA , NA";
			xlnx,master-reset-en;
			xlnx,prot6-lr0-settings = "GT_TYPE , GTY , GT_DIRECTION , DUPLEX , INS_LOSS_NYQ , 20 , INTERNAL_PRESET , None , OOB_ENABLE , false , PCIE_ENABLE , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , PRESET , None , RESET_SEQUENCE_INTERVAL , 0 , RXPROGDIV_FREQ_ENABLE , false , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 322.265625 , RX_64B66B_CRC , false , RX_RATE_GROUP , A , RX_64B66B_DECODER , false , RX_64B66B_DESCRAMBLER , false , RX_ACTUAL_REFCLK_FREQUENCY , 156.25 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_MODE , 1 , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RX_CB_DISP_0_0 , false , RX_CB_DISP_0_1 , false , RX_CB_DISP_0_2 , false , RX_CB_DISP_0_3 , false , RX_CB_DISP_1_0 , false , RX_CB_DISP_1_1 , false , RX_CB_DISP_1_2 , false , RX_CB_DISP_1_3 , false , RX_CB_K_0_0 , false , RX_CB_K_0_1 , false , RX_CB_K_0_2 , false , RX_CB_K_0_3 , false , RX_CB_K_1_0 , false , RX_CB_K_1_1 , false , RX_CB_K_1_2 , false , RX_CB_K_1_3 , false , RX_CB_LEN_SEQ , 1 , RX_CB_MASK_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_MAX_LEVEL , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_NUM_SEQ , 0 , RX_CB_VAL_0_0 , 00000000 , RX_CB_VAL_0_1 , 00000000 , RX_CB_VAL_0_2 , 00000000 , RX_CB_VAL_0_3 , 00000000 , RX_CB_VAL_1_0 , 00000000 , RX_CB_VAL_1_1 , 00000000 , RX_CB_VAL_1_2 , 00000000 , RX_CB_VAL_1_3 , 00000000 , RX_CC_DISP_0_0 , false , RX_CC_DISP_0_1 , false , RX_CC_DISP_0_2 , false , RX_CC_DISP_0_3 , false , RX_CC_DISP_1_0 , false , RX_CC_DISP_1_1 , false , RX_CC_DISP_1_2 , false , RX_CC_DISP_1_3 , false , RX_CC_KEEP_IDLE , DISABLE , RX_CC_K_0_0 , false , RX_CC_K_0_1 , false , RX_CC_K_0_2 , false , RX_CC_K_0_3 , false , RX_CC_K_1_0 , false , RX_CC_K_1_1 , false , RX_CC_K_1_2 , false , RX_CC_K_1_3 , false , RX_CC_LEN_SEQ , 1 , RX_CC_MASK_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_PERIODICITY , 5000 , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_VAL_0_0 , 0000000000 , RX_CC_VAL_0_1 , 0000000000 , RX_CC_VAL_0_2 , 0000000000 , RX_CC_VAL_0_3 , 0000000000 , RX_CC_VAL_1_0 , 0000000000 , RX_CC_VAL_1_1 , 0000000000 , RX_CC_VAL_1_2 , 0000000000 , RX_CC_VAL_1_3 , 0000000000 , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_MASK , 1111111111 , RX_COMMA_M_ENABLE , false , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_PRESET , NONE , RX_COMMA_P_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_SHOW_REALIGN_ENABLE , true , RX_COMMA_VALID_ONLY , 0 , RX_COUPLING , AC , RX_DATA_DECODING , RAW , RX_EQ_MODE , AUTO , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_INT_DATA_WIDTH , 32 , RX_JTOL_FC , 0 , RX_JTOL_LF_SLOPE , -20 , RX_LINE_RATE , 10.3125 , RX_OUTCLK_SOURCE , RXOUTCLKPMA , RX_PLL_TYPE , LCPLL , RX_PPM_OFFSET , 0 , RX_REFCLK_FREQUENCY , 156.25 , RX_REFCLK_SOURCE , R0 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_TERMINATION , PROGRAMMABLE , RX_TERMINATION_PROG_VALUE , 800 , RX_USER_DATA_WIDTH , 32 , TXPROGDIV_FREQ_ENABLE , false , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 322.265625 , TX_64B66B_CRC , false , TX_RATE_GROUP , A , TX_64B66B_ENCODER , false , TX_64B66B_SCRAMBLER , false , TX_ACTUAL_REFCLK_FREQUENCY , 156.25 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_BUFFER_MODE , 1 , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_DATA_ENCODING , RAW , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_INT_DATA_WIDTH , 32 , TX_LINE_RATE , 10.3125 , TX_OUTCLK_SOURCE , TXOUTCLKPMA , TX_PIPM_ENABLE , false , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 156.25 , TX_REFCLK_SOURCE , R0 , TX_USER_DATA_WIDTH , 32";
			xlnx,laneusage = "PROT0 , group A rates 0,1,2 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0 , PROT1 , group A rates 0,1 txrate PROT1.D1 tx 1 rxrate PROT1.D1 rx 1 , PROT2 , group A rates 0,1 txrate PROT2.D1 tx 2 rxrate PROT2.D1 rx 2 , PROT3 , group A rates 0,1 txrate PROT3.D1 tx 3 rxrate PROT3.D1 rx 3";
			xlnx,rx0-lane-sel = "PROT0";
			xlnx,prot1-lr9-settings = "NA , NA";
			xlnx,prot2-tx-masterclk-src = "TX2";
			xlnx,prot6-settings = "LR0_SETTINGS ,  GT_TYPE GTY GT_DIRECTION DUPLEX INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RX_64B66B_CRC false RX_RATE_GROUP A RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.25 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 0000000000 RX_CC_VAL_0_1 0000000000 RX_CC_VAL_0_2 0000000000 RX_CC_VAL_0_3 0000000000 RX_CC_VAL_1_0 0000000000 RX_CC_VAL_1_1 0000000000 RX_CC_VAL_1_2 0000000000 RX_CC_VAL_1_3 0000000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 1111111111 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 0 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_RATE_GROUP A TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.25 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_INT_DATA_WIDTH 32 TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32 , LR1_SETTINGS ,   , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot1-lr2-settings = "NA , NA";
			xlnx,prot1-rx-masterclk-src = "RX1";
			xlnx,prot2-gt-direction = "DUPLEX";
			xlnx,prot4-lr3-settings = "NA , NA";
			xlnx,prot5-no-of-rx-lanes = <4>;
			xlnx,prot2-lr15-settings = "NA , NA";
			xlnx,prot2-preset = "None";
			xlnx,prot5-lr13-settings = "NA , NA";
			xlnx,prot7-lr4-settings = "NA , NA";
			xlnx,tx3-lane-sel = "PROT3";
			xlnx,prot2-lr6-settings = "NA , NA";
			xlnx,prot0-lr13-settings = "NA , NA";
			xlnx,enable-apb3;
			xlnx,prot4-tx-masterclk-src = "TX0";
			xlnx,prot5-lr7-settings = "NA , NA";
			xlnx,prot1-no-of-tx-lanes = <1>;
			xlnx,prot3-lr11-settings = "NA , NA";
			xlnx,prot5-lr0-settings = "GT_TYPE , GTY , GT_DIRECTION , DUPLEX , INS_LOSS_NYQ , 20 , INTERNAL_PRESET , None , OOB_ENABLE , false , PCIE_ENABLE , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , PRESET , None , RESET_SEQUENCE_INTERVAL , 0 , RXPROGDIV_FREQ_ENABLE , false , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 322.265625 , RX_64B66B_CRC , false , RX_RATE_GROUP , A , RX_64B66B_DECODER , false , RX_64B66B_DESCRAMBLER , false , RX_ACTUAL_REFCLK_FREQUENCY , 156.25 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_MODE , 1 , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RX_CB_DISP_0_0 , false , RX_CB_DISP_0_1 , false , RX_CB_DISP_0_2 , false , RX_CB_DISP_0_3 , false , RX_CB_DISP_1_0 , false , RX_CB_DISP_1_1 , false , RX_CB_DISP_1_2 , false , RX_CB_DISP_1_3 , false , RX_CB_K_0_0 , false , RX_CB_K_0_1 , false , RX_CB_K_0_2 , false , RX_CB_K_0_3 , false , RX_CB_K_1_0 , false , RX_CB_K_1_1 , false , RX_CB_K_1_2 , false , RX_CB_K_1_3 , false , RX_CB_LEN_SEQ , 1 , RX_CB_MASK_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_MAX_LEVEL , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_NUM_SEQ , 0 , RX_CB_VAL_0_0 , 00000000 , RX_CB_VAL_0_1 , 00000000 , RX_CB_VAL_0_2 , 00000000 , RX_CB_VAL_0_3 , 00000000 , RX_CB_VAL_1_0 , 00000000 , RX_CB_VAL_1_1 , 00000000 , RX_CB_VAL_1_2 , 00000000 , RX_CB_VAL_1_3 , 00000000 , RX_CC_DISP_0_0 , false , RX_CC_DISP_0_1 , false , RX_CC_DISP_0_2 , false , RX_CC_DISP_0_3 , false , RX_CC_DISP_1_0 , false , RX_CC_DISP_1_1 , false , RX_CC_DISP_1_2 , false , RX_CC_DISP_1_3 , false , RX_CC_KEEP_IDLE , DISABLE , RX_CC_K_0_0 , false , RX_CC_K_0_1 , false , RX_CC_K_0_2 , false , RX_CC_K_0_3 , false , RX_CC_K_1_0 , false , RX_CC_K_1_1 , false , RX_CC_K_1_2 , false , RX_CC_K_1_3 , false , RX_CC_LEN_SEQ , 1 , RX_CC_MASK_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_PERIODICITY , 5000 , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_VAL_0_0 , 0000000000 , RX_CC_VAL_0_1 , 0000000000 , RX_CC_VAL_0_2 , 0000000000 , RX_CC_VAL_0_3 , 0000000000 , RX_CC_VAL_1_0 , 0000000000 , RX_CC_VAL_1_1 , 0000000000 , RX_CC_VAL_1_2 , 0000000000 , RX_CC_VAL_1_3 , 0000000000 , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_MASK , 1111111111 , RX_COMMA_M_ENABLE , false , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_PRESET , NONE , RX_COMMA_P_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_SHOW_REALIGN_ENABLE , true , RX_COMMA_VALID_ONLY , 0 , RX_COUPLING , AC , RX_DATA_DECODING , RAW , RX_EQ_MODE , AUTO , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_INT_DATA_WIDTH , 32 , RX_JTOL_FC , 0 , RX_JTOL_LF_SLOPE , -20 , RX_LINE_RATE , 10.3125 , RX_OUTCLK_SOURCE , RXOUTCLKPMA , RX_PLL_TYPE , LCPLL , RX_PPM_OFFSET , 0 , RX_REFCLK_FREQUENCY , 156.25 , RX_REFCLK_SOURCE , R0 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_TERMINATION , PROGRAMMABLE , RX_TERMINATION_PROG_VALUE , 800 , RX_USER_DATA_WIDTH , 32 , TXPROGDIV_FREQ_ENABLE , false , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 322.265625 , TX_64B66B_CRC , false , TX_RATE_GROUP , A , TX_64B66B_ENCODER , false , TX_64B66B_SCRAMBLER , false , TX_ACTUAL_REFCLK_FREQUENCY , 156.25 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_BUFFER_MODE , 1 , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_DATA_ENCODING , RAW , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_INT_DATA_WIDTH , 32 , TX_LINE_RATE , 10.3125 , TX_OUTCLK_SOURCE , TXOUTCLKPMA , TX_PIPM_ENABLE , false , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 156.25 , TX_REFCLK_SOURCE , R0 , TX_USER_DATA_WIDTH , 32";
			xlnx,prot0-preset = "None";
			xlnx,prot0-lr9-settings = "NA , NA";
			xlnx,ip-name = "gt_quad_base";
			xlnx,prot3-rx-masterclk-src = "RX3";
			xlnx,prot0-lr2-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 25.78125 , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 80 , TX_INT_DATA_WIDTH , 80 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 25.78125 , RX_PLL_TYPE , LCPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 80 , RX_INT_DATA_WIDTH , 80 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 0000000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 0000000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 0000000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 0000000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 0000000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 0000000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 0000000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 0000000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 0000000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 0000000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 0000000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 0000000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 0000000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 0000000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 0000000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 0000000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 10 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot1-gt-direction = "DUPLEX";
			xlnx,prot3-lr3-settings = "NA , NA";
			xlnx,prot4-lr14-settings = "NA , NA";
			xlnx,prot7-no-of-lanes = <4>;
			xlnx,prot7-lr12-settings = "NA , NA";
			xlnx,prot6-lr4-settings = "NA , NA";
			xlnx,prot1-no-of-rx-lanes = <1>;
			xlnx,prot6-tx-masterclk-src = "TX0";
			xlnx,prot3-enable;
			xlnx,prot1-lr6-settings = "NA , NA";
			xlnx,prot3-settings = "LR0_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 25.78125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80 TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR1_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,xpu-mode = <0>;
			xlnx,prot4-lr7-settings = "NA , NA";
			xlnx,prot5-rx-masterclk-src = "RX0";
			xlnx,prot4-lr0-settings = "GT_TYPE , GTY , GT_DIRECTION , DUPLEX , INS_LOSS_NYQ , 20 , INTERNAL_PRESET , None , OOB_ENABLE , false , PCIE_ENABLE , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , PRESET , None , RESET_SEQUENCE_INTERVAL , 0 , RXPROGDIV_FREQ_ENABLE , false , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 322.265625 , RX_64B66B_CRC , false , RX_RATE_GROUP , A , RX_64B66B_DECODER , false , RX_64B66B_DESCRAMBLER , false , RX_ACTUAL_REFCLK_FREQUENCY , 156.25 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_MODE , 1 , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RX_CB_DISP_0_0 , false , RX_CB_DISP_0_1 , false , RX_CB_DISP_0_2 , false , RX_CB_DISP_0_3 , false , RX_CB_DISP_1_0 , false , RX_CB_DISP_1_1 , false , RX_CB_DISP_1_2 , false , RX_CB_DISP_1_3 , false , RX_CB_K_0_0 , false , RX_CB_K_0_1 , false , RX_CB_K_0_2 , false , RX_CB_K_0_3 , false , RX_CB_K_1_0 , false , RX_CB_K_1_1 , false , RX_CB_K_1_2 , false , RX_CB_K_1_3 , false , RX_CB_LEN_SEQ , 1 , RX_CB_MASK_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_MAX_LEVEL , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_NUM_SEQ , 0 , RX_CB_VAL_0_0 , 00000000 , RX_CB_VAL_0_1 , 00000000 , RX_CB_VAL_0_2 , 00000000 , RX_CB_VAL_0_3 , 00000000 , RX_CB_VAL_1_0 , 00000000 , RX_CB_VAL_1_1 , 00000000 , RX_CB_VAL_1_2 , 00000000 , RX_CB_VAL_1_3 , 00000000 , RX_CC_DISP_0_0 , false , RX_CC_DISP_0_1 , false , RX_CC_DISP_0_2 , false , RX_CC_DISP_0_3 , false , RX_CC_DISP_1_0 , false , RX_CC_DISP_1_1 , false , RX_CC_DISP_1_2 , false , RX_CC_DISP_1_3 , false , RX_CC_KEEP_IDLE , DISABLE , RX_CC_K_0_0 , false , RX_CC_K_0_1 , false , RX_CC_K_0_2 , false , RX_CC_K_0_3 , false , RX_CC_K_1_0 , false , RX_CC_K_1_1 , false , RX_CC_K_1_2 , false , RX_CC_K_1_3 , false , RX_CC_LEN_SEQ , 1 , RX_CC_MASK_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_PERIODICITY , 5000 , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_VAL_0_0 , 0000000000 , RX_CC_VAL_0_1 , 0000000000 , RX_CC_VAL_0_2 , 0000000000 , RX_CC_VAL_0_3 , 0000000000 , RX_CC_VAL_1_0 , 0000000000 , RX_CC_VAL_1_1 , 0000000000 , RX_CC_VAL_1_2 , 0000000000 , RX_CC_VAL_1_3 , 0000000000 , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_MASK , 1111111111 , RX_COMMA_M_ENABLE , false , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_PRESET , NONE , RX_COMMA_P_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_SHOW_REALIGN_ENABLE , true , RX_COMMA_VALID_ONLY , 0 , RX_COUPLING , AC , RX_DATA_DECODING , RAW , RX_EQ_MODE , AUTO , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_INT_DATA_WIDTH , 32 , RX_JTOL_FC , 0 , RX_JTOL_LF_SLOPE , -20 , RX_LINE_RATE , 10.3125 , RX_OUTCLK_SOURCE , RXOUTCLKPMA , RX_PLL_TYPE , LCPLL , RX_PPM_OFFSET , 0 , RX_REFCLK_FREQUENCY , 156.25 , RX_REFCLK_SOURCE , R0 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_TERMINATION , PROGRAMMABLE , RX_TERMINATION_PROG_VALUE , 800 , RX_USER_DATA_WIDTH , 32 , TXPROGDIV_FREQ_ENABLE , false , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 322.265625 , TX_64B66B_CRC , false , TX_RATE_GROUP , A , TX_64B66B_ENCODER , false , TX_64B66B_SCRAMBLER , false , TX_ACTUAL_REFCLK_FREQUENCY , 156.25 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_BUFFER_MODE , 1 , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_DATA_ENCODING , RAW , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_INT_DATA_WIDTH , 32 , TX_LINE_RATE , 10.3125 , TX_OUTCLK_SOURCE , TXOUTCLKPMA , TX_PIPM_ENABLE , false , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 156.25 , TX_REFCLK_SOURCE , R0 , TX_USER_DATA_WIDTH , 32";
			xlnx,prot2-lr12-settings = "NA , NA";
			xlnx,prot5-lr10-settings = "NA , NA";
			xlnx,prot7-lr8-settings = "NA , NA";
			xlnx,prot7-lr1-settings = "NA , NA";
			xlnx,tx0-lane-sel = "PROT0";
			xlnx,prot1-enable;
			xlnx,prot0-gt-direction = "DUPLEX";
			xlnx,prot0-add-config-file = "no_addn_file_loaded";
			xlnx,prot2-lr3-settings = "NA , NA";
			xlnx,prot2-add-config-file = "no_addn_file_loaded";
			xlnx,prot0-lr10-settings = "NA , NA";
			xlnx,prot3-lr15-settings = "NA , NA";
			xlnx,prot4-add-config-file = "no_addn_file_loaded";
			xlnx,prot5-lr4-settings = "NA , NA";
			xlnx,prot6-lr13-settings = "NA , NA";
			clocks = <&misc_clk_1>, <&misc_clk_1>, <&versal_clk 65>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>, <&misc_clk_2>;
			xlnx,prot6-add-config-file = "no_addn_file_loaded";
			xlnx,prot7-rx-masterclk-src = "RX0";
			xlnx,prot0-lr6-settings = "NA , NA";
			xlnx,prot4-no-of-tx-lanes = <4>;
			xlnx,prot6-no-of-lanes = <4>;
			xlnx,gt-refclk-info = "refclk_PROT0_R0_PROT1_R0_322.265625_MHz_unique1 , refclk_PROT2_R0_PROT3_R0_322.265625_MHz_unique1";
			xlnx,prot3-lr7-settings = "NA , NA";
			xlnx,prot3-lr0-settings = "PRESET , None , RX_PAM_SEL , NRZ , TX_PAM_SEL , NRZ , RX_GRAY_BYP , true , TX_GRAY_BYP , true , RX_GRAY_LITTLEENDIAN , true , TX_GRAY_LITTLEENDIAN , true , RX_PRECODE_BYP , true , TX_PRECODE_BYP , true , RX_PRECODE_LITTLEENDIAN , false , TX_PRECODE_LITTLEENDIAN , false , INTERNAL_PRESET , None , GT_TYPE , GTY , GT_DIRECTION , DUPLEX , TX_LINE_RATE , 25.78125 , TX_PLL_TYPE , LCPLL , TX_REFCLK_FREQUENCY , 322.265625 , TX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , TX_FRACN_ENABLED , false , TX_FRACN_NUMERATOR , 0 , TX_REFCLK_SOURCE , R0 , TX_DATA_ENCODING , RAW , TX_USER_DATA_WIDTH , 80 , TX_INT_DATA_WIDTH , 80 , TX_BUFFER_MODE , 1 , TX_BUFFER_BYPASS_MODE , Fast_Sync , TX_PIPM_ENABLE , false , TX_OUTCLK_SOURCE , TXPROGDIVCLK , TXPROGDIV_FREQ_ENABLE , true , TXPROGDIV_FREQ_SOURCE , LCPLL , TXPROGDIV_FREQ_VAL , 644.531 , TX_DIFF_SWING_EMPH_MODE , CUSTOM , TX_64B66B_SCRAMBLER , false , TX_64B66B_ENCODER , false , TX_64B66B_CRC , false , TX_RATE_GROUP , A , RX_LINE_RATE , 25.78125 , RX_PLL_TYPE , LCPLL , RX_REFCLK_FREQUENCY , 322.265625 , RX_ACTUAL_REFCLK_FREQUENCY , 322.265625000000 , RX_FRACN_ENABLED , false , RX_FRACN_NUMERATOR , 0 , RX_REFCLK_SOURCE , R0 , RX_DATA_DECODING , RAW , RX_USER_DATA_WIDTH , 80 , RX_INT_DATA_WIDTH , 80 , RX_BUFFER_MODE , 1 , RX_OUTCLK_SOURCE , RXPROGDIVCLK , RXPROGDIV_FREQ_ENABLE , true , RXPROGDIV_FREQ_SOURCE , LCPLL , RXPROGDIV_FREQ_VAL , 644.531 , INS_LOSS_NYQ , 20 , RX_EQ_MODE , AUTO , RX_COUPLING , AC , RX_TERMINATION , PROGRAMMABLE , RX_RATE_GROUP , A , RX_TERMINATION_PROG_VALUE , 800 , RX_PPM_OFFSET , 0 , RX_64B66B_DESCRAMBLER , false , RX_64B66B_DECODER , false , RX_64B66B_CRC , false , OOB_ENABLE , false , RX_COMMA_ALIGN_WORD , 1 , RX_COMMA_SHOW_REALIGN_ENABLE , true , PCIE_ENABLE , false , TX_LANE_DESKEW_HDMI_ENABLE , false , RX_COMMA_P_ENABLE , false , RX_COMMA_M_ENABLE , false , RX_COMMA_DOUBLE_ENABLE , false , RX_COMMA_P_VAL , 0101111100 , RX_COMMA_M_VAL , 1010000011 , RX_COMMA_MASK , 0000000000 , RX_SLIDE_MODE , OFF , RX_SSC_PPM , 0 , RX_CB_NUM_SEQ , 0 , RX_CB_LEN_SEQ , 1 , RX_CB_MAX_SKEW , 1 , RX_CB_MAX_LEVEL , 1 , RX_CB_MASK_0_0 , false , RX_CB_VAL_0_0 , 0000000000 , RX_CB_K_0_0 , false , RX_CB_DISP_0_0 , false , RX_CB_MASK_0_1 , false , RX_CB_VAL_0_1 , 0000000000 , RX_CB_K_0_1 , false , RX_CB_DISP_0_1 , false , RX_CB_MASK_0_2 , false , RX_CB_VAL_0_2 , 0000000000 , RX_CB_K_0_2 , false , RX_CB_DISP_0_2 , false , RX_CB_MASK_0_3 , false , RX_CB_VAL_0_3 , 0000000000 , RX_CB_K_0_3 , false , RX_CB_DISP_0_3 , false , RX_CB_MASK_1_0 , false , RX_CB_VAL_1_0 , 0000000000 , RX_CB_K_1_0 , false , RX_CB_DISP_1_0 , false , RX_CB_MASK_1_1 , false , RX_CB_VAL_1_1 , 0000000000 , RX_CB_K_1_1 , false , RX_CB_DISP_1_1 , false , RX_CB_MASK_1_2 , false , RX_CB_VAL_1_2 , 0000000000 , RX_CB_K_1_2 , false , RX_CB_DISP_1_2 , false , RX_CB_MASK_1_3 , false , RX_CB_VAL_1_3 , 0000000000 , RX_CB_K_1_3 , false , RX_CB_DISP_1_3 , false , RX_CC_NUM_SEQ , 0 , RX_CC_LEN_SEQ , 1 , RX_CC_PERIODICITY , 5000 , RX_CC_KEEP_IDLE , DISABLE , RX_CC_PRECEDENCE , ENABLE , RX_CC_REPEAT_WAIT , 0 , RX_CC_VAL , 00000000000000000000000000000000000000000000000000000000000000000000000000000000 , RX_CC_MASK_0_0 , false , RX_CC_VAL_0_0 , 0000000000 , RX_CC_K_0_0 , false , RX_CC_DISP_0_0 , false , RX_CC_MASK_0_1 , false , RX_CC_VAL_0_1 , 0000000000 , RX_CC_K_0_1 , false , RX_CC_DISP_0_1 , false , RX_CC_MASK_0_2 , false , RX_CC_VAL_0_2 , 0000000000 , RX_CC_K_0_2 , false , RX_CC_DISP_0_2 , false , RX_CC_MASK_0_3 , false , RX_CC_VAL_0_3 , 0000000000 , RX_CC_K_0_3 , false , RX_CC_DISP_0_3 , false , RX_CC_MASK_1_0 , false , RX_CC_VAL_1_0 , 0000000000 , RX_CC_K_1_0 , false , RX_CC_DISP_1_0 , false , RX_CC_MASK_1_1 , false , RX_CC_VAL_1_1 , 0000000000 , RX_CC_K_1_1 , false , RX_CC_DISP_1_1 , false , RX_CC_MASK_1_2 , false , RX_CC_VAL_1_2 , 0000000000 , RX_CC_K_1_2 , false , RX_CC_DISP_1_2 , false , RX_CC_MASK_1_3 , false , RX_CC_VAL_1_3 , 0000000000 , RX_CC_K_1_3 , false , RX_CC_DISP_1_3 , false , PCIE_USERCLK2_FREQ , 250 , PCIE_USERCLK_FREQ , 250 , RX_JTOL_FC , 10 , RX_JTOL_LF_SLOPE , -20 , RX_BUFFER_BYPASS_MODE , Fast_Sync , RX_BUFFER_BYPASS_MODE_LANE , MULTI , RX_BUFFER_RESET_ON_CB_CHANGE , ENABLE , RX_BUFFER_RESET_ON_COMMAALIGN , DISABLE , RX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , TX_BUFFER_RESET_ON_RATE_CHANGE , ENABLE , RESET_SEQUENCE_INTERVAL , 0 , RX_COMMA_PRESET , NONE , RX_COMMA_VALID_ONLY , 0";
			xlnx,prot1-lr13-settings = "NA , NA";
			xlnx,prot6-lr8-settings = "NA , NA";
			xlnx,prot4-lr11-settings = "NA , NA";
			xlnx,prot6-lr1-settings = "NA , NA";
			xlnx,rx1-lane-sel = "PROT1";
			xlnx,prot7-settings = "LR0_SETTINGS ,  GT_TYPE GTY GT_DIRECTION DUPLEX INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RX_64B66B_CRC false RX_RATE_GROUP A RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.25 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 0000000000 RX_CC_VAL_0_1 0000000000 RX_CC_VAL_0_2 0000000000 RX_CC_VAL_0_3 0000000000 RX_CC_VAL_1_0 0000000000 RX_CC_VAL_1_1 0000000000 RX_CC_VAL_1_2 0000000000 RX_CC_VAL_1_3 0000000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 1111111111 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 0 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_RATE_GROUP A TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.25 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_INT_DATA_WIDTH 32 TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32 , LR1_SETTINGS ,   , LR2_SETTINGS ,   , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot1-lr3-settings = "NA , NA";
			xlnx,prot0-settings = "LR0_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 25.78125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80 TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR1_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.3125 TX_PLL_TYPE RPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 32 TX_INT_DATA_WIDTH 32 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE RPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.3125 RX_PLL_TYPE RPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 32 RX_INT_DATA_WIDTH 32 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE RPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR2_SETTINGS ,  PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 25.78125 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 322.265625 TX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80 TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 322.265625 RX_ACTUAL_REFCLK_FREQUENCY 322.265625000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 , LR3_SETTINGS ,   , LR4_SETTINGS ,   , LR5_SETTINGS ,   , LR6_SETTINGS ,   , LR7_SETTINGS ,   , LR8_SETTINGS ,   , LR9_SETTINGS ,   , LR10_SETTINGS ,   , LR11_SETTINGS ,   , LR12_SETTINGS ,   , LR13_SETTINGS ,   , LR14_SETTINGS ,   , LR15_SETTINGS ,  ";
			xlnx,prot4-no-of-rx-lanes = <4>;
			xlnx,quad-usage = "TX_QUAD_CH , TXQuad_0_/GT_WRAPPER/gt_quad_base {/GT_WRAPPER/gt_quad_base mrmac_subsys_mrmac_0_core_0_0.IP_CH0,mrmac_subsys_mrmac_0_core_0_1.IP_CH1,mrmac_subsys_mrmac_0_core_0_2.IP_CH2,mrmac_subsys_mrmac_0_core_0_3.IP_CH3 MSTRCLK 1,1,1,1 IS_CURRENT_QUAD 1} , RX_QUAD_CH , RXQuad_0_/GT_WRAPPER/gt_quad_base {/GT_WRAPPER/gt_quad_base mrmac_subsys_mrmac_0_core_0_0.IP_CH0,mrmac_subsys_mrmac_0_core_0_1.IP_CH1,mrmac_subsys_mrmac_0_core_0_2.IP_CH2,mrmac_subsys_mrmac_0_core_0_3.IP_CH3 MSTRCLK 1,1,1,1 IS_CURRENT_QUAD 1}";
			xlnx,prot4-lr4-settings = "NA , NA";
			xlnx,prot5-lr14-settings = "NA , NA";
		};
		MRMAC_1588_HELPER_HIER_SYS_TIMER_0_ptp_1588_timer_syncer_0: ptp_1588_timer_syncer@80000000 {
			interrupts = < 0 96 4 >;
			compatible = "xlnx,ptp-1588-timer-syncer-2.0" , "xlnx,timer-syncer-1588-3.0";
			xlnx,resync-clk-period = <6400>;
			xlnx,num-ports = <1>;
			interrupt-parent = <&imux>;
			xlnx,ts-clk-period = <4>;
			xlnx,enable-high-accuracy-mode = <0>;
			xlnx,ip-name = "ptp_1588_timer_syncer";
			reg = <0x0 0x80000000 0x0 0x10000>;
			clocks = <&versal_clk 65>, <&misc_clk_3>;
			xlnx,core-mode = "Timer_Syncer";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,cs-debug-mode = <0>;
			status = "okay";
			xlnx,core-configuration = <0>;
			clock-names = "s_axi_aclk" , "ts_clk";
			xlnx,timer-format = "Both";
			xlnx,axi4lite-freq = <150>;
			interrupt-names = "tod_intr";
			xlnx,enable-ext-tod-bus = <1>;
			xlnx,tod-sec-clk-freq = <100>;
			xlnx,sv-sim-mode = <0>;
			xlnx,name = "MRMAC_1588_HELPER_HIER_SYS_TIMER_0_ptp_1588_timer_syncer_0";
		};
		MRMAC_1588_HELPER_HIER_SYS_TIMER_1_ptp_1588_timer_syncer_0: ptp_1588_timer_syncer@80010000 {
			interrupts = < 0 96 4 >;
			compatible = "xlnx,ptp-1588-timer-syncer-2.0" , "xlnx,timer-syncer-1588-3.0";
			xlnx,resync-clk-period = <6400>;
			xlnx,num-ports = <1>;
			interrupt-parent = <&imux>;
			xlnx,ts-clk-period = <4>;
			xlnx,enable-high-accuracy-mode = <0>;
			xlnx,ip-name = "ptp_1588_timer_syncer";
			reg = <0x0 0x80010000 0x0 0x10000>;
			clocks = <&versal_clk 65>, <&misc_clk_3>;
			xlnx,core-mode = "Timer_Syncer";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,cs-debug-mode = <0>;
			status = "okay";
			xlnx,core-configuration = <0>;
			clock-names = "s_axi_aclk" , "ts_clk";
			xlnx,timer-format = "Both";
			xlnx,axi4lite-freq = <150>;
			interrupt-names = "tod_intr";
			xlnx,enable-ext-tod-bus = <1>;
			xlnx,tod-sec-clk-freq = <100>;
			xlnx,sv-sim-mode = <0>;
			xlnx,name = "MRMAC_1588_HELPER_HIER_SYS_TIMER_1_ptp_1588_timer_syncer_0";
		};
		MRMAC_1588_HELPER_HIER_SYS_TIMER_2_ptp_1588_timer_syncer_0: ptp_1588_timer_syncer@80020000 {
			interrupts = < 0 96 4 >;
			compatible = "xlnx,ptp-1588-timer-syncer-2.0" , "xlnx,timer-syncer-1588-3.0";
			xlnx,resync-clk-period = <6400>;
			xlnx,num-ports = <1>;
			interrupt-parent = <&imux>;
			xlnx,ts-clk-period = <4>;
			xlnx,enable-high-accuracy-mode = <0>;
			xlnx,ip-name = "ptp_1588_timer_syncer";
			reg = <0x0 0x80020000 0x0 0x10000>;
			clocks = <&versal_clk 65>, <&misc_clk_3>;
			xlnx,core-mode = "Timer_Syncer";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,cs-debug-mode = <0>;
			status = "okay";
			xlnx,core-configuration = <0>;
			clock-names = "s_axi_aclk" , "ts_clk";
			xlnx,timer-format = "Both";
			xlnx,axi4lite-freq = <150>;
			interrupt-names = "tod_intr";
			xlnx,enable-ext-tod-bus = <1>;
			xlnx,tod-sec-clk-freq = <100>;
			xlnx,sv-sim-mode = <0>;
			xlnx,name = "MRMAC_1588_HELPER_HIER_SYS_TIMER_2_ptp_1588_timer_syncer_0";
		};
		MRMAC_1588_HELPER_HIER_SYS_TIMER_3_ptp_1588_timer_syncer_0: ptp_1588_timer_syncer@80030000 {
			interrupts = < 0 96 4 >;
			compatible = "xlnx,ptp-1588-timer-syncer-2.0" , "xlnx,timer-syncer-1588-3.0";
			xlnx,resync-clk-period = <6400>;
			xlnx,num-ports = <1>;
			interrupt-parent = <&imux>;
			xlnx,ts-clk-period = <4>;
			xlnx,enable-high-accuracy-mode = <0>;
			xlnx,ip-name = "ptp_1588_timer_syncer";
			reg = <0x0 0x80030000 0x0 0x10000>;
			clocks = <&versal_clk 65>, <&misc_clk_3>;
			xlnx,core-mode = "Timer_Syncer";
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,cs-debug-mode = <0>;
			status = "okay";
			xlnx,core-configuration = <0>;
			clock-names = "s_axi_aclk" , "ts_clk";
			xlnx,timer-format = "Both";
			xlnx,axi4lite-freq = <150>;
			interrupt-names = "tod_intr";
			xlnx,enable-ext-tod-bus = <1>;
			xlnx,tod-sec-clk-freq = <100>;
			xlnx,sv-sim-mode = <0>;
			xlnx,name = "MRMAC_1588_HELPER_HIER_SYS_TIMER_3_ptp_1588_timer_syncer_0";
		};
		mrmac_0_core: mrmac@a4010000 {
			zclock-names1 = "rx_axi_clk0" , "rx_axi_clk1" , "rx_axi_clk2" , "rx_axi_clk3" , "rx_flexif_clk0" , "rx_flexif_clk1" , "rx_flexif_clk2" , "rx_flexif_clk3" , "rx_ts_clk0" , "rx_ts_clk1" , "rx_ts_clk2" , "rx_ts_clk3" , "s_axi_aclk" , "tx_axi_clk0" , "tx_axi_clk1" , "tx_axi_clk2" , "tx_axi_clk3" , "tx_flexif_clk0" , "tx_flexif_clk1" , "tx_flexif_clk2" , "tx_flexif_clk3" , "tx_ts_clk0" , "tx_ts_clk1" , "tx_ts_clk2" , "tx_ts_clk3" ;
			xlnx,gt-ch0-rx-user-data-width-c0 = <80>;
			xlnx,mac-port0-ability-a15-c0 = <0>;
			xlnx,gt-ch0-rx-user-data-width-c1 = <80>;
			xlnx,mac-port0-rx-etype-gcp-c0 = <0x8808>;
			xlnx,mac-port3-ability-a16-c0 = <0>;
			xlnx,mac-port2-ability-a0-c0 = <0>;
			xlnx,mac-port0-rx-etype-gcp-c1 = <0x8808>;
			xlnx,mac-port2-rx-etype-gcp-c0 = <0x8808>;
			xlnx,mac-port2-fec-capability-c0 = <0x0>;
			reg = <0x0 0xa4010000 0x0 0x1000>;
			xlnx,gt-ch0-tx-int-data-width-c0 = <80>;
			xlnx,mac-port2-rx-etype-gcp-c1 = <0x8808>;
			xlnx,mac-port1-rx-flow-c0 = <0>;
			xlnx,mac-port0-ability-a4-c0 = <0>;
			xlnx,gt-ch0-tx-int-data-width-c1 = <80>;
			xlnx,mac-port3-c1-asm-dir-c0 = <0>;
			xlnx,mac-port1-rx-flow-c1 = <0>;
			xlnx,mac-port1-ability-a13-c0 = <0>;
			xlnx,save-or-edit2 = <0>;
			xlnx,mac-port2-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,mac-port2-fec-capability-f0-c0 = <0>;
			xlnx,gt-ch1-txprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,mac-port2-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,gt-ch1-txprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,mac-port3-next-page-c0 = <0>;
			xlnx,mac-port3-fec-capability-f1-c0 = <0>;
			xlnx,mac-port0-rate-c0 = "25GE";
			xlnx,gt-ch2-rx-data-decoding-c0 = "RAW";
			xlnx,mac-port3-selector-field-c0 = <0>;
			xlnx,gt-sig-mode = "NRZ";
			xlnx,mac-port0-rate-c1 = "N/A";
			xlnx,gt-ch2-rx-data-decoding-c1 = "RAW";
			xlnx,diffclk-board-interface = "Custom";
			xlnx,mrmac-location-c0 = "MRMAC_X0Y0";
			xlnx,mrmac-location-c1 = "MRMAC_X0Y3";
			xlnx,mac-port3-acknowledge-c0 = <0>;
			axistream-connected = <&DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_0_axi_mcdma_0>;
			xlnx,mac-port3-ability-a1-c0 = <0>;
			xlnx,mac-port2-ability-a11-c0 = <0>;
			xlnx,mac-port1-technology-ability-field-c0 = <0x0>;
			xlnx,mac-port0-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,mac-port1-ability-a5-c0 = <0>;
			xlnx,mac-port3-transmitted-nonce-field-c0 = <0x1f>;
			xlnx,mac-port0-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port3-preemption-c0 = <0>;
			xlnx,mac-port2-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,mac-port2-25gbase-cr1-c0 = <0>;
			xlnx,versal-gt-board-flow = <0>;
			xlnx,mac-port3-preemption-c1 = <0>;
			xlnx,mac-port3-25gbase-kr1-c0 = <0>;
			xlnx,mac-port2-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,gt-ch0-tx-pll-type-c0 = "LCPLL";
			xlnx,mac-port0-tx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port1-f3-clause91-fec-requested-c0 = <0>;
			xlnx,gt-ch0-tx-pll-type-c1 = "LCPLL";
			xlnx,mac-port2-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,mac-port0-tx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port2-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,mac-port0-50gbase-kr2-c0 = <0>;
			xlnx,mrmac-data-path-interface-port3-c0 = "Independent , 64b , Non-Segmented";
			xlnx,mac-port2-ability-a6-c0 = <0>;
			xlnx,channel-ids = "1";
			xlnx,axistream-dwidth = <64>;
			xlnx,mac-port3-rx-pause-da-mcast-c0 = <0x180 0xc2000001>;
			xlnx,port0-1588v2-operation-mode-c0 = "No , operation";
			xlnx,mrmac-data-path-interface-c1 = "N/A";
			xlnx,mac-port3-rx-pause-da-mcast-c1 = <0x180 0xc2000001>;
			xlnx,gt-ch2-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,port2-1588v2-clocking-c0 = "Ordinary/Boundary , Clock";
			xlnx,port0-1588v2-operation-mode-c1 = "No , operation";
			xlnx,mac-port3-c0-pause-c0 = <0>;
			xlnx,mac-port2-rx-flow-c0 = <0>;
			xlnx,name = "mrmac_0_core";
			xlnx,mac-port0-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,gt-ch2-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch2-rx-outclk-source-c1 = "RXPROGDIVCLK";
			xlnx,port2-1588v2-clocking-c1 = "Ordinary/Boundary , Clock";
			xlnx,mac-port2-rx-flow-c1 = <0>;
			xlnx,mac-port0-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,mac-port1-f4-clause74-fec-requested-c0 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,mac-port2-next-page-c0 = <0>;
			xlnx,mac-port0-rx-etype-ppp-c0 = <0x8808>;
			xlnx,flex-port3-enable-time-stamping-c0 = <0>;
			xlnx,mac-port0-rx-etype-ppp-c1 = <0x8808>;
			xlnx,gt-drp-clk-c0 = <100>;
			xlnx,mac-port3-tx-sa-ppp-c0 = <0x0>;
			xlnx,mac-port2-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,mac-port2-rx-etype-ppp-c0 = <0x8808>;
			xlnx,flex-port3-enable-time-stamping-c1 = <0>;
			xlnx,gt-drp-clk-c1 = <100>;
			xlnx,gt-ch2-tx-user-data-width-c0 = <80>;
			xlnx,mac-port3-tx-sa-ppp-c1 = <0x0>;
			xlnx,mac-port3-ability-a7-c0 = <0>;
			xlnx,mac-port2-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,mac-port2-rx-etype-ppp-c1 = <0x8808>;
			xlnx,mac-port2-ability-a17-c0 = <0>;
			xlnx,gt-ch2-tx-user-data-width-c1 = <80>;
			xlnx,mac-port0-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port0-tx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch3-txprogdiv-freq-enable-c0;
			xlnx,mac-port0-ability-a14-c0 = <0>;
			xlnx,mac-port1-enable-an-lt-c0 = <0>;
			xlnx,gt-ch3-txprogdiv-freq-enable-c1;
			xlnx,mac-port2-tx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port3-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,mac-port3-enable-an-lt-c0 = <0>;
			xlnx,mac-port2-tx-opcode-ppp-c1 = <0x101>;
			xlnx,gt-ch1-rx-buffer-mode-c0 = <1>;
			xlnx,mac-port3-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,gt-ch1-rx-buffer-mode-c1 = <1>;
			xlnx,mac-port3-ability-a15-c0 = <0>;
			xlnx,gt-ch3-rx-data-decoding-c0 = "RAW";
			xlnx,gt-ch1-tx-buffer-mode-c0 = <1>;
			clock-names = "s_axi_aclk" , "rx_axi_clk" , "rx_flexif_clk" , "rx_ts_clk" , "tx_axi_clk" , "tx_flexif_clk" , "tx_ts_clk";
			xlnx,gt-ch3-rx-data-decoding-c1 = "RAW";
			xlnx,gt-ch1-tx-buffer-mode-c1 = <1>;
			xlnx,mac-port1-rx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port0-ability-a3-c0 = <0>;
			xlnx,gt-ch2-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,mac-port1-rx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port1-ability-a12-c0 = <0>;
			xlnx,gtm-group-select2-c0 = "GTM_DUAL_X0Y0";
			xlnx,gt-ch2-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch1-tx-int-data-width-c0 = <80>;
			xlnx,gtm-group-select2-c1 = "GTM_DUAL_X0Y0";
			xlnx,gt-ch1-tx-int-data-width-c1 = <80>;
			xlnx,ethernet-board-interface = "Custom";
			xlnx,mrmac-mode-c0 = "MAC+PCS";
			xlnx,mac-port0-rx-etype-gpp-c0 = <0x8808>;
			xlnx,mrmac-mode-c1 = "MAC+PCS";
			xlnx,mac-port3-fec-capability-f0-c0 = <0>;
			xlnx,mac-port0-rx-etype-gpp-c1 = <0x8808>;
			xlnx,mrmac-exdes-gt-location-c0 = "GTY_QUAD_X1Y1";
			xlnx,mac-port3-tx-sa-gpp-c0 = <0x0>;
			xlnx,mac-port2-rx-etype-gpp-c0 = <0x8808>;
			xlnx,mac-port3-tx-sa-gpp-c1 = <0x0>;
			xlnx,mac-port2-rx-etype-gpp-c1 = <0x8808>;
			xlnx,mac-port2-enable-time-stamping-c0 = <1>;
			xlnx,flex-port2-mode-c0 = "N/A";
			xlnx,mac-port2-enable-time-stamping-c1 = <0>;
			xlnx,flex-port2-mode-c1 = "N/A";
			xlnx,mac-port1-fec-capability-c0 = <0x0>;
			xlnx,gt-ch3-rxprogdiv-freq-enable-c0;
			xlnx,mac-port3-ability-a0-c0 = <0>;
			xlnx,mac-port2-ability-a10-c0 = <0>;
			xlnx,gt-ch3-rxprogdiv-freq-enable-c1;
			xlnx,mac-port2-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port1-ability-a4-c0 = <0>;
			xlnx,gt-ch3-tx-refclk-frequency-c0 = <0x13356219>;
			xlnx,gt-ch2-rxprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,gt-ch0-tx-line-rate-c0 = <0x1896402>;
			xlnx,mac-port3-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,mac-port3-rx-flow-c0 = <0>;
			xlnx,mac-port2-tx-opcode-gpp-c1 = <0x1>;
			xlnx,mac-port1-next-page-c0 = <0>;
			xlnx,gt-ch3-tx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,gt-ch2-rxprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,gt-ch0-tx-line-rate-c1 = <0x1896402>;
			xlnx,mac-port3-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,mac-port3-rx-flow-c1 = <0>;
			xlnx,mac-port1-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,gt-ch2-tx-line-rate-c0 = <0x1896402>;
			xlnx,mac-port3-echoed-nonce-field-c0 = <0x0>;
			xlnx,mac-port2-tx-sa-ppp-c0 = <0x0>;
			xlnx,mac-port2-selector-field-c0 = <0>;
			xlnx,mac-port1-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,gt-ch2-tx-line-rate-c1 = <0x1896402>;
			xlnx,mac-port2-tx-sa-ppp-c1 = <0x0>;
			xlnx,mac-port1-rx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port3-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,mac-port1-rx-opcode-gpp-c1 = <0x1>;
			xlnx,mac-port3-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,mac-port2-c0-pause-c0 = <0>;
			xlnx,gt-ch2-tx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port3-rx-opcode-ppp-c0 = <0x101>;
			xlnx,gt-ch3-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,gt-ch2-tx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port3-rx-opcode-ppp-c1 = <0x101>;
			xlnx,gt-ch3-tx-pll-type-c0 = "LCPLL";
			xlnx,gt-ch3-rx-outclk-source-c1 = "RXPROGDIVCLK";
			xlnx,mrmac-data-path-interface-port2-c0 = "Independent , 64b , Non-Segmented";
			xlnx,mac-port2-ability-a5-c0 = <0>;
			xlnx,mac-port0-fec-capability-f3-c0 = <0>;
			xlnx,gt-ch3-tx-pll-type-c1 = "LCPLL";
			xlnx,gt-ch0-tx-user-data-width-c0 = <80>;
			xlnx,flex-port3-data-rate-c0 = "N/A";
			xlnx,gt-ch0-tx-user-data-width-c1 = <80>;
			xlnx,mac-port2-50gbase-cr2-c0 = <0>;
			xlnx,flex-port3-data-rate-c1 = "N/A";
			xlnx,mac-port0-ability-a9-c0 = <0>;
			xlnx,mac-port3-50gbase-kr2-c0 = <0>;
			xlnx,mac-port1-ability-a18-c0 = <0>;
			xlnx,mac-port1-rx-pause-sa-c0 = <0x0>;
			xlnx,gt-ch1-tx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port1-rx-pause-sa-c1 = <0x0>;
			xlnx,mac-port0-transmitted-nonce-field-c0 = <0x1f>;
			xlnx,gt-ch1-tx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port1-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,gtlane = <0>;
			xlnx,mac-port2-tx-sa-gpp-c0 = <0x0>;
			xlnx,mac-port1-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,mrmac-configuration-type = "Static , Configuration";
			xlnx,mac-port2-tx-sa-gpp-c1 = <0x0>;
			xlnx,mac-port1-f2-clause74-fec-ability-c0 = <0>;
			xlnx,mac-port3-ability-a6-c0 = <0>;
			xlnx,mac-port2-ability-a16-c0 = <0>;
			xlnx,mac-port1-rate-c0 = "25GE";
			xlnx,mac-port3-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,mac-port1-rate-c1 = "N/A";
			xlnx,gt-ch0-tx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port3-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,gt-ch0-tx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port3-rx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port0-ability-a13-c0 = <0>;
			xlnx,mac-port3-rx-opcode-gpp-c1 = <0x1>;
			xlnx,mac-port0-next-page-c0 = <0>;
			xlnx,gt-pipeline-stages = <0>;
			xlnx,mac-port1-tx-sa-ppp-c0 = <0x0>;
			xlnx,mrmac-is-gt-wiz-old = <1>;
			xlnx,mac-port3-ability-a14-c0 = <0>;
			xlnx,mac-port1-tx-sa-ppp-c1 = <0x0>;
			xlnx,gt-ch3-rx-user-data-width-c0 = <80>;
			xlnx,gt-ch3-rx-user-data-width-c1 = <80>;
			xlnx,gt-ch0-rx-int-data-width-c0 = <80>;
			xlnx,mac-port3-tx-da-ppp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port2-acknowledge-c0 = <0>;
			xlnx,mac-port0-ability-a2-c0 = <0>;
			xlnx,gt-ch0-rx-int-data-width-c1 = <80>;
			xlnx,mac-port3-tx-da-ppp-c1 = <0x180 0xc2000001>;
			xlnx,mac-port1-ability-a11-c0 = <0>;
			xlnx,gtm-group-select1-c0 = "GTM_DUAL_X0Y0";
			xlnx,gt-ch0-rxprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,gtm-group-select1-c1 = "GTM_DUAL_X0Y0";
			xlnx,gt-ch1-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch1-rx-line-rate-c0 = <0x1896402>;
			xlnx,gt-ch0-rxprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,include-auto-neg-lt-logic-c0 = "None";
			xlnx,gt-ch2-tx-int-data-width-c0 = <80>;
			xlnx,gt-ch1-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch1-rx-line-rate-c1 = <0x1896402>;
			xlnx,include-auto-neg-lt-logic-c1 = "None";
			xlnx,mac-port1-echoed-nonce-field-c0 = <0x0>;
			xlnx,gt-ch3-rx-line-rate-c0 = <0x1896402>;
			xlnx,gt-ch2-tx-int-data-width-c1 = <80>;
			xlnx,gt-ch0-rx-buffer-mode-c0 = <1>;
			xlnx,flex-port2-data-rate-c0 = "N/A";
			xlnx,fec-slice3-cfg-c0 = "FEC , Disabled , (Bypass)";
			xlnx,gt-ch3-rx-line-rate-c1 = <0x1896402>;
			xlnx,gt-ch0-rx-buffer-mode-c1 = <1>;
			xlnx,flex-port2-data-rate-c1 = "N/A";
			xlnx,fec-slice3-cfg-c1 = "FEC , Disabled , (Bypass)";
			xlnx,num-queues = /bits/ 16 <0x1>;
			xlnx,gt-ch0-tx-buffer-mode-c0 = <1>;
			xlnx,mac-port1-25gbase-cr1-c0 = <0>;
			max-speed = <25000>;
			xlnx,gt-ch0-tx-buffer-mode-c1 = <1>;
			xlnx,mac-port2-25gbase-kr1-c0 = <0>;
			status = "okay";
			xlnx,mac-port1-c0-pause-c0 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-enable-c0;
			xlnx,mac-port0-oui-1-0-c0 = <0x0>;
			xlnx,mac-port1-ability-a3-c0 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-enable-c1;
			xlnx,mac-port1-tx-sa-gpp-c0 = <0x0>;
			xlnx,mac-port1-f1-clause91-fec-ability-c0 = <0>;
			xlnx,mac-port1-tx-sa-gpp-c1 = <0x0>;
			xlnx,flex-port2-enable-time-stamping-c0 = <0>;
			xlnx,lane1-gt-loc-c0 = "X0Y0";
			xlnx,mac-port2-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,flex-port2-enable-time-stamping-c1 = <0>;
			xlnx,lane1-gt-loc-c1 = "X0Y0";
			xlnx,is-board-project = <1>;
			xlnx,mrmac-port0-ability-c0 = "50GAUI-1 , Wide";
			xlnx,mac-port3-tx-da-gpp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port2-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port0-fec-capability-c0 = <0x0>;
			xlnx,mac-port3-tx-da-gpp-c1 = <0x180 0xc2000001>;
			xlnx,gt-ch1-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch1-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,fec-slice1-cfg-c0 = "FEC , Disabled , (Bypass)";
			xlnx,mrmac-data-path-interface-port1-c0 = "Independent , 64b , Non-Segmented";
			xlnx,mac-port2-ability-a4-c0 = <0>;
			xlnx,fec-slice1-cfg-c1 = "FEC , Disabled , (Bypass)";
			xlnx,mac-port0-fec-capability-f2-c0 = <0>;
			xlnx,mac-port0-tx-sa-ppp-c0 = <0x0>;
			xlnx,mac-port1-selector-field-c0 = <0>;
			xlnx,mac-port0-tx-sa-ppp-c1 = <0x0>;
			xlnx,edk-iptype = "PERIPHERAL";
			xlnx,mac-port0-ability-a8-c0 = <0>;
			xlnx,mac-port0-rx-pause-da-ucast-c0 = <0x0>;
			xlnx,mac-port1-fec-capability-f3-c0 = <0>;
			xlnx,mac-port2-tx-da-ppp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port0-rx-pause-da-ucast-c1 = <0x0>;
			xlnx,mac-port1-ability-a17-c0 = <0>;
			xlnx,gt-ch2-rxprogdiv-freq-enable-c0;
			xlnx,mac-port2-tx-da-ppp-c1 = <0x180 0xc2000001>;
			xlnx,gt-ch2-rxprogdiv-freq-enable-c1;
			xlnx,port0-1588v2-clocking-c0 = "Ordinary/Boundary , Clock";
			xlnx,port0-1588v2-clocking-c1 = "Ordinary/Boundary , Clock";
			xlnx,mac-port2-technology-ability-field-c0 = <0x0>;
			xlnx,flex-port1-data-rate-c0 = "N/A";
			xlnx,enable-all-ports = <0>;
			xlnx,gt-ch1-rx-user-data-width-c0 = <80>;
			xlnx,mrmac-configuration-number = <1>;
			xlnx,mac-port2-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,flex-port1-data-rate-c1 = "N/A";
			xlnx,gt-ch1-rx-user-data-width-c1 = <80>;
			xlnx,mac-port3-ability-a5-c0 = <0>;
			xlnx,mac-port2-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,mac-port2-ability-a15-c0 = <0>;
			xlnx,mac-port1-enable-time-stamping-c0 = <1>;
			xlnx,mac-port1-enable-time-stamping-c1 = <0>;
			xlnx,flex-port3-mode-c0 = "N/A";
			xlnx,mac-port0-c1-asm-dir-c0 = <0>;
			xlnx,mac-port1-ability-a9-c0 = <0>;
			xlnx,mac-port1-remote-fault-c0 = <0>;
			xlnx,flex-port3-mode-c1 = "N/A";
			xlnx,mac-port0-ability-a12-c0 = <0>;
			xlnx,mac-port1-rx-etype-pcp-c0 = <0x8808>;
			xlnx,mac-port3-remote-fault-c0 = <0>;
			xlnx,mac-port1-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port3-rx-etype-pcp-c0 = <0x8808>;
			xlnx,mac-port0-tx-sa-gpp-c0 = <0x0>;
			xlnx,mac-port1-oui-1-0-c0 = <0x0>;
			xlnx,port3-1588v2-clocking-c0 = "Ordinary/Boundary , Clock";
			xlnx,mac-port3-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port2-transmitted-nonce-field-c0 = <0x1f>;
			xlnx,mac-port0-tx-sa-gpp-c1 = <0x0>;
			xlnx,port3-1588v2-operation-mode-c0 = "No , operation";
			xlnx,port3-1588v2-clocking-c1 = "Ordinary/Boundary , Clock";
			xlnx,mac-port3-ability-a13-c0 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,port3-1588v2-operation-mode-c1 = "No , operation";
			xlnx,mac-port2-tx-da-gpp-c0 = <0x180 0xc2000001>;
			xlnx,gt-ch2-txprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,mac-port2-tx-da-gpp-c1 = <0x180 0xc2000001>;
			xlnx,mac-port0-ability-a1-c0 = <0>;
			xlnx,mrmac-port1-ability-c0 = "N/A";
			xlnx,mac-port3-f2-clause74-fec-ability-c0 = <0>;
			xlnx,mac-port0-c0-pause-c0 = <0>;
			xlnx,mac-port1-ability-a10-c0 = <0>;
			xlnx,gt-ch1-rx-int-data-width-c0 = <80>;
			xlnx,gt-ch1-rx-int-data-width-c1 = <80>;
			xlnx,gt-ch0-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,mac-port2-f3-clause91-fec-requested-c0 = <0>;
			xlnx,mac-port0-tx-flow-c0 = <0>;
			xlnx,gt-ch0-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,mac-port0-tx-flow-c1 = <0>;
			xlnx,mac-port0-preemption-c0 = <0>;
			xlnx,gt-ch3-tx-int-data-width-c0 = <80>;
			xlnx,mac-port0-preemption-c1 = <0>;
			xlnx,gt-ch3-tx-int-data-width-c1 = <80>;
			xlnx,mac-port1-tx-da-ppp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port1-tx-da-ppp-c1 = <0x180 0xc2000001>;
			xlnx,mac-port1-rx-etype-gcp-c0 = <0x8808>;
			xlnx,mac-port1-ability-a2-c0 = <0>;
			xlnx,mac-port1-rx-etype-gcp-c1 = <0x8808>;
			xlnx,mac-port3-rx-etype-gcp-c0 = <0x8808>;
			xlnx,rxmem = <65536>;
			xlnx,mac-port3-rx-etype-gcp-c1 = <0x8808>;
			xlnx,flex-port0-data-rate-c0 = "100GE";
			xlnx,gt-ch2-tx-pll-type-c0 = "LCPLL";
			xlnx,flex-port0-data-rate-c1 = "N/A";
			xlnx,gt-ch2-tx-pll-type-c1 = "LCPLL";
			xlnx,mac-port2-f4-clause74-fec-requested-c0 = <0>;
			xlnx,mac-port1-50gbase-cr2-c0 = <0>;
			xlnx,mac-port3-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,mac-port2-50gbase-kr2-c0 = <0>;
			xlnx,mac-port0-ability-a18-c0 = <0>;
			xlnx,mac-port3-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port2-rate-c0 = "25GE";
			xlnx,mac-port0-rx-pause-sa-c0 = <0x0>;
			xlnx,gt-ch0-tx-data-encoding-c0 = "RAW";
			xlnx,mac-port2-rate-c1 = "N/A";
			xlnx,mac-port0-rx-pause-sa-c1 = <0x0>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			xlnx,gt-ch0-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch0-tx-data-encoding-c1 = "RAW";
			xlnx,gt-ch0-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,mrmac-data-path-interface-port0-c0 = "Independent , 64b , Non-Segmented";
			xlnx,mac-port2-ability-a3-c0 = <0>;
			xlnx,mac-port0-fec-capability-f1-c0 = <0>;
			xlnx,mac-port2-oui-1-0-c0 = <0x0>;
			compatible = "xlnx,mrmac-3.1" , "xlnx,mrmac-ethernet-1.0";
			xlnx,mac-port1-tx-da-gpp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port0-ability-a7-c0 = <0>;
			xlnx,mac-port1-fec-capability-f2-c0 = <0>;
			xlnx,mac-port3-f1-clause91-fec-ability-c0 = <0>;
			xlnx,mac-port1-tx-da-gpp-c1 = <0x180 0xc2000001>;
			xlnx,mac-port1-ability-a16-c0 = <0>;
			xlnx,mac-port2-fec-capability-f3-c0 = <0>;
			xlnx,mac-port1-rx-pause-da-ucast-c0 = <0x0>;
			xlnx,mac-port1-rx-pause-da-ucast-c1 = <0x0>;
			xlnx,gt-ch3-tx-user-data-width-c0 = <80>;
			xlnx,gt-ch1-txprogdiv-freq-enable-c0;
			xlnx,mrmac-port2-ability-c0 = "50GAUI-1 , Wide";
			xlnx,gt-ch3-tx-user-data-width-c1 = <80>;
			xlnx,gt-ch1-txprogdiv-freq-enable-c1;
			xlnx,gt-ch0-txprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,mac-port1-tx-flow-c0 = <0>;
			xlnx,mac-port0-selector-field-c0 = <0>;
			xlnx,gt-ch0-txprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,mac-port3-ability-a4-c0 = <0>;
			xlnx,mac-port2-ability-a14-c0 = <0>;
			xlnx,mac-port1-tx-flow-c1 = <0>;
			xlnx,mac-port0-tx-da-ppp-c0 = <0x180 0xc2000001>;
			xlnx,mac-port3-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,mac-port0-tx-da-ppp-c1 = <0x180 0xc2000001>;
			xlnx,mac-port3-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,mac-port1-ability-a8-c0 = <0>;
			xlnx,mac-port1-acknowledge-c0 = <0>;
			xlnx,gt-ch0-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,mac-port0-ability-a11-c0 = <0>;
			xlnx,gt-ch0-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,mac-port1-tx-opcode-ppp-c0 = <0x101>;
			xlnx,gt-ch1-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,mac-port3-ability-a12-c0 = <0>;
			xlnx,mac-port1-tx-opcode-ppp-c1 = <0x101>;
			xlnx,flex-port1-enable-time-stamping-c0 = <0>;
			xlnx,gt-ch1-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,flex-port1-enable-time-stamping-c1 = <0>;
			xlnx,mac-port0-25gbase-cr1-c0 = <0>;
			xlnx,mac-port0-ability-a0-c0 = <0>;
			xlnx,mac-port0-rx-pause-da-mcast-c0 = <0x180 0xc2000001>;
			xlnx,mac-port1-rx-etype-ppp-c0 = <0x8808>;
			xlnx,gt-ch1-rxprogdiv-freq-enable-c0;
			xlnx,mac-port1-rx-etype-ppp-c1 = <0x8808>;
			xlnx,mac-port0-rx-pause-da-mcast-c1 = <0x180 0xc2000001>;
			xlnx,mac-port1-25gbase-kr1-c0 = <0>;
			xlnx,gt-ch1-rxprogdiv-freq-enable-c1;
			xlnx,mrmac-speed-c0 = "4x25GE";
			xlnx,mac-port3-rx-etype-ppp-c0 = <0x8808>;
			xlnx,mac-port0-rx-opcode-ppp-c0 = <0x101>;
			xlnx,mrmac-speed-c1 = "1x100GE";
			xlnx,mac-port3-rx-etype-ppp-c1 = <0x8808>;
			xlnx,mac-port2-ability-a9-c0 = <0>;
			xlnx,mac-port0-rx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port1-c1-asm-dir-c0 = <0>;
			xlnx,gt-ch2-rx-int-data-width-c0 = <80>;
			xlnx,save-or-edit = "Edit";
			xlnx,mac-port0-enable-an-lt-c0 = <0>;
			xlnx,gt-ch2-rx-int-data-width-c1 = <80>;
			xlnx,timestamp-clk-period-ns = <4>;
			xlnx,mac-port2-enable-an-lt-c0 = <0>;
			xlnx,mac-port0-tx-da-gpp-c0 = <0x180 0xc2000001>;
			xlnx,gt-ch3-rxprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,mac-port3-oui-1-0-c0 = <0x0>;
			xlnx,mac-port0-tx-da-gpp-c1 = <0x180 0xc2000001>;
			xlnx,gt-ch3-rxprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,mac-port1-ability-a1-c0 = <0>;
			xlnx,mac-port0-f3-clause91-fec-requested-c0 = <0>;
			xlnx,mac-port0-technology-ability-field-c0 = <0x0>;
			xlnx,gt-ch1-tx-data-encoding-c0 = "RAW";
			xlnx,mrmac-port3-ability-c0 = "N/A";
			xlnx,mac-port1-tx-opcode-gpp-c0 = <0x1>;
			xlnx,gt-ch1-tx-data-encoding-c1 = "RAW";
			xlnx,mac-port1-tx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-group-select-c0 = "X0Y0";
			xlnx,port2-1588v2-operation-mode-c0 = "No , operation";
			xlnx,gt-group-select-c1 = "X0Y0";
			xlnx,port2-1588v2-operation-mode-c1 = "No , operation";
			xlnx,mac-port3-tx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port2-tx-flow-c0 = <0>;
			xlnx,flex-port0-mode-c0 = "PCS/BASE-R";
			xlnx,mac-port0-enable-time-stamping-c0 = <1>;
			xlnx,mac-port0-f2-clause74-fec-ability-c0 = <0>;
			xlnx,mac-port1-rx-etype-gpp-c0 = <0x8808>;
			xlnx,mac-port1-preemption-c0 = <0>;
			xlnx,mac-port3-tx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port2-tx-flow-c1 = <0>;
			xlnx,flex-port0-mode-c1 = "N/A";
			xlnx,mac-port0-ability-a17-c0 = <0>;
			xlnx,mac-port0-enable-time-stamping-c1 = <0>;
			xlnx,mac-port1-rx-etype-gpp-c1 = <0x8808>;
			xlnx,mac-port1-preemption-c1 = <0>;
			xlnx,gt-ch1-tx-user-data-width-c0 = <80>;
			xlnx,mac-port3-rx-etype-gpp-c0 = <0x8808>;
			xlnx,mac-port0-rx-opcode-gpp-c0 = <0x1>;
			xlnx,gt-ch1-tx-user-data-width-c1 = <80>;
			xlnx,mac-port3-rx-etype-gpp-c1 = <0x8808>;
			xlnx,mac-port0-rx-opcode-gpp-c1 = <0x1>;
			xlnx,mrmac-exdes-gt-refclk-location-c0 = "GTY_REFCLK_X1Y2";
			xlnx,mac-port3-ability-a18-c0 = <0>;
			xlnx,mac-port2-rx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port2-ability-a2-c0 = <0>;
			xlnx,mac-port0-fec-capability-f0-c0 = <0>;
			xlnx,mac-port3-rx-pause-sa-c0 = <0x0>;
			xlnx,mac-port2-rx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port0-f4-clause74-fec-requested-c0 = <0>;
			xlnx,mac-port3-rx-pause-sa-c1 = <0x0>;
			xlnx,gt-type-c0 = "GTY";
			xlnx,mac-port0-ability-a6-c0 = <0>;
			xlnx,mac-port1-fec-capability-f1-c0 = <0>;
			xlnx,gt-ch1-tx-line-rate-c0 = <0x1896402>;
			xlnx,gt-type-c1 = "GTY";
			xlnx,mac-port1-ability-a15-c0 = <0>;
			xlnx,gt-ch1-tx-line-rate-c1 = <0x1896402>;
			xlnx,mac-port2-fec-capability-f2-c0 = <0>;
			xlnx,gt-ch3-tx-line-rate-c0 = <0x1896402>;
			xlnx,gt-ch3-tx-line-rate-c1 = <0x1896402>;
			xlnx,mac-port3-fec-capability-f3-c0 = <0>;
			xlnx,mac-port2-rx-pause-da-ucast-c0 = <0x0>;
			xlnx,mrmac-clients-c0 = <4>;
			xlnx,mac-port2-rx-pause-da-ucast-c1 = <0x0>;
			xlnx,mrmac-clients-c1 = <1>;
			xlnx,flex-slice0-cfg-c0 = "FEC Disabled (Bypass)";
			xlnx,flex-slice0-cfg-c1 = "FEC Disabled (Bypass)";
			xlnx,mac-port3-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port3-ability-a3-c0 = <0>;
			xlnx,mac-port2-ability-a13-c0 = <0>;
			xlnx,gt-ch2-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,mac-port3-tx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch2-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,mac-port0-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,mac-port1-ability-a7-c0 = <0>;
			xlnx,mac-port0-ability-a10-c0 = <0>;
			xlnx,mac-port0-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,mac-port2-rx-opcode-gpp-c0 = <0x1>;
			xlnx,gt-ref-clk-freq-c0 = <0x13356219>;
			xlnx,ip-name = "mrmac";
			xlnx,port1-1588v2-clocking-c0 = "Ordinary/Boundary , Clock";
			xlnx,mac-port2-rx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ref-clk-freq-c1 = <0x99ab10c>;
			xlnx,mac-port0-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,gt-ch1-rxprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,port1-1588v2-clocking-c1 = "Ordinary/Boundary , Clock";
			xlnx,mac-port3-ability-a11-c0 = <0>;
			xlnx,mac-port0-f1-clause91-fec-ability-c0 = <0>;
			xlnx,mac-port0-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,gt-ch1-rxprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,gt-ch0-rx-data-decoding-c0 = "RAW";
			xlnx,mrmac-configuration-count = <1>;
			xlnx,mac-port2-echoed-nonce-field-c0 = <0x0>;
			xlnx,gt-ch0-rx-data-decoding-c1 = "RAW";
			xlnx,mac-port3-tx-flow-c0 = <0>;
			xlnx,gt-mode = "Wide";
			xlnx,mac-port3-tx-flow-c1 = <0>;
			xlnx,mac-port1-rx-pause-da-mcast-c0 = <0x180 0xc2000001>;
			xlnx,gt-ch3-rx-buffer-mode-c0 = <1>;
			xlnx,gt-ch0-txprogdiv-freq-enable-c0 =  "true";
			xlnx,mac-port2-ability-a8-c0 = <0>;
			xlnx,mac-port1-rx-pause-da-mcast-c1 = <0x180 0xc2000001>;
			xlnx,fast-sim-mode = <0>;
			xlnx,gt-ch3-rx-buffer-mode-c1 = <1>;
			xlnx,gt-ch0-txprogdiv-freq-enable-c1 =  "true";
			xlnx,mac-port3-rate-c0 = "25GE";
			xlnx,mac-port3-25gbase-cr1-c0 = <0>;
			xlnx,gt-ch3-tx-buffer-mode-c0 = <1>;
			xlnx,mac-port3-rate-c1 = "N/A";
			xlnx,gt-ch3-tx-buffer-mode-c1 = <1>;
			xlnx,gt-ch3-rx-int-data-width-c0 = <80>;
			xlnx,gt-ch2-tx-data-encoding-c0 = "RAW";
			xlnx,gt-ch1-tx-pll-type-c0 = "LCPLL";
			xlnx,gt-ch3-rx-int-data-width-c1 = <80>;
			xlnx,gt-ch2-tx-data-encoding-c1 = "RAW";
			xlnx,gt-ch1-tx-pll-type-c1 = "LCPLL";
			xlnx,mac-port3-technology-ability-field-c0 = <0x0>;
			xlnx,mac-port0-50gbase-cr2-c0 = <0>;
			xlnx,mac-port0-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,mac-port0-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,mac-port1-50gbase-kr2-c0 = <0>;
			xlnx,mac-port1-ability-a0-c0 = <0>;
			interrupt-parent = <&imux>;
			xlnx,mac-port0-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,gtctrl = <&GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0>;
			xlnx,gt-ch0-rx-line-rate-c0 = <0x1896402>;
			xlnx,mac-port3-fec-capability-c0 = <0x0>;
			xlnx,mac-port3-ability-a9-c0 = <0>;
			xlnx,mac-port2-c1-asm-dir-c0 = <0>;
			xlnx,mac-port0-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,gt-ch0-rx-line-rate-c1 = <0x1896402>;
			xlnx,gt-ch2-rx-line-rate-c0 = <0x1896402>;
			xlnx,phcindex = <0>;
			xlnx,gt-ch2-rx-line-rate-c1 = <0x1896402>;
			xlnx,mac-port0-ability-a16-c0 = <0>;
			xlnx,gt-ch0-rxprogdiv-freq-enable-c0 =  "true";
			xlnx,gt-ch0-rxprogdiv-freq-enable-c1 =  "true";
			xlnx,gt-ch0-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,mac-port3-ability-a17-c0 = <0>;
			xlnx,mac-port2-ability-a1-c0 = <0>;
			xlnx,gt-ch0-rx-outclk-source-c1 = "RXPROGDIVCLK";
			xlnx,mac-port1-transmitted-nonce-field-c0 = <0x1f>;
			xlnx,flex-port0-enable-time-stamping-c0 = <0>;
			xlnx,mac-port0-ability-a5-c0 = <0>;
			xlnx,mac-port1-fec-capability-f0-c0 = <0>;
			interrupts = < 0 88 4 0 91 4 >;
			xlnx,flex-port0-enable-time-stamping-c1 = <0>;
			xlnx,fec-slice2-cfg-c0 = "FEC , Disabled , (Bypass)";
			xlnx,mac-port1-ability-a14-c0 = <0>;
			xlnx,mac-port2-fec-capability-f1-c0 = <0>;
			xlnx,fec-slice2-cfg-c1 = "FEC , Disabled , (Bypass)";
			xlnx,gt-ch3-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,gt-ch2-rx-user-data-width-c0 = <80>;
			xlnx,mac-port0-acknowledge-c0 = <0>;
			xlnx,mac-port2-preemption-c0 = <0>;
			xlnx,gt-ch3-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,gt-ch2-rx-user-data-width-c1 = <80>;
			xlnx,mac-port3-fec-capability-f2-c0 = <0>;
			xlnx,mac-port2-f2-clause74-fec-ability-c0 = <0>;
			xlnx,mac-port2-preemption-c1 = <0>;
			xlnx,mac-port3-rx-pause-da-ucast-c0 = <0x0>;
			xlnx,gt-ch3-rx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mrmac-preset-c0 = "4x25GE , Wide";
			xlnx,mac-port3-rx-pause-da-ucast-c1 = <0x0>;
			clocks = <&misc_clk_5>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>;
			xlnx,gt-ch3-rx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,port1-1588v2-operation-mode-c0 = "No , operation";
			xlnx,mrmac-preset-c1 = "1x100GE , CAUI-4 , Wide";
			xlnx,mac-port3-ability-a2-c0 = <0>;
			xlnx,mac-port2-ability-a12-c0 = <0>;
			xlnx,mac-port1-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,mac-port0-echoed-nonce-field-c0 = <0x0>;
			xlnx,port1-1588v2-operation-mode-c1 = "No , operation";
			xlnx,mac-port3-f3-clause91-fec-requested-c0 = <0>;
			xlnx,mac-port1-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,gt-ch3-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,mac-port1-ability-a6-c0 = <0>;
			xlnx,gt-ch3-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch1-rx-data-decoding-c0 = "RAW";
			xlnx,mac-port0-25gbase-kr1-c0 = <0>;
			xlnx,gt-ch3-txprogdiv-freq-val-c0 = <0x266ac338>;
			xlnx,gt-ch1-rx-data-decoding-c1 = "RAW";
			xlnx,mac-port1-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,gt-ch3-txprogdiv-freq-val-c1 = <0x266ac338>;
			xlnx,mac-port1-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,gt-ch2-rx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port0-rx-flow-c0 = <0>;
			xlnx,gt-ch2-rx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port3-ability-a10-c0 = <0>;
			xlnx,fec-slice0-cfg-c0 = "FEC , Disabled , (Bypass)";
			xlnx,mac-port0-rx-flow-c1 = <0>;
			xlnx,fec-slice0-cfg-c1 = "FEC , Disabled , (Bypass)";
			xlnx,gt-ch3-tx-data-encoding-c0 = "RAW";
			xlnx,gt-ch3-tx-data-encoding-c1 = "RAW";
			xlnx,mac-port3-f4-clause74-fec-requested-c0 = <0>;
			xlnx,flex-port1-mode-c0 = "N/A";
			xlnx,mac-port2-ability-a7-c0 = <0>;
			xlnx,flex-port1-mode-c1 = "N/A";
			xlnx,mac-port0-remote-fault-c0 = <0>;
			xlnx,gt-ch1-rx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port3-enable-time-stamping-c0 = <1>;
			xlnx,mac-port2-rx-pause-da-mcast-c0 = <0x180 0xc2000001>;
			xlnx,mac-port0-rx-etype-pcp-c0 = <0x8808>;
			xlnx,gt-ch1-rx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port3-enable-time-stamping-c1 = <0>;
			xlnx,mac-port2-rx-pause-da-mcast-c1 = <0x180 0xc2000001>;
			xlnx,mac-port2-remote-fault-c0 = <0>;
			xlnx,mac-port0-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port2-rx-etype-pcp-c0 = <0x8808>;
			xlnx,mac-port1-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,gt-ch3-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,num-gt-channels = <4>;
			xlnx,mac-port2-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port1-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,gt-settings = "internal";
			xlnx,gt-ch3-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,mac-port2-f1-clause91-fec-ability-c0 = <0>;
			zclocks1 = <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_5>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>, <&misc_clk_3>;
			xlnx,mac-port1-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,gt-ch2-rx-buffer-mode-c0 = <1>;
			xlnx,gt-ch0-rx-refclk-frequency-c0 = <0x13356219>;
			xlnx,mac-port1-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,gt-mode-c0 = "Wide , Mode";
			xlnx,gt-ch2-rx-buffer-mode-c1 = <1>;
			xlnx,gt-ch0-rx-refclk-frequency-c1 = <0x9502f90>;
			xlnx,mac-port3-50gbase-cr2-c0 = <0>;
			xlnx,gt-mode-c1 = "Wide , Mode";
			xlnx,gt-ch2-tx-buffer-mode-c0 = <1>;
			xlnx,mac-port3-ability-a8-c0 = <0>;
			xlnx,mac-port2-ability-a18-c0 = <0>;
			xlnx,gt-ch2-tx-buffer-mode-c1 = <1>;
			xlnx,gt-ch1-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,mac-port2-rx-pause-sa-c0 = <0x0>;
			xlnx,mac-port2-rx-etype-pcp-c9 = <0x8808>;
			xlnx,gt-ch1-rx-outclk-source-c1 = "RXPROGDIVCLK";
			xlnx,mac-port2-rx-pause-sa-c1 = <0x0>;
			misc_clk_3: misc_clk_3 {
				compatible = "fixed-clock";
				clock-frequency = <250000000>;
				#clock-cells = <0>;
			};
			misc_clk_0: misc_clk_0 {
				compatible = "fixed-clock";
				clock-frequency = <390625000>;
				#clock-cells = <0>;
			};
		};
		mrmac_0_core_1: mrmac@a4011000 {
			xlnx,mac-port1-tx-da-ppp-c0 = "0x00000180 0xC2000001";
			xlnx,mac-port1-tx-da-ppp-c1 = "0x00000180 0xC2000001";
			xlnx,mac-port1-rx-etype-gcp-c0 = <0x8808>;
			xlnx,mac-port1-rx-pause-sa-c0 = "0x00000000 0x00000000";
			xlnx,mac-port1-rx-etype-gcp-c1 = <0x8808>;
			xlnx,gt-ch1-tx-refclk-frequency-c0 = "322.265625";
			xlnx,mac-port1-rx-pause-sa-c1 = "0x00000000 0x00000000";
			reg = <0x0 0xa4011000 0x0 0x1000>;
			xlnx,port1-1588v2-clocking-c0 = "Ordinary/Boundary Clock";
			xlnx,mac-port1-rx-flow-c0 = <0>;
			xlnx,gt-ch1-tx-refclk-frequency-c1 = "156.25";
			xlnx,gt-ch1-rxprogdiv-freq-val-c0 = "644.531";
			xlnx,rxmem = <65536>;
			xlnx,port1-1588v2-clocking-c1 = "Ordinary/Boundary Clock";
			xlnx,mac-port1-rx-flow-c1 = <0>;
			xlnx,gt-ch1-rxprogdiv-freq-val-c1 = "644.531";
			xlnx,mac-port1-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,gt-ch1-txprogdiv-freq-val-c0 = "644.531";
			xlnx,mac-port1-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,gtlane = <1>;
			xlnx,gt-ch1-txprogdiv-freq-val-c1 = "644.531";
			xlnx,mac-port1-rx-pause-da-mcast-c0 = "0x00000180 0xC2000001";
			xlnx,gt-mode = "Wide";
			xlnx,mac-port1-rx-pause-da-mcast-c1 = "0x00000180 0xC2000001";
			xlnx,mac-port1-rate-c1 = "N/A";
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			axistream-connected = <&DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_1_axi_mcdma_0>;
			xlnx,gt-ch1-tx-pll-type-c0 = "LCPLL";
			xlnx,gt-ch1-tx-pll-type-c1 = "LCPLL";
			compatible = "xlnx,mrmac-3.1" , "xlnx,mrmac-ethernet-1.0";
			xlnx,mac-port1-tx-sa-ppp-c0 = "0x00000000 0x00000000";
			xlnx,mac-port1-tx-da-gpp-c0 = "0x00000180 0xC2000001";
			xlnx,mac-port1-tx-sa-ppp-c1 = "0x00000000 0x00000000";
			xlnx,mac-port1-tx-da-gpp-c1 = "0x00000180 0xC2000001";
			xlnx,mac-port1-rx-pause-da-ucast-c0 = "0x00000000 0x00000000";
			xlnx,mac-port1-rx-pause-da-ucast-c1 = "0x00000000 0x00000000";
			interrupt-parent = <&imux>;
			xlnx,gt-ch1-txprogdiv-freq-enable-c0 = "true";
			xlnx,gt-ch1-txprogdiv-freq-enable-c1 = "true";
			xlnx,gtctrl = <&GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0>;
			xlnx,gt-ch1-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch1-rx-line-rate-c0 = "25.78125";
			xlnx,gt-ch1-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch1-rx-line-rate-c1 = "25.78125";
			xlnx,mac-port1-tx-flow-c0 = <0>;
			xlnx,mac-port1-tx-flow-c1 = <0>;
			xlnx,phcindex = <1>;
			xlnx,num-queues = /bits/ 16 <0x1>;
			xlnx,channel-ids = "1";
			max-speed = <25000>;
			xlnx,axistream-dwidth = <64>;
			xlnx,gt-ch2-txprogdiv-freq-enable-c1 = "true";
			xlnx,gt-ch1-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,mac-port1-tx-sa-gpp-c0 = "0x00000000 0x00000000";
			interrupts = < 0 89 4 0 93 4 >;
			xlnx,flex-port1-enable-time-stamping-c0 = <0>;
			xlnx,gt-ch1-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,mac-port1-tx-sa-gpp-c1 = "0x00000000 0x00000000";
			xlnx,flex-port1-enable-time-stamping-c1 = <0>;
			xlnx,mac-port1-rx-etype-ppp-c0 = <0x8808>;
			xlnx,gt-ch1-rxprogdiv-freq-enable-c0 = "true";
			xlnx,mac-port1-rx-etype-ppp-c1 = <0x8808>;
			xlnx,gt-ch1-rxprogdiv-freq-enable-c1 = "true";
			xlnx,gt-ch1-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch1-int-data-width-c0 = <80>;
			xlnx,gt-ch1-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch1-int-data-width-c1 = <80>;
			xlnx,mac-port1-tx-ethertype-ppp-c0 = <0x8808>;
			clocks = <&misc_clk_5>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>;
			xlnx,port1-1588v2-operation-mode-c0 = "No operation";
			xlnx,mac-port1-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,port1-1588v2-operation-mode-c1 = "No operation";
			xlnx,gt-ch1-rx-data-decoding-c0 = "RAW";
			xlnx,gt-ch1-rx-buffer-mode-c0 = <1>;
			xlnx,gt-ch1-rx-data-decoding-c1 = "RAW";
			xlnx,gt-ch1-rx-buffer-mode-c1 = <1>;
			xlnx,mac-port1-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,gt-ch1-tx-buffer-mode-c0 = <1>;
			xlnx,mac-port1-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,gt-ch1-tx-buffer-mode-c1 = <1>;
			xlnx,mac-port1-rx-opcode-ppp-c0 = <0x101>;
			clock-names = "s_axi_aclk" , "rx_axi_clk" , "rx_flexif_clk" , "rx_ts_clk" , "tx_axi_clk" , "tx_flexif_clk" , "tx_ts_clk";
			xlnx,gt-ch1-tx-data-encoding-c0 = "RAW";
			xlnx,mac-port1-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port1-rx-opcode-ppp-c1 = <0x101>;
			xlnx,gt-ch1-tx-data-encoding-c1 = "RAW";
			xlnx,mac-port1-tx-opcode-gpp-c1 = <0x1>;
			xlnx,flex-port1-data-rate-c0 = "N/A";
			xlnx,gt-ch1-rx-user-data-width-c0 = "80";
			xlnx,flex-port1-data-rate-c1 = "N/A";
			xlnx,mac-port1-rx-etype-gpp-c0 = <0x8808>;
			xlnx,gt-ch1-rx-user-data-width-c1 = "80";
			xlnx,flex-port1-mode-c0 = "N/A";
			xlnx,mac-port1-enable-time-stamping-c0 = <1>;
			xlnx,mac-port1-rx-etype-gpp-c1 = <0x8808>;
			xlnx,gt-ch1-tx-user-data-width-c0 = <80>;
			xlnx,flex-port1-mode-c1 = "N/A";
			xlnx,mac-port1-enable-time-stamping-c1 = <0>;
			xlnx,gt-ch1-tx-user-data-width-c1 = <80>;
			xlnx,gt-ch1-rx-refclk-frequency-c0 = "322.265625";
			xlnx,gt-ch1-rx-refclk-frequency-c1 = "156.25";
			xlnx,mac-port1-rx-etype-pcp-c0 = <0x8808>;
			xlnx,mac-port1-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,mac-port1-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port1-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,flex-slice1-cfg-c0 = "FEC Disabled (Bypass)";
			xlnx,gt-ch1-tx-line-rate-c0 = "25.78125";
			xlnx,mac-port1-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,flex-slice1-cfg-c1 = "FEC Disabled (Bypass)";
			xlnx,gt-ch1-tx-line-rate-c1 = "25.78125";
			xlnx,mac-port1-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port1-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,mac-port1-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,mac-port1-rx-opcode-gpp-c0 = <0x1>;
			xlnx,gt-ch1-rx-int-data-width-c0 = <80>;
			xlnx,mac-port1-rx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch1-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,gt-ch1-rx-int-data-width-c1 = <80>;
			xlnx,gt-ch1-rx-outclk-source-c1 = "RXPROGDIVCLK";
		};
		mrmac_0_core_2: mrmac@a4012000 {
			xlnx,gt-ch2-tx-refclk-frequency-c1 = "156.25";
			xlnx,gt-ch2-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,gt-ch2-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,mac-port2-rx-etype-gcp-c0 = <0x8808>;
			xlnx,mac-port2-rx-opcode-gpp-c0 = <0x1>;
			reg = <0x0 0xa4012000 0x0 0x1000>;
			xlnx,mac-port2-rx-etype-gcp-c1 = <0x8808>;
			xlnx,mac-port2-rx-opcode-gpp-c1 = <0x1>;
			xlnx,rxmem = <65536>;
			xlnx,gt-ch2-tx-pll-type-c0 = "LCPLL";
			xlnx,mac-port2-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,gt-ch2-tx-pll-type-c1 = "LCPLL";
			xlnx,mac-port2-tx-sa-gpp-c0 = "0x00000000 0x00000000";
			xlnx,mac-port2-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,gtlane = <2>;
			xlnx,mac-port2-tx-sa-gpp-c1 = "0x00000000 0x00000000";
			xlnx,gt-ch2-rx-data-decoding-c0 = "RAW";
			xlnx,gt-mode = "Wide";
			xlnx,gt-ch2-rx-data-decoding-c1 = "RAW";
			xlnx,mac-port2-rate-c1 = "N/A";
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			axistream-connected = <&DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_2_axi_mcdma_0>;
			xlnx,gt-ch2-tx-data-encoding-c0 = "RAW";
			xlnx,gt-ch2-tx-data-encoding-c1 = "RAW";
			compatible = "xlnx,mrmac-3.1" , "xlnx,mrmac-ethernet-1.0";
			interrupt-parent = <&imux>;
			xlnx,mac-port2-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,mac-port2-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,gtctrl = <&GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0>;
			xlnx,mac-port2-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,gt-ch2-rx-line-rate-c0 = "25.78125";
			xlnx,mac-port2-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,gt-ch2-rx-line-rate-c1 = "25.78125";
			xlnx,phcindex = <2>;
			xlnx,flex-port2-data-rate-c0 = "N/A";
			xlnx,flex-port2-data-rate-c1 = "N/A";
			xlnx,num-queues = /bits/ 16 <0x1>;
			xlnx,channel-ids = "1";
			max-speed = <25000>;
			xlnx,axistream-dwidth = <64>;
			xlnx,gt-ch2-txprogdiv-freq-enable-c0 = "true";
			xlnx,gt-ch2-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,port2-1588v2-clocking-c0 = "Ordinary/Boundary Clock";
			xlnx,mac-port2-rx-flow-c0 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch2-rx-outclk-source-c1 = "RXPROGDIVCLK";
			interrupts = < 0 90 4 0 94 4 >;
			xlnx,port2-1588v2-clocking-c1 = "Ordinary/Boundary Clock";
			xlnx,mac-port2-rx-flow-c1 = <0>;
			xlnx,gt-ch2-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,flex-port2-enable-time-stamping-c0 = <0>;
			xlnx,gt-ch2-rx-user-data-width-c0 = "80";
			xlnx,mac-port2-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,flex-port2-enable-time-stamping-c1 = <0>;
			xlnx,gt-ch2-rx-user-data-width-c1 = "80";
			xlnx,mac-port2-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port2-rx-etype-ppp-c0 = <0x8808>;
			xlnx,mac-port2-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,gt-ch2-tx-user-data-width-c0 = <80>;
			xlnx,mac-port2-rx-etype-ppp-c1 = <0x8808>;
			xlnx,mac-port2-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,gt-ch2-tx-user-data-width-c1 = <80>;
			xlnx,gt-ch2-rx-int-data-width-c0 = <80>;
			xlnx,gt-ch2-rx-int-data-width-c1 = <80>;
			clocks = <&misc_clk_5>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>;
			xlnx,mac-port2-tx-da-ppp-c0 = "0x00000180 0xC2000001";
			xlnx,gt-ch2-rxprogdiv-freq-enable-c0 = "true";
			xlnx,mac-port2-tx-da-ppp-c1 = "0x00000180 0xC2000001";
			xlnx,gt-ch2-rx-refclk-frequency-c0 = "322.265625";
			xlnx,gt-ch2-rxprogdiv-freq-enable-c1 = "true";
			clock-names = "s_axi_aclk" , "rx_axi_clk" , "rx_flexif_clk" , "rx_ts_clk" , "tx_axi_clk" , "tx_flexif_clk" , "tx_ts_clk";
			xlnx,gt-ch2-rx-refclk-frequency-c1 = "156.25";
			xlnx,gt-ch2-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch2-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,port2-1588v2-operation-mode-c0 = "No operation";
			xlnx,mac-port2-tx-flow-c0 = <0>;
			xlnx,mac-port2-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,flex-slice2-cfg-c0 = "FEC Disabled (Bypass)";
			xlnx,port2-1588v2-operation-mode-c1 = "No operation";
			xlnx,mac-port2-tx-flow-c1 = <0>;
			xlnx,mac-port2-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,flex-slice2-cfg-c1 = "FEC Disabled (Bypass)";
			xlnx,mac-port2-rx-etype-gpp-c0 = <0x8808>;
			xlnx,flex-port2-mode-c0 = "N/A";
			xlnx,mac-port2-enable-time-stamping-c0 = <1>;
			xlnx,mac-port2-rx-etype-gpp-c1 = <0x8808>;
			xlnx,mac-port2-rx-pause-da-mcast-c0 = "0x00000180 0xC2000001";
			xlnx,flex-port2-mode-c1 = "N/A";
			xlnx,mac-port2-enable-time-stamping-c1 = <0>;
			xlnx,mac-port2-rx-pause-da-mcast-c1 = "0x00000180 0xC2000001";
			xlnx,mac-port2-rx-opcode-ppp-c0 = <0x101>;
			xlnx,mac-port2-rx-etype-pcp-c0 = <0x8808>;
			xlnx,gt-ch2-int-data-width-c0 = <80>;
			xlnx,mac-port2-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port2-rx-opcode-ppp-c1 = <0x101>;
			xlnx,mac-port2-rx-etype-pcp-c1 = <0x8808>;
			xlnx,gt-ch2-int-data-width-c1 = <80>;
			xlnx,gt-ch2-rxprogdiv-freq-val-c0 = "644.531";
			xlnx,mac-port2-tx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch2-rxprogdiv-freq-val-c1 = "644.531";
			xlnx,gt-ch2-tx-line-rate-c0 = "25.78125";
			xlnx,mac-port2-tx-sa-ppp-c0 = "0x00000000 0x00000000";
			xlnx,mac-port2-tx-da-gpp-c0 = "0x00000180 0xC2000001";
			xlnx,gt-ch2-tx-line-rate-c1 = "25.78125";
			xlnx,gt-ch2-rx-buffer-mode-c0 = <1>;
			xlnx,mac-port2-tx-sa-ppp-c1 = "0x00000000 0x00000000";
			xlnx,mac-port2-tx-da-gpp-c1 = "0x00000180 0xC2000001";
			xlnx,gt-ch2-rx-buffer-mode-c1 = <1>;
			xlnx,mac-port2-rx-pause-da-ucast-c0 = "0x00000000 0x00000000";
			xlnx,gt-ch2-tx-buffer-mode-c0 = <1>;
			xlnx,mac-port2-rx-pause-da-ucast-c1 = "0x00000000 0x00000000";
			xlnx,gt-ch2-tx-buffer-mode-c1 = <1>;
			xlnx,mac-port2-rx-pause-sa-c0 = "0x00000000 0x00000000";
			xlnx,gt-ch2-tx-refclk-frequency-c0 = "322.265625";
			xlnx,mac-port2-rx-pause-sa-c1 = "0x00000000 0x00000000";
		};
		mrmac_0_core_3: mrmac@a4013000 {
			xlnx,gt-ch3-rx-outclk-source-c0 = "RXPROGDIVCLK";
			xlnx,mac-port3-tx-opcode-gpp-c0 = <0x1>;
			xlnx,mac-port3-rx-opcode-ppp-c1 = <0x101>;
			xlnx,gt-ch3-tx-pll-type-c0 = "LCPLL";
			xlnx,gt-ch3-rx-outclk-source-c1 = "RXPROGDIVCLK";
			xlnx,mac-port3-tx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch3-tx-pll-type-c1 = "LCPLL";
			xlnx,flex-port3-data-rate-c0 = "N/A";
			xlnx,flex-port3-data-rate-c1 = "N/A";
			reg = <0x0 0xa4013000 0x0 0x1000>;
			xlnx,mac-port3-rx-etype-gcp-c0 = <0x8808>;
			xlnx,rxmem = <65536>;
			xlnx,mac-port3-rx-etype-gcp-c1 = <0x8808>;
			xlnx,gt-ch3-int-data-width-c0 = <80>;
			xlnx,gt-ch3-int-data-width-c1 = <80>;
			xlnx,gtlane = <3>;
			xlnx,mac-port3-tx-flow-c0 = <0>;
			xlnx,mac-port3-tx-flow-c1 = <0>;
			xlnx,mac-port3-rx-opcode-min-pcp-c0 = <0x0>;
			xlnx,gt-mode = "Wide";
			xlnx,gt-ch3-rx-buffer-mode-c0 = <1>;
			xlnx,mac-port3-rx-opcode-min-pcp-c1 = <0x0>;
			xlnx,mac-port3-rx-opcode-max-gcp-c0 = <0xffff>;
			xlnx,gt-ch3-rx-buffer-mode-c1 = <1>;
			xlnx,mac-port3-rx-opcode-max-gcp-c1 = <0xffff>;
			xlnx,gt-ch3-tx-buffer-mode-c0 = <1>;
			interrupt-names = "mm2s_ch1_introut" , "s2mm_ch1_introut";
			axistream-connected = <&DATAPATH_MCDMA_HIER_DATAPATH_MCDMA_3_axi_mcdma_0>;
			xlnx,mac-port3-rate-c1 = "N/A";
			xlnx,mac-port3-rx-opcode-gpp-c0 = <0x1>;
			xlnx,gt-ch3-tx-buffer-mode-c1 = <1>;
			xlnx,gt-ch3-rx-int-data-width-c0 = <80>;
			xlnx,mac-port3-rx-opcode-gpp-c1 = <0x1>;
			xlnx,gt-ch3-rx-int-data-width-c1 = <80>;
			compatible = "xlnx,mrmac-3.1" , "xlnx,mrmac-ethernet-1.0";
			xlnx,gt-ch3-rx-user-data-width-c0 = "80";
			xlnx,gt-ch3-rx-user-data-width-c1 = "80";
			xlnx,mac-port3-tx-da-ppp-c0 = "0x00000180 0xC2000001";
			interrupt-parent = <&imux>;
			xlnx,gt-ch3-tx-user-data-width-c0 = <80>;
			xlnx,mac-port3-tx-da-ppp-c1 = "0x00000180 0xC2000001";
			xlnx,gt-ch3-tx-user-data-width-c1 = <80>;
			xlnx,gtctrl = <&GT_WRAPPER_axi_gpio_gt_rate_reset_ctl_0>;
			xlnx,gt-ch3-rx-line-rate-c0 = "25.78125";
			xlnx,phcindex = <3>;
			xlnx,gt-ch3-rx-line-rate-c1 = "25.78125";
			xlnx,mac-port3-rx-opcode-min-gcp-c0 = <0x0>;
			xlnx,mac-port3-rx-opcode-min-gcp-c1 = <0x0>;
			xlnx,num-queues = /bits/ 16 <0x1>;
			xlnx,channel-ids = "1";
			max-speed = <25000>;
			xlnx,mac-port3-rx-pause-da-mcast-c0 = "0x00000180 0xC2000001";
			xlnx,axistream-dwidth = <64>;
			xlnx,mac-port3-rx-pause-da-mcast-c1 = "0x00000180 0xC2000001";
			interrupts = < 0 92 4 0 95 4 >;
			xlnx,gt-ch3-tx-outclk-source-c0 = "TXPROGDIVCLK";
			xlnx,flex-port3-enable-time-stamping-c0 = <0>;
			xlnx,gt-ch3-tx-outclk-source-c1 = "TXPROGDIVCLK";
			xlnx,mac-port3-tx-sa-ppp-c0 = "0x00000000 0x00000000";
			xlnx,mac-port3-tx-da-gpp-c0 = "0x00000180 0xC2000001";
			xlnx,flex-port3-enable-time-stamping-c1 = <0>;
			xlnx,mac-port3-tx-sa-ppp-c1 = "0x00000000 0x00000000";
			xlnx,mac-port3-tx-da-gpp-c1 = "0x00000180 0xC2000001";
			xlnx,mac-port3-rx-etype-ppp-c0 = <0x8808>;
			xlnx,mac-port3-rx-pause-da-ucast-c0 = "0x00000000 0x00000000";
			xlnx,mac-port3-rx-etype-ppp-c1 = <0x8808>;
			xlnx,gt-ch3-rx-refclk-frequency-c0 = "322.265625";
			xlnx,mac-port3-rx-pause-da-ucast-c1 = "0x00000000 0x00000000";
			xlnx,gt-ch3-txprogdiv-freq-enable-c0 = "true";
			xlnx,gt-ch3-rx-refclk-frequency-c1 = "156.25";
			clocks = <&misc_clk_5>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>, <&misc_clk_0>, <&misc_clk_4>, <&misc_clk_3>;
			xlnx,gt-ch3-txprogdiv-freq-enable-c1 = "true";
			xlnx,gt-ch3-txprogdiv-freq-source-c0 = "LCPLL";
			xlnx,gt-ch3-rxprogdiv-freq-val-c0 = "644.531";
			xlnx,mac-port3-tx-ethertype-ppp-c0 = <0x8808>;
			xlnx,gt-ch3-txprogdiv-freq-source-c1 = "LCPLL";
			xlnx,gt-ch3-rxprogdiv-freq-val-c1 = "644.531";
			xlnx,mac-port3-tx-ethertype-ppp-c1 = <0x8808>;
			xlnx,flex-slice3-cfg-c0 = "FEC Disabled (Bypass)";
			xlnx,flex-slice3-cfg-c1 = "FEC Disabled (Bypass)";
			xlnx,gt-ch3-rx-data-decoding-c0 = "RAW";
			xlnx,gt-ch3-rx-data-decoding-c1 = "RAW";
			clock-names = "s_axi_aclk" , "rx_axi_clk" , "rx_flexif_clk" , "rx_ts_clk" , "tx_axi_clk" , "tx_flexif_clk" , "tx_ts_clk";
			xlnx,gt-ch3-tx-data-encoding-c0 = "RAW";
			xlnx,gt-ch3-tx-data-encoding-c1 = "RAW";
			xlnx,mac-port3-tx-sa-gpp-c0 = "0x00000000 0x00000000";
			xlnx,mac-port3-tx-sa-gpp-c1 = "0x00000000 0x00000000";
			xlnx,mac-port3-rx-etype-gpp-c0 = <0x8808>;
			xlnx,flex-port3-mode-c0 = "N/A";
			xlnx,mac-port3-enable-time-stamping-c0 = <1>;
			xlnx,mac-port3-rx-etype-gpp-c1 = <0x8808>;
			xlnx,gt-ch3-rxprogdiv-freq-enable-c0 = "true";
			xlnx,flex-port3-mode-c1 = "N/A";
			xlnx,mac-port3-enable-time-stamping-c1 = <0>;
			xlnx,gt-ch3-rxprogdiv-freq-enable-c1 = "true";
			xlnx,gt-ch3-rxprogdiv-freq-source-c0 = "LCPLL";
			xlnx,mac-port3-rx-pause-sa-c0 = "0x00000000 0x00000000";
			xlnx,mac-port3-rx-etype-pcp-c0 = <0x8808>;
			xlnx,gt-ch3-tx-refclk-frequency-c0 = "322.265625";
			xlnx,gt-ch3-rxprogdiv-freq-source-c1 = "LCPLL";
			xlnx,mac-port3-tx-ethertype-gpp-c0 = <0x8808>;
			xlnx,mac-port3-rx-pause-sa-c1 = "0x00000000 0x00000000";
			xlnx,port3-1588v2-clocking-c0 = "Ordinary/Boundary Clock";
			xlnx,mac-port3-rx-etype-pcp-c1 = <0x8808>;
			xlnx,mac-port3-rx-flow-c0 = <0>;
			xlnx,gt-ch3-tx-refclk-frequency-c1 = "156.25";
			xlnx,mac-port3-tx-ethertype-gpp-c1 = <0x8808>;
			xlnx,port3-1588v2-clocking-c1 = "Ordinary/Boundary Clock";
			xlnx,port3-1588v2-operation-mode-c0 = "No operation";
			xlnx,mac-port3-rx-flow-c1 = <0>;
			xlnx,port3-1588v2-operation-mode-c1 = "No operation";
			xlnx,gt-ch3-tx-line-rate-c0 = "25.78125";
			xlnx,gt-ch3-tx-line-rate-c1 = "25.78125";
			xlnx,mac-port3-rx-opcode-max-pcp-c0 = <0xffff>;
			xlnx,mac-port3-rx-opcode-max-pcp-c1 = <0xffff>;
			xlnx,mac-port3-rx-opcode-ppp-c0 = <0x101>;
		};
	};
};
