
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ps_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ce8 <.init>:
  401ce8:	stp	x29, x30, [sp, #-16]!
  401cec:	mov	x29, sp
  401cf0:	bl	402300 <ferror@plt+0x60>
  401cf4:	ldp	x29, x30, [sp], #16
  401cf8:	ret

Disassembly of section .plt:

0000000000401d00 <memcpy@plt-0x20>:
  401d00:	stp	x16, x30, [sp, #-16]!
  401d04:	adrp	x16, 427000 <ferror@plt+0x24d60>
  401d08:	ldr	x17, [x16, #4088]
  401d0c:	add	x16, x16, #0xff8
  401d10:	br	x17
  401d14:	nop
  401d18:	nop
  401d1c:	nop

0000000000401d20 <memcpy@plt>:
  401d20:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d24:	ldr	x17, [x16]
  401d28:	add	x16, x16, #0x0
  401d2c:	br	x17

0000000000401d30 <dev_to_tty@plt>:
  401d30:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d34:	ldr	x17, [x16, #8]
  401d38:	add	x16, x16, #0x8
  401d3c:	br	x17

0000000000401d40 <_exit@plt>:
  401d40:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d44:	ldr	x17, [x16, #16]
  401d48:	add	x16, x16, #0x10
  401d4c:	br	x17

0000000000401d50 <strtoul@plt>:
  401d50:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d54:	ldr	x17, [x16, #24]
  401d58:	add	x16, x16, #0x18
  401d5c:	br	x17

0000000000401d60 <strlen@plt>:
  401d60:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d64:	ldr	x17, [x16, #32]
  401d68:	add	x16, x16, #0x20
  401d6c:	br	x17

0000000000401d70 <fputs@plt>:
  401d70:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d74:	ldr	x17, [x16, #40]
  401d78:	add	x16, x16, #0x28
  401d7c:	br	x17

0000000000401d80 <exit@plt>:
  401d80:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d84:	ldr	x17, [x16, #48]
  401d88:	add	x16, x16, #0x30
  401d8c:	br	x17

0000000000401d90 <dup@plt>:
  401d90:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401d94:	ldr	x17, [x16, #56]
  401d98:	add	x16, x16, #0x38
  401d9c:	br	x17

0000000000401da0 <error@plt>:
  401da0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401da4:	ldr	x17, [x16, #64]
  401da8:	add	x16, x16, #0x40
  401dac:	br	x17

0000000000401db0 <readproctab2@plt>:
  401db0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401db4:	ldr	x17, [x16, #72]
  401db8:	add	x16, x16, #0x48
  401dbc:	br	x17

0000000000401dc0 <perror@plt>:
  401dc0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401dc4:	ldr	x17, [x16, #80]
  401dc8:	add	x16, x16, #0x50
  401dcc:	br	x17

0000000000401dd0 <geteuid@plt>:
  401dd0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401dd4:	ldr	x17, [x16, #88]
  401dd8:	add	x16, x16, #0x58
  401ddc:	br	x17

0000000000401de0 <meminfo@plt>:
  401de0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401de4:	ldr	x17, [x16, #96]
  401de8:	add	x16, x16, #0x60
  401dec:	br	x17

0000000000401df0 <getbtime@plt>:
  401df0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401df4:	ldr	x17, [x16, #104]
  401df8:	add	x16, x16, #0x68
  401dfc:	br	x17

0000000000401e00 <getgrnam@plt>:
  401e00:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e04:	ldr	x17, [x16, #112]
  401e08:	add	x16, x16, #0x70
  401e0c:	br	x17

0000000000401e10 <pipe@plt>:
  401e10:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e14:	ldr	x17, [x16, #120]
  401e18:	add	x16, x16, #0x78
  401e1c:	br	x17

0000000000401e20 <strftime@plt>:
  401e20:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e24:	ldr	x17, [x16, #128]
  401e28:	add	x16, x16, #0x80
  401e2c:	br	x17

0000000000401e30 <__cxa_atexit@plt>:
  401e30:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e34:	ldr	x17, [x16, #136]
  401e38:	add	x16, x16, #0x88
  401e3c:	br	x17

0000000000401e40 <qsort@plt>:
  401e40:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e44:	ldr	x17, [x16, #144]
  401e48:	add	x16, x16, #0x90
  401e4c:	br	x17

0000000000401e50 <ctime@plt>:
  401e50:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e54:	ldr	x17, [x16, #152]
  401e58:	add	x16, x16, #0x98
  401e5c:	br	x17

0000000000401e60 <kill@plt>:
  401e60:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e64:	ldr	x17, [x16, #160]
  401e68:	add	x16, x16, #0xa0
  401e6c:	br	x17

0000000000401e70 <fork@plt>:
  401e70:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e74:	ldr	x17, [x16, #168]
  401e78:	add	x16, x16, #0xa8
  401e7c:	br	x17

0000000000401e80 <sigfillset@plt>:
  401e80:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e84:	ldr	x17, [x16, #176]
  401e88:	add	x16, x16, #0xb0
  401e8c:	br	x17

0000000000401e90 <__fpending@plt>:
  401e90:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401e94:	ldr	x17, [x16, #184]
  401e98:	add	x16, x16, #0xb8
  401e9c:	br	x17

0000000000401ea0 <lookup_wchan@plt>:
  401ea0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ea4:	ldr	x17, [x16, #192]
  401ea8:	add	x16, x16, #0xc0
  401eac:	br	x17

0000000000401eb0 <snprintf@plt>:
  401eb0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401eb4:	ldr	x17, [x16, #200]
  401eb8:	add	x16, x16, #0xc8
  401ebc:	br	x17

0000000000401ec0 <localtime@plt>:
  401ec0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ec4:	ldr	x17, [x16, #208]
  401ec8:	add	x16, x16, #0xd0
  401ecc:	br	x17

0000000000401ed0 <signal@plt>:
  401ed0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ed4:	ldr	x17, [x16, #216]
  401ed8:	add	x16, x16, #0xd8
  401edc:	br	x17

0000000000401ee0 <fclose@plt>:
  401ee0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ee4:	ldr	x17, [x16, #224]
  401ee8:	add	x16, x16, #0xe0
  401eec:	br	x17

0000000000401ef0 <getpid@plt>:
  401ef0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ef4:	ldr	x17, [x16, #232]
  401ef8:	add	x16, x16, #0xe8
  401efc:	br	x17

0000000000401f00 <time@plt>:
  401f00:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f04:	ldr	x17, [x16, #240]
  401f08:	add	x16, x16, #0xf0
  401f0c:	br	x17

0000000000401f10 <malloc@plt>:
  401f10:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f14:	ldr	x17, [x16, #248]
  401f18:	add	x16, x16, #0xf8
  401f1c:	br	x17

0000000000401f20 <signal_number_to_name@plt>:
  401f20:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f24:	ldr	x17, [x16, #256]
  401f28:	add	x16, x16, #0x100
  401f2c:	br	x17

0000000000401f30 <escape_str@plt>:
  401f30:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f34:	ldr	x17, [x16, #264]
  401f38:	add	x16, x16, #0x108
  401f3c:	br	x17

0000000000401f40 <open@plt>:
  401f40:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f44:	ldr	x17, [x16, #272]
  401f48:	add	x16, x16, #0x110
  401f4c:	br	x17

0000000000401f50 <strncmp@plt>:
  401f50:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f54:	ldr	x17, [x16, #280]
  401f58:	add	x16, x16, #0x118
  401f5c:	br	x17

0000000000401f60 <bindtextdomain@plt>:
  401f60:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f64:	ldr	x17, [x16, #288]
  401f68:	add	x16, x16, #0x120
  401f6c:	br	x17

0000000000401f70 <__libc_start_main@plt>:
  401f70:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f74:	ldr	x17, [x16, #296]
  401f78:	add	x16, x16, #0x128
  401f7c:	br	x17

0000000000401f80 <memset@plt>:
  401f80:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f84:	ldr	x17, [x16, #304]
  401f88:	add	x16, x16, #0x130
  401f8c:	br	x17

0000000000401f90 <uptime@plt>:
  401f90:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401f94:	ldr	x17, [x16, #312]
  401f98:	add	x16, x16, #0x138
  401f9c:	br	x17

0000000000401fa0 <strpbrk@plt>:
  401fa0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401fa4:	ldr	x17, [x16, #320]
  401fa8:	add	x16, x16, #0x140
  401fac:	br	x17

0000000000401fb0 <getpwnam@plt>:
  401fb0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401fb4:	ldr	x17, [x16, #328]
  401fb8:	add	x16, x16, #0x148
  401fbc:	br	x17

0000000000401fc0 <escaped_copy@plt>:
  401fc0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401fc4:	ldr	x17, [x16, #336]
  401fc8:	add	x16, x16, #0x150
  401fcc:	br	x17

0000000000401fd0 <numa_init@plt>:
  401fd0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401fd4:	ldr	x17, [x16, #344]
  401fd8:	add	x16, x16, #0x158
  401fdc:	br	x17

0000000000401fe0 <strcasecmp@plt>:
  401fe0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401fe4:	ldr	x17, [x16, #352]
  401fe8:	add	x16, x16, #0x160
  401fec:	br	x17

0000000000401ff0 <getpagesize@plt>:
  401ff0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  401ff4:	ldr	x17, [x16, #360]
  401ff8:	add	x16, x16, #0x168
  401ffc:	br	x17

0000000000402000 <strdup@plt>:
  402000:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402004:	ldr	x17, [x16, #368]
  402008:	add	x16, x16, #0x170
  40200c:	br	x17

0000000000402010 <close@plt>:
  402010:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402014:	ldr	x17, [x16, #376]
  402018:	add	x16, x16, #0x178
  40201c:	br	x17

0000000000402020 <sigaction@plt>:
  402020:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402024:	ldr	x17, [x16, #384]
  402028:	add	x16, x16, #0x180
  40202c:	br	x17

0000000000402030 <strrchr@plt>:
  402030:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402034:	ldr	x17, [x16, #392]
  402038:	add	x16, x16, #0x188
  40203c:	br	x17

0000000000402040 <__gmon_start__@plt>:
  402040:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402044:	ldr	x17, [x16, #400]
  402048:	add	x16, x16, #0x190
  40204c:	br	x17

0000000000402050 <write@plt>:
  402050:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402054:	ldr	x17, [x16, #408]
  402058:	add	x16, x16, #0x198
  40205c:	br	x17

0000000000402060 <abort@plt>:
  402060:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402064:	ldr	x17, [x16, #416]
  402068:	add	x16, x16, #0x1a0
  40206c:	br	x17

0000000000402070 <textdomain@plt>:
  402070:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402074:	ldr	x17, [x16, #424]
  402078:	add	x16, x16, #0x1a8
  40207c:	br	x17

0000000000402080 <readproctab3@plt>:
  402080:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402084:	ldr	x17, [x16, #432]
  402088:	add	x16, x16, #0x1b0
  40208c:	br	x17

0000000000402090 <execvp@plt>:
  402090:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402094:	ldr	x17, [x16, #440]
  402098:	add	x16, x16, #0x1b8
  40209c:	br	x17

00000000004020a0 <strcmp@plt>:
  4020a0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020a4:	ldr	x17, [x16, #448]
  4020a8:	add	x16, x16, #0x1c0
  4020ac:	br	x17

00000000004020b0 <__ctype_b_loc@plt>:
  4020b0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020b4:	ldr	x17, [x16, #456]
  4020b8:	add	x16, x16, #0x1c8
  4020bc:	br	x17

00000000004020c0 <mmap@plt>:
  4020c0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020c4:	ldr	x17, [x16, #464]
  4020c8:	add	x16, x16, #0x1d0
  4020cc:	br	x17

00000000004020d0 <strtol@plt>:
  4020d0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020d4:	ldr	x17, [x16, #472]
  4020d8:	add	x16, x16, #0x1d8
  4020dc:	br	x17

00000000004020e0 <free@plt>:
  4020e0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020e4:	ldr	x17, [x16, #480]
  4020e8:	add	x16, x16, #0x1e0
  4020ec:	br	x17

00000000004020f0 <closeproc@plt>:
  4020f0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4020f4:	ldr	x17, [x16, #488]
  4020f8:	add	x16, x16, #0x1e8
  4020fc:	br	x17

0000000000402100 <strspn@plt>:
  402100:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402104:	ldr	x17, [x16, #496]
  402108:	add	x16, x16, #0x1f0
  40210c:	br	x17

0000000000402110 <strchr@plt>:
  402110:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402114:	ldr	x17, [x16, #504]
  402118:	add	x16, x16, #0x1f8
  40211c:	br	x17

0000000000402120 <get_pid_digits@plt>:
  402120:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402124:	ldr	x17, [x16, #512]
  402128:	add	x16, x16, #0x200
  40212c:	br	x17

0000000000402130 <fwrite@plt>:
  402130:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402134:	ldr	x17, [x16, #520]
  402138:	add	x16, x16, #0x208
  40213c:	br	x17

0000000000402140 <look_up_our_self@plt>:
  402140:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402144:	ldr	x17, [x16, #528]
  402148:	add	x16, x16, #0x210
  40214c:	br	x17

0000000000402150 <escape_command@plt>:
  402150:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402154:	ldr	x17, [x16, #536]
  402158:	add	x16, x16, #0x218
  40215c:	br	x17

0000000000402160 <readproc@plt>:
  402160:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402164:	ldr	x17, [x16, #544]
  402168:	add	x16, x16, #0x220
  40216c:	br	x17

0000000000402170 <openproc@plt>:
  402170:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402174:	ldr	x17, [x16, #552]
  402178:	add	x16, x16, #0x228
  40217c:	br	x17

0000000000402180 <read@plt>:
  402180:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402184:	ldr	x17, [x16, #560]
  402188:	add	x16, x16, #0x230
  40218c:	br	x17

0000000000402190 <isatty@plt>:
  402190:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402194:	ldr	x17, [x16, #568]
  402198:	add	x16, x16, #0x238
  40219c:	br	x17

00000000004021a0 <select@plt>:
  4021a0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021a4:	ldr	x17, [x16, #576]
  4021a8:	add	x16, x16, #0x240
  4021ac:	br	x17

00000000004021b0 <dcgettext@plt>:
  4021b0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021b4:	ldr	x17, [x16, #584]
  4021b8:	add	x16, x16, #0x248
  4021bc:	br	x17

00000000004021c0 <strncpy@plt>:
  4021c0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021c4:	ldr	x17, [x16, #592]
  4021c8:	add	x16, x16, #0x250
  4021cc:	br	x17

00000000004021d0 <strcspn@plt>:
  4021d0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021d4:	ldr	x17, [x16, #600]
  4021d8:	add	x16, x16, #0x258
  4021dc:	br	x17

00000000004021e0 <escape_strlist@plt>:
  4021e0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021e4:	ldr	x17, [x16, #608]
  4021e8:	add	x16, x16, #0x260
  4021ec:	br	x17

00000000004021f0 <printf@plt>:
  4021f0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4021f4:	ldr	x17, [x16, #616]
  4021f8:	add	x16, x16, #0x268
  4021fc:	br	x17

0000000000402200 <__errno_location@plt>:
  402200:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402204:	ldr	x17, [x16, #624]
  402208:	add	x16, x16, #0x270
  40220c:	br	x17

0000000000402210 <getenv@plt>:
  402210:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402214:	ldr	x17, [x16, #632]
  402218:	add	x16, x16, #0x278
  40221c:	br	x17

0000000000402220 <__xstat@plt>:
  402220:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402224:	ldr	x17, [x16, #640]
  402228:	add	x16, x16, #0x280
  40222c:	br	x17

0000000000402230 <mprotect@plt>:
  402230:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402234:	ldr	x17, [x16, #648]
  402238:	add	x16, x16, #0x288
  40223c:	br	x17

0000000000402240 <error_at_line@plt>:
  402240:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402244:	ldr	x17, [x16, #656]
  402248:	add	x16, x16, #0x290
  40224c:	br	x17

0000000000402250 <procps_linux_version@plt>:
  402250:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402254:	ldr	x17, [x16, #664]
  402258:	add	x16, x16, #0x298
  40225c:	br	x17

0000000000402260 <fprintf@plt>:
  402260:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402264:	ldr	x17, [x16, #672]
  402268:	add	x16, x16, #0x2a0
  40226c:	br	x17

0000000000402270 <readtask@plt>:
  402270:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402274:	ldr	x17, [x16, #680]
  402278:	add	x16, x16, #0x2a8
  40227c:	br	x17

0000000000402280 <ioctl@plt>:
  402280:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402284:	ldr	x17, [x16, #688]
  402288:	add	x16, x16, #0x2b0
  40228c:	br	x17

0000000000402290 <setlocale@plt>:
  402290:	adrp	x16, 428000 <ferror@plt+0x25d60>
  402294:	ldr	x17, [x16, #696]
  402298:	add	x16, x16, #0x2b8
  40229c:	br	x17

00000000004022a0 <ferror@plt>:
  4022a0:	adrp	x16, 428000 <ferror@plt+0x25d60>
  4022a4:	ldr	x17, [x16, #704]
  4022a8:	add	x16, x16, #0x2c0
  4022ac:	br	x17

Disassembly of section .text:

00000000004022b0 <.text>:
  4022b0:	mov	x29, #0x0                   	// #0
  4022b4:	mov	x30, #0x0                   	// #0
  4022b8:	mov	x5, x0
  4022bc:	ldr	x1, [sp]
  4022c0:	add	x2, sp, #0x8
  4022c4:	mov	x6, sp
  4022c8:	movz	x0, #0x0, lsl #48
  4022cc:	movk	x0, #0x0, lsl #32
  4022d0:	movk	x0, #0x40, lsl #16
  4022d4:	movk	x0, #0x2808
  4022d8:	movz	x3, #0x0, lsl #48
  4022dc:	movk	x3, #0x0, lsl #32
  4022e0:	movk	x3, #0x40, lsl #16
  4022e4:	movk	x3, #0xcb28
  4022e8:	movz	x4, #0x0, lsl #48
  4022ec:	movk	x4, #0x0, lsl #32
  4022f0:	movk	x4, #0x40, lsl #16
  4022f4:	movk	x4, #0xcba8
  4022f8:	bl	401f70 <__libc_start_main@plt>
  4022fc:	bl	402060 <abort@plt>
  402300:	adrp	x0, 427000 <ferror@plt+0x24d60>
  402304:	ldr	x0, [x0, #4064]
  402308:	cbz	x0, 402310 <ferror@plt+0x70>
  40230c:	b	402040 <__gmon_start__@plt>
  402310:	ret
  402314:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402318:	add	x0, x0, #0x3c0
  40231c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402320:	add	x1, x1, #0x3c0
  402324:	cmp	x0, x1
  402328:	b.eq	40235c <ferror@plt+0xbc>  // b.none
  40232c:	stp	x29, x30, [sp, #-32]!
  402330:	mov	x29, sp
  402334:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402338:	ldr	x0, [x0, #3032]
  40233c:	str	x0, [sp, #24]
  402340:	mov	x1, x0
  402344:	cbz	x1, 402354 <ferror@plt+0xb4>
  402348:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40234c:	add	x0, x0, #0x3c0
  402350:	blr	x1
  402354:	ldp	x29, x30, [sp], #32
  402358:	ret
  40235c:	ret
  402360:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402364:	add	x0, x0, #0x3c0
  402368:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40236c:	add	x1, x1, #0x3c0
  402370:	sub	x0, x0, x1
  402374:	lsr	x1, x0, #63
  402378:	add	x0, x1, x0, asr #3
  40237c:	cmp	xzr, x0, asr #1
  402380:	b.eq	4023b8 <ferror@plt+0x118>  // b.none
  402384:	stp	x29, x30, [sp, #-32]!
  402388:	mov	x29, sp
  40238c:	asr	x1, x0, #1
  402390:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402394:	ldr	x0, [x0, #3040]
  402398:	str	x0, [sp, #24]
  40239c:	mov	x2, x0
  4023a0:	cbz	x2, 4023b0 <ferror@plt+0x110>
  4023a4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4023a8:	add	x0, x0, #0x3c0
  4023ac:	blr	x2
  4023b0:	ldp	x29, x30, [sp], #32
  4023b4:	ret
  4023b8:	ret
  4023bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4023c0:	ldrb	w0, [x0, #1008]
  4023c4:	cbnz	w0, 4023e8 <ferror@plt+0x148>
  4023c8:	stp	x29, x30, [sp, #-16]!
  4023cc:	mov	x29, sp
  4023d0:	bl	402314 <ferror@plt+0x74>
  4023d4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4023d8:	mov	w1, #0x1                   	// #1
  4023dc:	strb	w1, [x0, #1008]
  4023e0:	ldp	x29, x30, [sp], #16
  4023e4:	ret
  4023e8:	ret
  4023ec:	stp	x29, x30, [sp, #-16]!
  4023f0:	mov	x29, sp
  4023f4:	bl	402360 <ferror@plt+0xc0>
  4023f8:	ldp	x29, x30, [sp], #16
  4023fc:	ret
  402400:	stp	x29, x30, [sp, #-48]!
  402404:	mov	x29, sp
  402408:	stp	x19, x20, [sp, #16]
  40240c:	str	x21, [sp, #32]
  402410:	mov	x21, x0
  402414:	mov	x20, x1
  402418:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40241c:	ldr	x19, [x0, #920]
  402420:	cbz	x19, 402460 <ferror@plt+0x1c0>
  402424:	ldr	x2, [x19, #8]
  402428:	ldr	x1, [x20]
  40242c:	ldr	x0, [x21]
  402430:	blr	x2
  402434:	cbnz	w0, 402444 <ferror@plt+0x1a4>
  402438:	ldr	x19, [x19]
  40243c:	cbnz	x19, 402424 <ferror@plt+0x184>
  402440:	b	402450 <ferror@plt+0x1b0>
  402444:	ldr	w1, [x19, #16]
  402448:	cmp	w1, #0x0
  40244c:	cneg	w0, w0, ne  // ne = any
  402450:	ldp	x19, x20, [sp, #16]
  402454:	ldr	x21, [sp, #32]
  402458:	ldp	x29, x30, [sp], #48
  40245c:	ret
  402460:	mov	w0, #0x0                   	// #0
  402464:	b	402450 <ferror@plt+0x1b0>
  402468:	stp	x29, x30, [sp, #-48]!
  40246c:	mov	x29, sp
  402470:	cmp	w0, #0xd
  402474:	b.eq	4024f4 <ferror@plt+0x254>  // b.none
  402478:	stp	x19, x20, [sp, #16]
  40247c:	str	x21, [sp, #32]
  402480:	mov	w19, w0
  402484:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402488:	ldr	x21, [x0, #968]
  40248c:	mov	w2, #0x5                   	// #5
  402490:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402494:	add	x1, x1, #0xbe8
  402498:	mov	x0, #0x0                   	// #0
  40249c:	bl	4021b0 <dcgettext@plt>
  4024a0:	mov	x20, x0
  4024a4:	mov	w0, w19
  4024a8:	bl	401f20 <signal_number_to_name@plt>
  4024ac:	adrp	x5, 40c000 <ferror@plt+0x9d60>
  4024b0:	add	x5, x5, #0xc10
  4024b4:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4024b8:	ldr	x4, [x1, #1400]
  4024bc:	mov	x3, x0
  4024c0:	mov	w2, w19
  4024c4:	mov	x1, x20
  4024c8:	mov	x0, x21
  4024cc:	bl	402260 <fprintf@plt>
  4024d0:	cmp	w19, #0xc
  4024d4:	b.hi	402504 <ferror@plt+0x264>  // b.pmore
  4024d8:	mov	x0, #0x1                   	// #1
  4024dc:	lsl	x0, x0, x19
  4024e0:	mov	x1, #0x1402                	// #5122
  4024e4:	tst	x0, x1
  4024e8:	b.eq	402504 <ferror@plt+0x264>  // b.none
  4024ec:	mov	w0, #0x1                   	// #1
  4024f0:	bl	401d80 <exit@plt>
  4024f4:	stp	x19, x20, [sp, #16]
  4024f8:	str	x21, [sp, #32]
  4024fc:	mov	w0, #0x0                   	// #0
  402500:	bl	401d40 <_exit@plt>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40250c:	add	x1, x1, #0xc18
  402510:	mov	x0, #0x0                   	// #0
  402514:	bl	4021b0 <dcgettext@plt>
  402518:	mov	x5, x0
  40251c:	adrp	x4, 40e000 <ferror@plt+0xbd60>
  402520:	add	x4, x4, #0x2f8
  402524:	mov	w3, #0x42                  	// #66
  402528:	adrp	x2, 40c000 <ferror@plt+0x9d60>
  40252c:	add	x2, x2, #0xc30
  402530:	mov	w1, #0x0                   	// #0
  402534:	mov	w0, #0x0                   	// #0
  402538:	bl	402240 <error_at_line@plt>
  40253c:	mov	x1, #0x0                   	// #0
  402540:	mov	w0, w19
  402544:	bl	401ed0 <signal@plt>
  402548:	bl	401ef0 <getpid@plt>
  40254c:	mov	w1, w19
  402550:	bl	401e60 <kill@plt>
  402554:	mov	w0, #0x1                   	// #1
  402558:	bl	401d40 <_exit@plt>
  40255c:	stp	x29, x30, [sp, #-96]!
  402560:	mov	x29, sp
  402564:	stp	x19, x20, [sp, #16]
  402568:	stp	x21, x22, [sp, #32]
  40256c:	stp	x23, x24, [sp, #48]
  402570:	mov	w21, w0
  402574:	mov	w19, w1
  402578:	mov	w20, w2
  40257c:	mov	w22, w3
  402580:	mov	w0, #0x63                  	// #99
  402584:	movk	w0, #0x2, lsl #16
  402588:	cmp	w2, w0
  40258c:	b.hi	402600 <ferror@plt+0x360>  // b.pmore
  402590:	cbnz	w2, 402628 <ferror@plt+0x388>
  402594:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402598:	add	x0, x0, #0x588
  40259c:	strb	wzr, [x0, w20, sxtw]
  4025a0:	sxtw	x23, w21
  4025a4:	sbfiz	x21, x21, #3, #32
  4025a8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4025ac:	ldr	x0, [x0, #1016]
  4025b0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4025b4:	ldr	x1, [x1, #864]
  4025b8:	ldr	x0, [x0, x23, lsl #3]
  4025bc:	bl	407624 <ferror@plt+0x5384>
  4025c0:	cmp	w19, #0x0
  4025c4:	b.le	402768 <ferror@plt+0x4c8>
  4025c8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4025cc:	ldr	x2, [x0, #1016]
  4025d0:	ldr	x0, [x2, x23, lsl #3]
  4025d4:	ldr	w5, [x0]
  4025d8:	mov	x4, #0x0                   	// #0
  4025dc:	mov	w0, w4
  4025e0:	ldr	x1, [x2, x4, lsl #3]
  4025e4:	ldr	w1, [x1, #4]
  4025e8:	cmp	w1, w5
  4025ec:	b.eq	40265c <ferror@plt+0x3bc>  // b.none
  4025f0:	add	x4, x4, #0x1
  4025f4:	cmp	w19, w4
  4025f8:	b.gt	4025dc <ferror@plt+0x33c>
  4025fc:	b	402768 <ferror@plt+0x4c8>
  402600:	mov	w2, #0x5                   	// #5
  402604:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402608:	add	x1, x1, #0xc18
  40260c:	mov	x0, #0x0                   	// #0
  402610:	bl	4021b0 <dcgettext@plt>
  402614:	mov	x2, x0
  402618:	mov	w1, #0x1e0                 	// #480
  40261c:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402620:	add	x0, x0, #0xc30
  402624:	bl	403d4c <ferror@plt+0x1aac>
  402628:	cbz	w22, 402644 <ferror@plt+0x3a4>
  40262c:	sub	w1, w20, #0x1
  402630:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402634:	add	x0, x0, #0x588
  402638:	mov	w2, #0x2b                  	// #43
  40263c:	strb	w2, [x0, w1, sxtw]
  402640:	b	402594 <ferror@plt+0x2f4>
  402644:	sub	w1, w20, #0x1
  402648:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40264c:	add	x0, x0, #0x588
  402650:	mov	w2, #0x4c                  	// #76
  402654:	strb	w2, [x0, w1, sxtw]
  402658:	b	402594 <ferror@plt+0x2f4>
  40265c:	stp	x25, x26, [sp, #64]
  402660:	stp	x27, x28, [sp, #80]
  402664:	cbz	w20, 402680 <ferror@plt+0x3e0>
  402668:	cbz	w22, 4026c0 <ferror@plt+0x420>
  40266c:	sub	w2, w20, #0x1
  402670:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402674:	add	x1, x1, #0x588
  402678:	mov	w3, #0x7c                  	// #124
  40267c:	strb	w3, [x1, w2, sxtw]
  402680:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402684:	add	x1, x1, #0x588
  402688:	strb	wzr, [x1, w20, sxtw]
  40268c:	add	w25, w20, #0x1
  402690:	mov	w1, #0x63                  	// #99
  402694:	movk	w1, #0x2, lsl #16
  402698:	cmp	w25, w1
  40269c:	csel	w25, w20, w25, hi  // hi = pmore
  4026a0:	sxtw	x22, w0
  4026a4:	add	x22, x22, #0x1
  4026a8:	lsl	x22, x22, #3
  4026ac:	adrp	x27, 428000 <ferror@plt+0x25d60>
  4026b0:	mov	w26, #0x0                   	// #0
  4026b4:	adrp	x28, 428000 <ferror@plt+0x25d60>
  4026b8:	add	x28, x28, #0x358
  4026bc:	b	4026fc <ferror@plt+0x45c>
  4026c0:	sub	w2, w20, #0x1
  4026c4:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4026c8:	add	x1, x1, #0x588
  4026cc:	mov	w3, #0x20                  	// #32
  4026d0:	strb	w3, [x1, w2, sxtw]
  4026d4:	b	402680 <ferror@plt+0x3e0>
  4026d8:	cmp	w1, #0x1
  4026dc:	b.eq	402734 <ferror@plt+0x494>  // b.none
  4026e0:	mov	w3, w23
  4026e4:	mov	w2, w25
  4026e8:	mov	w1, w19
  4026ec:	bl	40255c <ferror@plt+0x2bc>
  4026f0:	add	x22, x22, #0x8
  4026f4:	cbz	w23, 402754 <ferror@plt+0x4b4>
  4026f8:	mov	w0, w24
  4026fc:	cmp	w0, w19
  402700:	b.ge	402754 <ferror@plt+0x4b4>  // b.tcont
  402704:	ldr	x2, [x27, #1016]
  402708:	ldr	x1, [x2, x21]
  40270c:	ldr	w1, [x1]
  402710:	add	w24, w0, #0x1
  402714:	mov	w23, w26
  402718:	cmp	w24, w19
  40271c:	b.ge	4026d8 <ferror@plt+0x438>  // b.tcont
  402720:	ldr	x2, [x2, x22]
  402724:	ldr	w2, [x2, #4]
  402728:	cmp	w2, w1
  40272c:	cset	w23, eq  // eq = none
  402730:	b	4026d8 <ferror@plt+0x438>
  402734:	ldr	w1, [x28]
  402738:	cmp	w1, #0x75
  40273c:	b.eq	4026e0 <ferror@plt+0x440>  // b.none
  402740:	mov	w3, w23
  402744:	mov	w2, w20
  402748:	mov	w1, w19
  40274c:	bl	40255c <ferror@plt+0x2bc>
  402750:	b	4026f0 <ferror@plt+0x450>
  402754:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402758:	add	x0, x0, #0x588
  40275c:	strb	wzr, [x0, w20, sxtw]
  402760:	ldp	x25, x26, [sp, #64]
  402764:	ldp	x27, x28, [sp, #80]
  402768:	ldp	x19, x20, [sp, #16]
  40276c:	ldp	x21, x22, [sp, #32]
  402770:	ldp	x23, x24, [sp, #48]
  402774:	ldp	x29, x30, [sp], #96
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-32]!
  402780:	mov	x29, sp
  402784:	str	x19, [sp, #16]
  402788:	mov	x19, x0
  40278c:	bl	40a028 <ferror@plt+0x7d88>
  402790:	cbz	w0, 4027fc <ferror@plt+0x55c>
  402794:	ldr	x1, [x19, #32]
  402798:	ldr	x0, [x19, #40]
  40279c:	add	x1, x1, x0
  4027a0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4027a4:	ldr	w0, [x0, #884]
  4027a8:	cbz	w0, 4027bc <ferror@plt+0x51c>
  4027ac:	ldr	x0, [x19, #48]
  4027b0:	ldr	x2, [x19, #56]
  4027b4:	add	x0, x0, x2
  4027b8:	add	x1, x1, x0
  4027bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4027c0:	ldr	x3, [x0, #992]
  4027c4:	ldr	x0, [x19, #64]
  4027c8:	udiv	x2, x0, x3
  4027cc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4027d0:	ldr	x0, [x0, #904]
  4027d4:	subs	x0, x0, x2
  4027d8:	b.eq	4027f4 <ferror@plt+0x554>  // b.none
  4027dc:	lsl	x2, x1, #5
  4027e0:	sub	x2, x2, x1
  4027e4:	add	x1, x1, x2, lsl #2
  4027e8:	lsl	x1, x1, #3
  4027ec:	udiv	x1, x1, x3
  4027f0:	udiv	x0, x1, x0
  4027f4:	str	w0, [x19, #24]
  4027f8:	mov	w0, #0x1                   	// #1
  4027fc:	ldr	x19, [sp, #16]
  402800:	ldp	x29, x30, [sp], #32
  402804:	ret
  402808:	stp	x29, x30, [sp, #-288]!
  40280c:	mov	x29, sp
  402810:	stp	x19, x20, [sp, #16]
  402814:	stp	x21, x22, [sp, #32]
  402818:	stp	x23, x24, [sp, #48]
  40281c:	mov	w23, w0
  402820:	mov	x22, x1
  402824:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402828:	add	x0, x0, #0xa9c
  40282c:	bl	40cbb0 <ferror@plt+0xa910>
  402830:	mov	w1, #0x2f                  	// #47
  402834:	ldr	x0, [x22]
  402838:	bl	402030 <strrchr@plt>
  40283c:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402840:	str	x0, [x1, #1400]
  402844:	add	x2, x0, #0x1
  402848:	cbz	x0, 4028d0 <ferror@plt+0x630>
  40284c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  402850:	str	x2, [x0, #1400]
  402854:	adrp	x1, 40d000 <ferror@plt+0xad60>
  402858:	add	x1, x1, #0x798
  40285c:	mov	w0, #0x6                   	// #6
  402860:	bl	402290 <setlocale@plt>
  402864:	adrp	x19, 40c000 <ferror@plt+0x9d60>
  402868:	add	x19, x19, #0xc58
  40286c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402870:	add	x1, x1, #0xc40
  402874:	mov	x0, x19
  402878:	bl	401f60 <bindtextdomain@plt>
  40287c:	mov	x0, x19
  402880:	bl	402070 <textdomain@plt>
  402884:	stp	xzr, xzr, [sp, #144]
  402888:	stp	xzr, xzr, [sp, #160]
  40288c:	stp	xzr, xzr, [sp, #176]
  402890:	stp	xzr, xzr, [sp, #192]
  402894:	stp	xzr, xzr, [sp, #208]
  402898:	stp	xzr, xzr, [sp, #224]
  40289c:	stp	xzr, xzr, [sp, #240]
  4028a0:	stp	xzr, xzr, [sp, #256]
  4028a4:	stp	xzr, xzr, [sp, #272]
  4028a8:	adrp	x0, 402000 <strdup@plt>
  4028ac:	add	x0, x0, #0x468
  4028b0:	str	x0, [sp, #136]
  4028b4:	add	x0, sp, #0x90
  4028b8:	bl	401e80 <sigfillset@plt>
  4028bc:	mov	w19, #0x1f                  	// #31
  4028c0:	mov	x21, #0x1                   	// #1
  4028c4:	mov	x20, #0x20d                 	// #525
  4028c8:	movk	x20, #0x185c, lsl #16
  4028cc:	b	4028f4 <ferror@plt+0x654>
  4028d0:	ldr	x2, [x22]
  4028d4:	b	40284c <ferror@plt+0x5ac>
  4028d8:	mov	x2, #0x0                   	// #0
  4028dc:	add	x1, sp, #0x88
  4028e0:	mov	w0, w19
  4028e4:	bl	402020 <sigaction@plt>
  4028e8:	sub	w19, w19, #0x1
  4028ec:	cmn	w19, #0x1
  4028f0:	b.eq	40290c <ferror@plt+0x66c>  // b.none
  4028f4:	cmp	w19, #0x1c
  4028f8:	b.hi	4028d8 <ferror@plt+0x638>  // b.pmore
  4028fc:	lsl	x2, x21, x19
  402900:	tst	x2, x20
  402904:	b.eq	4028d8 <ferror@plt+0x638>  // b.none
  402908:	b	4028e8 <ferror@plt+0x648>
  40290c:	bl	403804 <ferror@plt+0x1564>
  402910:	mov	x1, x22
  402914:	mov	w0, w23
  402918:	bl	409ccc <ferror@plt+0x7a2c>
  40291c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402920:	ldr	x0, [x0, #816]
  402924:	cbz	x0, 402984 <ferror@plt+0x6e4>
  402928:	mov	w2, #0x0                   	// #0
  40292c:	mov	w1, #0x0                   	// #0
  402930:	ldr	w3, [x0, #20]
  402934:	cmp	w3, #0xf
  402938:	cinc	w1, w1, eq  // eq = none
  40293c:	ldr	x0, [x0]
  402940:	add	w2, w2, #0x1
  402944:	cbnz	x0, 402930 <ferror@plt+0x690>
  402948:	cmp	w1, #0x1
  40294c:	b.gt	4029b8 <ferror@plt+0x718>
  402950:	cmp	w1, #0x0
  402954:	ccmp	w2, w1, #0x4, ne  // ne = any
  402958:	b.gt	4029e0 <ferror@plt+0x740>
  40295c:	cbz	w1, 402984 <ferror@plt+0x6e4>
  402960:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402964:	ldr	w0, [x0, #856]
  402968:	cbnz	w0, 402a08 <ferror@plt+0x768>
  40296c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402970:	ldr	x0, [x0, #920]
  402974:	cbnz	x0, 402a30 <ferror@plt+0x790>
  402978:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40297c:	ldr	w0, [x0, #892]
  402980:	cbnz	w0, 402a58 <ferror@plt+0x7b8>
  402984:	bl	407a50 <ferror@plt+0x57b0>
  402988:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40298c:	ldr	x19, [x0, #864]
  402990:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402994:	ldr	w0, [x0, #880]
  402998:	cmp	w0, #0x2
  40299c:	b.eq	402a80 <ferror@plt+0x7e0>  // b.none
  4029a0:	cmp	w0, #0x1
  4029a4:	b.eq	402a98 <ferror@plt+0x7f8>  // b.none
  4029a8:	cbz	x19, 402afc <ferror@plt+0x85c>
  4029ac:	mov	x0, x19
  4029b0:	mov	w2, #0x0                   	// #0
  4029b4:	b	402ab0 <ferror@plt+0x810>
  4029b8:	str	x25, [sp, #64]
  4029bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4029c0:	ldr	x3, [x0, #968]
  4029c4:	mov	x2, #0x28                  	// #40
  4029c8:	mov	x1, #0x1                   	// #1
  4029cc:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  4029d0:	add	x0, x0, #0xc68
  4029d4:	bl	402130 <fwrite@plt>
  4029d8:	mov	w0, #0x1                   	// #1
  4029dc:	bl	401d80 <exit@plt>
  4029e0:	str	x25, [sp, #64]
  4029e4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4029e8:	ldr	x3, [x0, #968]
  4029ec:	mov	x2, #0x42                  	// #66
  4029f0:	mov	x1, #0x1                   	// #1
  4029f4:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  4029f8:	add	x0, x0, #0xc98
  4029fc:	bl	402130 <fwrite@plt>
  402a00:	mov	w0, #0x1                   	// #1
  402a04:	bl	401d80 <exit@plt>
  402a08:	str	x25, [sp, #64]
  402a0c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402a10:	ldr	x3, [x0, #968]
  402a14:	mov	x2, #0x44                  	// #68
  402a18:	mov	x1, #0x1                   	// #1
  402a1c:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402a20:	add	x0, x0, #0xce0
  402a24:	bl	402130 <fwrite@plt>
  402a28:	mov	w0, #0x1                   	// #1
  402a2c:	bl	401d80 <exit@plt>
  402a30:	str	x25, [sp, #64]
  402a34:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402a38:	ldr	x3, [x0, #968]
  402a3c:	mov	x2, #0x3c                  	// #60
  402a40:	mov	x1, #0x1                   	// #1
  402a44:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402a48:	add	x0, x0, #0xd28
  402a4c:	bl	402130 <fwrite@plt>
  402a50:	mov	w0, #0x1                   	// #1
  402a54:	bl	401d80 <exit@plt>
  402a58:	str	x25, [sp, #64]
  402a5c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402a60:	ldr	x3, [x0, #968]
  402a64:	mov	x2, #0x41                  	// #65
  402a68:	mov	x1, #0x1                   	// #1
  402a6c:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402a70:	add	x0, x0, #0xd68
  402a74:	bl	402130 <fwrite@plt>
  402a78:	mov	w0, #0x1                   	// #1
  402a7c:	bl	401d80 <exit@plt>
  402a80:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402a84:	ldr	w0, [x0, #828]
  402a88:	sub	w0, w0, #0x1
  402a8c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402a90:	str	w0, [x1, #876]
  402a94:	b	402b08 <ferror@plt+0x868>
  402a98:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402a9c:	mov	w1, #0xffffffff            	// #-1
  402aa0:	str	w1, [x0, #888]
  402aa4:	b	402b08 <ferror@plt+0x868>
  402aa8:	ldr	x0, [x0]
  402aac:	cbz	x0, 402ad8 <ferror@plt+0x838>
  402ab0:	ldr	x1, [x0, #8]
  402ab4:	ldrb	w1, [x1]
  402ab8:	cbz	w1, 402aa8 <ferror@plt+0x808>
  402abc:	ldr	x1, [x0, #16]
  402ac0:	cbz	x1, 402ad0 <ferror@plt+0x830>
  402ac4:	add	w2, w2, #0x1
  402ac8:	ldr	x0, [x0]
  402acc:	b	402aac <ferror@plt+0x80c>
  402ad0:	ldr	x0, [x0]
  402ad4:	b	402aac <ferror@plt+0x80c>
  402ad8:	cbz	w2, 402afc <ferror@plt+0x85c>
  402adc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402ae0:	ldr	w0, [x0, #928]
  402ae4:	tbnz	w0, #10, 402b18 <ferror@plt+0x878>
  402ae8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402aec:	add	x0, x0, #0x3f8
  402af0:	str	x19, [x0, #8]
  402af4:	str	x19, [x0, #16]
  402af8:	b	402c10 <ferror@plt+0x970>
  402afc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402b00:	mov	w1, #0xffffffff            	// #-1
  402b04:	str	w1, [x0, #888]
  402b08:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402b0c:	ldr	w0, [x0, #928]
  402b10:	tbz	w0, #10, 402ae8 <ferror@plt+0x848>
  402b14:	cbz	x19, 402e14 <ferror@plt+0xb74>
  402b18:	str	x25, [sp, #64]
  402b1c:	add	x20, sp, #0x88
  402b20:	add	x21, sp, #0x58
  402b24:	mov	x22, #0x30                  	// #48
  402b28:	adrp	x23, 404000 <ferror@plt+0x1d60>
  402b2c:	add	x23, x23, #0xfd0
  402b30:	adrp	x24, 40c000 <ferror@plt+0x9d60>
  402b34:	add	x24, x24, #0xc18
  402b38:	b	402b8c <ferror@plt+0x8ec>
  402b3c:	mov	w0, #0xc0000000            	// #-1073741824
  402b40:	add	w1, w1, w0
  402b44:	tst	w1, #0xbfffffff
  402b48:	b.eq	402b7c <ferror@plt+0x8dc>  // b.none
  402b4c:	mov	w2, #0x5                   	// #5
  402b50:	mov	x1, x24
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	4021b0 <dcgettext@plt>
  402b5c:	mov	x2, x0
  402b60:	mov	w1, #0x110                 	// #272
  402b64:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402b68:	add	x0, x0, #0xc30
  402b6c:	bl	403d4c <ferror@plt+0x1aac>
  402b70:	b	402b7c <ferror@plt+0x8dc>
  402b74:	str	x23, [x20, #16]
  402b78:	str	wzr, [x20, #28]
  402b7c:	ldr	x0, [x19]
  402b80:	mov	x21, x19
  402b84:	cbz	x0, 402bec <ferror@plt+0x94c>
  402b88:	mov	x19, x0
  402b8c:	mov	x25, x20
  402b90:	mov	x0, x22
  402b94:	bl	401f10 <malloc@plt>
  402b98:	mov	x20, x0
  402b9c:	ldp	x0, x1, [x19]
  402ba0:	stp	x0, x1, [x20]
  402ba4:	ldp	x0, x1, [x19, #16]
  402ba8:	stp	x0, x1, [x20, #16]
  402bac:	ldp	x0, x1, [x19, #32]
  402bb0:	stp	x0, x1, [x20, #32]
  402bb4:	str	x19, [x21]
  402bb8:	str	x20, [x25]
  402bbc:	ldr	w1, [x19, #36]
  402bc0:	and	w1, w1, #0xf0000000
  402bc4:	mov	w0, #0x20000000            	// #536870912
  402bc8:	cmp	w1, w0
  402bcc:	b.eq	402b74 <ferror@plt+0x8d4>  // b.none
  402bd0:	b.hi	402b3c <ferror@plt+0x89c>  // b.pmore
  402bd4:	mov	w0, #0x10000000            	// #268435456
  402bd8:	cmp	w1, w0
  402bdc:	b.ne	402b4c <ferror@plt+0x8ac>  // b.any
  402be0:	str	x23, [x19, #16]
  402be4:	str	wzr, [x19, #28]
  402be8:	b	402b7c <ferror@plt+0x8dc>
  402bec:	ldr	x25, [sp, #64]
  402bf0:	str	xzr, [x20]
  402bf4:	str	xzr, [x19]
  402bf8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402bfc:	add	x0, x0, #0x3f8
  402c00:	ldr	x1, [sp, #88]
  402c04:	str	x1, [x0, #8]
  402c08:	ldr	x1, [sp, #136]
  402c0c:	str	x1, [x0, #16]
  402c10:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402c14:	ldr	x0, [x0, #1024]
  402c18:	cbz	x0, 402e20 <ferror@plt+0xb80>
  402c1c:	mov	w3, #0x0                   	// #0
  402c20:	ldr	w1, [x0, #28]
  402c24:	orr	w3, w3, w1
  402c28:	ldr	x0, [x0]
  402c2c:	cbnz	x0, 402c20 <ferror@plt+0x980>
  402c30:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402c34:	ldr	x0, [x0, #1032]
  402c38:	cbz	x0, 402e28 <ferror@plt+0xb88>
  402c3c:	mov	w2, #0x0                   	// #0
  402c40:	ldr	w1, [x0, #28]
  402c44:	orr	w2, w2, w1
  402c48:	ldr	x0, [x0]
  402c4c:	cbnz	x0, 402c40 <ferror@plt+0x9a0>
  402c50:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402c54:	ldr	x5, [x0, #920]
  402c58:	cbz	x5, 402e30 <ferror@plt+0xb90>
  402c5c:	mov	x0, x5
  402c60:	mov	w1, #0x0                   	// #0
  402c64:	ldr	w4, [x0, #24]
  402c68:	orr	w1, w1, w4
  402c6c:	ldr	x0, [x0]
  402c70:	cbnz	x0, 402c64 <ferror@plt+0x9c4>
  402c74:	adrp	x4, 428000 <ferror@plt+0x25d60>
  402c78:	add	x4, x4, #0x3f8
  402c7c:	str	w1, [x4, #24]
  402c80:	mov	w0, #0x307                 	// #775
  402c84:	and	w0, w2, w0
  402c88:	orr	w3, w0, w3
  402c8c:	str	w3, [x4, #28]
  402c90:	mov	w0, #0xfffffcf8            	// #-776
  402c94:	and	w2, w2, w0
  402c98:	str	w2, [x4, #32]
  402c9c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402ca0:	ldr	w0, [x0, #836]
  402ca4:	cbz	w0, 402cb8 <ferror@plt+0xa18>
  402ca8:	and	w3, w3, #0xfffffeff
  402cac:	str	w3, [x4, #28]
  402cb0:	and	w1, w1, #0xfffffeff
  402cb4:	str	w1, [x4, #24]
  402cb8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402cbc:	ldr	w0, [x0, #932]
  402cc0:	cbnz	w0, 402ce4 <ferror@plt+0xa44>
  402cc4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402cc8:	add	x0, x0, #0x3f8
  402ccc:	ldr	w1, [x0, #28]
  402cd0:	and	w1, w1, #0xfffffffd
  402cd4:	str	w1, [x0, #28]
  402cd8:	ldr	w1, [x0, #24]
  402cdc:	and	w1, w1, #0xfffffffd
  402ce0:	str	w1, [x0, #24]
  402ce4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402ce8:	ldr	w0, [x0, #1044]
  402cec:	tbz	w0, #8, 402d00 <ferror@plt+0xa60>
  402cf0:	and	w0, w0, #0xfffffeff
  402cf4:	orr	w0, w0, #0x20002
  402cf8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402cfc:	str	w0, [x1, #1044]
  402d00:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d04:	ldr	w0, [x0, #840]
  402d08:	cbz	w0, 402d24 <ferror@plt+0xa84>
  402d0c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d10:	ldr	w0, [x0, #1044]
  402d14:	tbz	w0, #1, 402d24 <ferror@plt+0xa84>
  402d18:	orr	w0, w0, #0x4
  402d1c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402d20:	str	w0, [x1, #1044]
  402d24:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d28:	ldr	w0, [x0, #928]
  402d2c:	tbz	w0, #11, 402d44 <ferror@plt+0xaa4>
  402d30:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d34:	add	x0, x0, #0x3f8
  402d38:	ldr	w1, [x0, #36]
  402d3c:	orr	w1, w1, #0x2000
  402d40:	str	w1, [x0, #36]
  402d44:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d48:	ldr	w0, [x0, #856]
  402d4c:	cmp	w0, #0x0
  402d50:	ccmp	x5, #0x0, #0x0, eq  // eq = none
  402d54:	b.eq	403094 <ferror@plt+0xdf4>  // b.none
  402d58:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402d5c:	add	x1, x1, #0x3f8
  402d60:	ldr	w0, [x1, #28]
  402d64:	ldr	w3, [x1, #24]
  402d68:	orr	w0, w0, w3
  402d6c:	ldr	w1, [x1, #36]
  402d70:	orr	w2, w2, w1
  402d74:	orr	w0, w0, w2
  402d78:	orr	w0, w0, #0x60
  402d7c:	bl	402170 <openproc@plt>
  402d80:	mov	x20, x0
  402d84:	cbz	x0, 402e38 <ferror@plt+0xb98>
  402d88:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402d8c:	ldr	w0, [x0, #928]
  402d90:	tbz	w0, #11, 402e6c <ferror@plt+0xbcc>
  402d94:	mov	x1, x20
  402d98:	adrp	x0, 402000 <strdup@plt>
  402d9c:	add	x0, x0, #0x77c
  402da0:	bl	402080 <readproctab3@plt>
  402da4:	ldr	w22, [x0, #24]
  402da8:	ldr	x1, [x0]
  402dac:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402db0:	str	x1, [x0, #1016]
  402db4:	cbz	w22, 40306c <ferror@plt+0xdcc>
  402db8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402dbc:	ldr	w0, [x0, #856]
  402dc0:	cbnz	w0, 402e88 <ferror@plt+0xbe8>
  402dc4:	sxtw	x19, w22
  402dc8:	adrp	x3, 402000 <strdup@plt>
  402dcc:	add	x3, x3, #0x400
  402dd0:	mov	x2, #0x8                   	// #8
  402dd4:	mov	x1, x19
  402dd8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402ddc:	ldr	x0, [x0, #1016]
  402de0:	bl	401e40 <qsort@plt>
  402de4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402de8:	ldr	w0, [x0, #856]
  402dec:	cbz	w0, 402fe8 <ferror@plt+0xd48>
  402df0:	str	x25, [sp, #64]
  402df4:	sub	w21, w22, #0x1
  402df8:	sxtw	x25, w21
  402dfc:	sbfiz	x23, x21, #3, #32
  402e00:	adrp	x24, 428000 <ferror@plt+0x25d60>
  402e04:	sub	x19, x19, #0x2
  402e08:	sub	w0, w22, #0x1
  402e0c:	sub	x19, x19, x0
  402e10:	b	402fa4 <ferror@plt+0xd04>
  402e14:	add	x20, sp, #0x88
  402e18:	add	x19, sp, #0x58
  402e1c:	b	402bf0 <ferror@plt+0x950>
  402e20:	mov	w3, #0x0                   	// #0
  402e24:	b	402c30 <ferror@plt+0x990>
  402e28:	mov	w2, #0x0                   	// #0
  402e2c:	b	402c50 <ferror@plt+0x9b0>
  402e30:	mov	w1, #0x0                   	// #0
  402e34:	b	402c74 <ferror@plt+0x9d4>
  402e38:	str	x25, [sp, #64]
  402e3c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402e40:	ldr	x19, [x0, #968]
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402e4c:	add	x1, x1, #0xdb0
  402e50:	mov	x0, #0x0                   	// #0
  402e54:	bl	4021b0 <dcgettext@plt>
  402e58:	mov	x1, x0
  402e5c:	mov	x0, x19
  402e60:	bl	402260 <fprintf@plt>
  402e64:	mov	w0, #0x1                   	// #1
  402e68:	bl	401d80 <exit@plt>
  402e6c:	mov	x2, x20
  402e70:	mov	x1, #0xbeaf                	// #48815
  402e74:	movk	x1, #0xdead, lsl #16
  402e78:	adrp	x0, 402000 <strdup@plt>
  402e7c:	add	x0, x0, #0x77c
  402e80:	bl	401db0 <readproctab2@plt>
  402e84:	b	402da4 <ferror@plt+0xb04>
  402e88:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402e8c:	ldr	x0, [x0, #920]
  402e90:	cbz	x0, 402ee0 <ferror@plt+0xc40>
  402e94:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402e98:	add	x0, x0, #0xe00
  402e9c:	bl	407510 <ferror@plt+0x5270>
  402ea0:	mov	x19, x0
  402ea4:	cbz	x0, 402f60 <ferror@plt+0xcc0>
  402ea8:	mov	x0, #0x20                  	// #32
  402eac:	bl	401f10 <malloc@plt>
  402eb0:	str	wzr, [x0, #16]
  402eb4:	mov	w1, #0x3f                  	// #63
  402eb8:	str	w1, [x0, #20]
  402ebc:	ldr	x1, [x19, #24]
  402ec0:	str	x1, [x0, #8]
  402ec4:	ldr	w1, [x19, #36]
  402ec8:	str	w1, [x0, #24]
  402ecc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402ed0:	ldr	x2, [x1, #920]
  402ed4:	str	x2, [x0]
  402ed8:	str	x0, [x1, #920]
  402edc:	b	402dc4 <ferror@plt+0xb24>
  402ee0:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  402ee4:	add	x0, x0, #0xdd0
  402ee8:	bl	407510 <ferror@plt+0x5270>
  402eec:	mov	x19, x0
  402ef0:	cbz	x0, 402f2c <ferror@plt+0xc8c>
  402ef4:	mov	x0, #0x20                  	// #32
  402ef8:	bl	401f10 <malloc@plt>
  402efc:	str	wzr, [x0, #16]
  402f00:	mov	w1, #0x3f                  	// #63
  402f04:	str	w1, [x0, #20]
  402f08:	ldr	x1, [x19, #24]
  402f0c:	str	x1, [x0, #8]
  402f10:	ldr	w1, [x19, #36]
  402f14:	str	w1, [x0, #24]
  402f18:	adrp	x1, 428000 <ferror@plt+0x25d60>
  402f1c:	ldr	x2, [x1, #920]
  402f20:	str	x2, [x0]
  402f24:	str	x0, [x1, #920]
  402f28:	b	402e94 <ferror@plt+0xbf4>
  402f2c:	str	x25, [sp, #64]
  402f30:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402f34:	ldr	x19, [x0, #968]
  402f38:	mov	w2, #0x5                   	// #5
  402f3c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402f40:	add	x1, x1, #0xde0
  402f44:	mov	x0, #0x0                   	// #0
  402f48:	bl	4021b0 <dcgettext@plt>
  402f4c:	mov	x1, x0
  402f50:	mov	x0, x19
  402f54:	bl	402260 <fprintf@plt>
  402f58:	mov	w0, #0x1                   	// #1
  402f5c:	bl	401d80 <exit@plt>
  402f60:	str	x25, [sp, #64]
  402f64:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402f68:	ldr	x19, [x0, #968]
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  402f74:	add	x1, x1, #0xe08
  402f78:	mov	x0, #0x0                   	// #0
  402f7c:	bl	4021b0 <dcgettext@plt>
  402f80:	mov	x1, x0
  402f84:	mov	x0, x19
  402f88:	bl	402260 <fprintf@plt>
  402f8c:	mov	w0, #0x1                   	// #1
  402f90:	bl	401d80 <exit@plt>
  402f94:	sub	w21, w21, #0x1
  402f98:	sub	x23, x23, #0x8
  402f9c:	cmn	w21, #0x1
  402fa0:	b.eq	403060 <ferror@plt+0xdc0>  // b.none
  402fa4:	ldr	x0, [x24, #1016]
  402fa8:	ldr	x1, [x0, x23]
  402fac:	ldr	w3, [x1, #4]
  402fb0:	mov	x1, x25
  402fb4:	ldr	x2, [x0, x1, lsl #3]
  402fb8:	ldr	w2, [x2]
  402fbc:	cmp	w2, w3
  402fc0:	b.eq	402f94 <ferror@plt+0xcf4>  // b.none
  402fc4:	sub	x1, x1, #0x1
  402fc8:	cmp	x1, x19
  402fcc:	b.ne	402fb4 <ferror@plt+0xd14>  // b.any
  402fd0:	mov	w3, #0x0                   	// #0
  402fd4:	mov	w2, #0x0                   	// #0
  402fd8:	mov	w1, w22
  402fdc:	mov	w0, w21
  402fe0:	bl	40255c <ferror@plt+0x2bc>
  402fe4:	b	402f94 <ferror@plt+0xcf4>
  402fe8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  402fec:	ldr	x19, [x0, #1016]
  402ff0:	sub	w22, w22, #0x1
  402ff4:	add	x22, x22, #0x1
  402ff8:	add	x22, x19, x22, lsl #3
  402ffc:	adrp	x24, 428000 <ferror@plt+0x25d60>
  403000:	add	x24, x24, #0x3a0
  403004:	add	x23, x0, #0x3f8
  403008:	add	x21, x23, #0x28
  40300c:	b	403024 <ferror@plt+0xd84>
  403010:	ldr	w0, [x24]
  403014:	tbnz	w0, #9, 403048 <ferror@plt+0xda8>
  403018:	add	x19, x19, #0x8
  40301c:	cmp	x22, x19
  403020:	b.eq	403064 <ferror@plt+0xdc4>  // b.none
  403024:	ldr	w0, [x24]
  403028:	tbz	w0, #8, 403010 <ferror@plt+0xd70>
  40302c:	ldr	x1, [x23, #8]
  403030:	ldr	x0, [x19]
  403034:	bl	407624 <ferror@plt+0x5384>
  403038:	b	403010 <ferror@plt+0xd70>
  40303c:	ldr	x1, [x23, #16]
  403040:	mov	x0, x21
  403044:	bl	407624 <ferror@plt+0x5384>
  403048:	mov	x2, x21
  40304c:	ldr	x1, [x19]
  403050:	mov	x0, x20
  403054:	bl	402270 <readtask@plt>
  403058:	cbnz	x0, 40303c <ferror@plt+0xd9c>
  40305c:	b	403018 <ferror@plt+0xd78>
  403060:	ldr	x25, [sp, #64]
  403064:	mov	x0, x20
  403068:	bl	4020f0 <closeproc@plt>
  40306c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403070:	ldr	x1, [x0, #864]
  403074:	mov	x0, #0xffffffffffffffff    	// #-1
  403078:	bl	407624 <ferror@plt+0x5384>
  40307c:	mov	w0, #0x0                   	// #0
  403080:	ldp	x19, x20, [sp, #16]
  403084:	ldp	x21, x22, [sp, #32]
  403088:	ldp	x23, x24, [sp, #48]
  40308c:	ldp	x29, x30, [sp], #288
  403090:	ret
  403094:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403098:	add	x0, x0, #0x3f8
  40309c:	ldr	w19, [x0, #28]
  4030a0:	ldr	w1, [x0, #24]
  4030a4:	orr	w19, w19, w1
  4030a8:	ldr	w0, [x0, #36]
  4030ac:	orr	w2, w2, w0
  4030b0:	orr	w2, w19, w2
  4030b4:	orr	w19, w2, #0x60
  4030b8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4030bc:	ldr	x23, [x0, #816]
  4030c0:	cbz	x23, 4030d4 <ferror@plt+0xe34>
  4030c4:	ldr	w0, [x23, #20]
  4030c8:	cmp	w0, #0xf
  4030cc:	b.eq	403144 <ferror@plt+0xea4>  // b.none
  4030d0:	mov	x23, #0x0                   	// #0
  4030d4:	mov	x1, x23
  4030d8:	mov	w0, w19
  4030dc:	bl	402170 <openproc@plt>
  4030e0:	mov	x19, x0
  4030e4:	cbz	x0, 4031c4 <ferror@plt+0xf24>
  4030e8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4030ec:	ldr	w0, [x0, #928]
  4030f0:	mov	w1, #0xb00                 	// #2816
  4030f4:	and	w0, w0, w1
  4030f8:	cmp	w0, #0x300
  4030fc:	b.eq	4031f8 <ferror@plt+0xf58>  // b.none
  403100:	b.hi	40326c <ferror@plt+0xfcc>  // b.pmore
  403104:	cmp	w0, #0x100
  403108:	b.eq	403234 <ferror@plt+0xf94>  // b.none
  40310c:	cmp	w0, #0x200
  403110:	b.ne	40330c <ferror@plt+0x106c>  // b.any
  403114:	adrp	x21, 428000 <ferror@plt+0x25d60>
  403118:	add	x21, x21, #0x3f8
  40311c:	add	x20, x21, #0x438
  403120:	mov	x1, x20
  403124:	mov	x0, x19
  403128:	bl	402160 <readproc@plt>
  40312c:	cbz	x0, 40330c <ferror@plt+0x106c>
  403130:	mov	x0, x20
  403134:	bl	40a028 <ferror@plt+0x7d88>
  403138:	add	x22, x21, #0x848
  40313c:	cbz	w0, 403120 <ferror@plt+0xe80>
  403140:	b	4032f4 <ferror@plt+0x1054>
  403144:	orr	w19, w19, #0x1000
  403148:	ldrsw	x0, [x23, #16]
  40314c:	lsl	x0, x0, #2
  403150:	bl	401f10 <malloc@plt>
  403154:	mov	x3, x0
  403158:	mov	x1, #0x0                   	// #0
  40315c:	cbnz	x0, 4031b0 <ferror@plt+0xf10>
  403160:	str	x25, [sp, #64]
  403164:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403168:	ldr	x19, [x0, #968]
  40316c:	mov	w2, #0x5                   	// #5
  403170:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403174:	add	x1, x1, #0xe20
  403178:	mov	x0, #0x0                   	// #0
  40317c:	bl	4021b0 <dcgettext@plt>
  403180:	mov	x1, x0
  403184:	mov	x0, x19
  403188:	bl	402260 <fprintf@plt>
  40318c:	mov	w0, #0x1                   	// #1
  403190:	bl	401d80 <exit@plt>
  403194:	sub	w0, w0, w1
  403198:	ldr	x2, [x23, #8]
  40319c:	sbfiz	x0, x0, #6, #32
  4031a0:	add	x0, x2, x0
  4031a4:	ldur	w0, [x0, #-64]
  4031a8:	str	w0, [x3, x1, lsl #2]
  4031ac:	add	x1, x1, #0x1
  4031b0:	ldr	w0, [x23, #16]
  4031b4:	cmp	w0, w1
  4031b8:	b.gt	403194 <ferror@plt+0xef4>
  4031bc:	mov	x23, x3
  4031c0:	b	4030d4 <ferror@plt+0xe34>
  4031c4:	str	x25, [sp, #64]
  4031c8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4031cc:	ldr	x19, [x0, #968]
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4031d8:	add	x1, x1, #0xdb0
  4031dc:	mov	x0, #0x0                   	// #0
  4031e0:	bl	4021b0 <dcgettext@plt>
  4031e4:	mov	x1, x0
  4031e8:	mov	x0, x19
  4031ec:	bl	402260 <fprintf@plt>
  4031f0:	mov	w0, #0x1                   	// #1
  4031f4:	bl	401d80 <exit@plt>
  4031f8:	adrp	x22, 428000 <ferror@plt+0x25d60>
  4031fc:	add	x22, x22, #0x3f8
  403200:	add	x20, x22, #0x438
  403204:	mov	x1, x20
  403208:	mov	x0, x19
  40320c:	bl	402160 <readproc@plt>
  403210:	cbz	x0, 40330c <ferror@plt+0x106c>
  403214:	mov	x0, x20
  403218:	bl	40a028 <ferror@plt+0x7d88>
  40321c:	cbz	w0, 403204 <ferror@plt+0xf64>
  403220:	ldr	x1, [x22, #8]
  403224:	mov	x0, x20
  403228:	bl	407624 <ferror@plt+0x5384>
  40322c:	add	x21, x22, #0x848
  403230:	b	4032d0 <ferror@plt+0x1030>
  403234:	adrp	x21, 428000 <ferror@plt+0x25d60>
  403238:	add	x21, x21, #0x3f8
  40323c:	add	x20, x21, #0x438
  403240:	mov	x1, x20
  403244:	mov	x0, x19
  403248:	bl	402160 <readproc@plt>
  40324c:	cbz	x0, 40330c <ferror@plt+0x106c>
  403250:	mov	x0, x20
  403254:	bl	40a028 <ferror@plt+0x7d88>
  403258:	cbz	w0, 403240 <ferror@plt+0xfa0>
  40325c:	ldr	x1, [x21, #8]
  403260:	mov	x0, x20
  403264:	bl	407624 <ferror@plt+0x5384>
  403268:	b	403240 <ferror@plt+0xfa0>
  40326c:	cmp	w0, #0x900
  403270:	b.ne	40330c <ferror@plt+0x106c>  // b.any
  403274:	adrp	x22, 428000 <ferror@plt+0x25d60>
  403278:	add	x22, x22, #0x3f8
  40327c:	add	x20, x22, #0x438
  403280:	add	x21, x22, #0x848
  403284:	mov	x1, x20
  403288:	mov	x0, x19
  40328c:	bl	402160 <readproc@plt>
  403290:	cbz	x0, 40330c <ferror@plt+0x106c>
  403294:	mov	x2, x21
  403298:	mov	x1, x20
  40329c:	mov	x0, x19
  4032a0:	bl	402270 <readtask@plt>
  4032a4:	cbz	x0, 403284 <ferror@plt+0xfe4>
  4032a8:	mov	x0, x20
  4032ac:	bl	40a028 <ferror@plt+0x7d88>
  4032b0:	cbz	w0, 403294 <ferror@plt+0xff4>
  4032b4:	ldr	x1, [x22, #16]
  4032b8:	mov	x0, x21
  4032bc:	bl	407624 <ferror@plt+0x5384>
  4032c0:	b	403294 <ferror@plt+0xff4>
  4032c4:	ldr	x1, [x22, #16]
  4032c8:	mov	x0, x21
  4032cc:	bl	407624 <ferror@plt+0x5384>
  4032d0:	mov	x2, x21
  4032d4:	mov	x1, x20
  4032d8:	mov	x0, x19
  4032dc:	bl	402270 <readtask@plt>
  4032e0:	cbnz	x0, 4032c4 <ferror@plt+0x1024>
  4032e4:	b	403204 <ferror@plt+0xf64>
  4032e8:	ldr	x1, [x21, #16]
  4032ec:	mov	x0, x22
  4032f0:	bl	407624 <ferror@plt+0x5384>
  4032f4:	mov	x2, x22
  4032f8:	mov	x1, x20
  4032fc:	mov	x0, x19
  403300:	bl	402270 <readtask@plt>
  403304:	cbnz	x0, 4032e8 <ferror@plt+0x1048>
  403308:	b	403120 <ferror@plt+0xe80>
  40330c:	mov	x0, x19
  403310:	bl	4020f0 <closeproc@plt>
  403314:	cbz	x23, 40306c <ferror@plt+0xdcc>
  403318:	mov	x0, x23
  40331c:	bl	4020e0 <free@plt>
  403320:	b	40306c <ferror@plt+0xdcc>
  403324:	stp	x29, x30, [sp, #-80]!
  403328:	mov	x29, sp
  40332c:	stp	x19, x20, [sp, #16]
  403330:	adrp	x1, 428000 <ferror@plt+0x25d60>
  403334:	add	x0, x1, #0x2d8
  403338:	str	wzr, [x1, #728]
  40333c:	str	wzr, [x0, #4]
  403340:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403344:	add	x1, x1, #0xe50
  403348:	str	x1, [x0, #8]
  40334c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403350:	add	x1, x1, #0xe58
  403354:	str	x1, [x0, #16]
  403358:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40335c:	add	x1, x1, #0xe60
  403360:	str	x1, [x0, #24]
  403364:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403368:	add	x1, x1, #0xe68
  40336c:	str	x1, [x0, #32]
  403370:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403374:	add	x1, x1, #0xe70
  403378:	str	x1, [x0, #40]
  40337c:	str	xzr, [x0, #48]
  403380:	str	xzr, [x0, #56]
  403384:	str	xzr, [x0, #64]
  403388:	str	xzr, [x0, #72]
  40338c:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403390:	add	x0, x0, #0xe78
  403394:	bl	402210 <getenv@plt>
  403398:	cbz	x0, 4033a8 <ferror@plt+0x1108>
  40339c:	mov	x19, x0
  4033a0:	ldrb	w0, [x0]
  4033a4:	cbnz	w0, 4033d8 <ferror@plt+0x1138>
  4033a8:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  4033ac:	add	x0, x0, #0xe88
  4033b0:	bl	402210 <getenv@plt>
  4033b4:	mov	x19, x0
  4033b8:	cbnz	x0, 4033c8 <ferror@plt+0x1128>
  4033bc:	adrp	x19, 40c000 <ferror@plt+0x9d60>
  4033c0:	add	x19, x19, #0xe40
  4033c4:	b	4033d8 <ferror@plt+0x1138>
  4033c8:	ldrb	w0, [x0]
  4033cc:	cbnz	w0, 4033d8 <ferror@plt+0x1138>
  4033d0:	adrp	x19, 40c000 <ferror@plt+0x9d60>
  4033d4:	add	x19, x19, #0xe40
  4033d8:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  4033dc:	add	x0, x0, #0xe90
  4033e0:	bl	402210 <getenv@plt>
  4033e4:	cbz	x0, 40343c <ferror@plt+0x119c>
  4033e8:	stp	x21, x22, [sp, #32]
  4033ec:	str	x23, [sp, #48]
  4033f0:	mov	x20, #0x3                   	// #3
  4033f4:	adrp	x19, 40c000 <ferror@plt+0x9d60>
  4033f8:	add	x19, x19, #0xe48
  4033fc:	add	x21, sp, #0x40
  403400:	mov	x2, x20
  403404:	mov	x1, x19
  403408:	mov	x0, x21
  40340c:	bl	4021c0 <strncpy@plt>
  403410:	strb	wzr, [x21, x20]
  403414:	mov	x0, x21
  403418:	bl	402000 <strdup@plt>
  40341c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  403420:	str	x0, [x1, #808]
  403424:	cbz	x0, 40347c <ferror@plt+0x11dc>
  403428:	mov	x21, #0x1b                  	// #27
  40342c:	mov	x20, #0x0                   	// #0
  403430:	adrp	x22, 40d000 <ferror@plt+0xad60>
  403434:	add	x22, x22, #0x278
  403438:	b	4034b0 <ferror@plt+0x1210>
  40343c:	mov	x0, x19
  403440:	bl	401d60 <strlen@plt>
  403444:	mov	x20, x0
  403448:	cmp	x0, #0xf
  40344c:	b.ls	403470 <ferror@plt+0x11d0>  // b.plast
  403450:	mov	w2, #0x5                   	// #5
  403454:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403458:	add	x1, x1, #0xea8
  40345c:	mov	x0, #0x0                   	// #0
  403460:	bl	4021b0 <dcgettext@plt>
  403464:	ldp	x19, x20, [sp, #16]
  403468:	ldp	x29, x30, [sp], #80
  40346c:	ret
  403470:	stp	x21, x22, [sp, #32]
  403474:	str	x23, [sp, #48]
  403478:	b	4033fc <ferror@plt+0x115c>
  40347c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403480:	ldr	x19, [x0, #968]
  403484:	mov	w2, #0x5                   	// #5
  403488:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40348c:	add	x1, x1, #0xed8
  403490:	mov	x0, #0x0                   	// #0
  403494:	bl	4021b0 <dcgettext@plt>
  403498:	mov	x1, x0
  40349c:	mov	x0, x19
  4034a0:	bl	402260 <fprintf@plt>
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	401d80 <exit@plt>
  4034ac:	mov	x21, x19
  4034b0:	cmp	x20, x21
  4034b4:	b.cs	4037d8 <ferror@plt+0x1538>  // b.hs, b.nlast
  4034b8:	add	x19, x20, x21
  4034bc:	lsr	x19, x19, #1
  4034c0:	lsl	x0, x19, #4
  4034c4:	add	x23, x22, x0
  4034c8:	ldr	x1, [x22, x0]
  4034cc:	add	x0, sp, #0x40
  4034d0:	bl	401fe0 <strcasecmp@plt>
  4034d4:	tbnz	w0, #31, 4034ac <ferror@plt+0x120c>
  4034d8:	cmp	w0, #0x0
  4034dc:	b.le	4037d0 <ferror@plt+0x1530>
  4034e0:	add	x20, x19, #0x1
  4034e4:	b	4034b0 <ferror@plt+0x1210>
  4034e8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4034ec:	add	x0, x1, #0x2d8
  4034f0:	mov	w2, #0x16                  	// #22
  4034f4:	str	w2, [x1, #728]
  4034f8:	mov	w1, #0x1                   	// #1
  4034fc:	str	w1, [x0, #4]
  403500:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403504:	add	x1, x1, #0xf00
  403508:	str	x1, [x0, #8]
  40350c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403510:	add	x1, x1, #0xf08
  403514:	str	x1, [x0, #16]
  403518:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40351c:	add	x1, x1, #0xf10
  403520:	str	x1, [x0, #32]
  403524:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403528:	add	x1, x1, #0xf18
  40352c:	str	x1, [x0, #40]
  403530:	mov	x0, #0x0                   	// #0
  403534:	ldp	x21, x22, [sp, #32]
  403538:	ldr	x23, [sp, #48]
  40353c:	b	403464 <ferror@plt+0x11c4>
  403540:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403544:	add	x1, x0, #0x2d8
  403548:	mov	w2, #0x50                  	// #80
  40354c:	str	w2, [x0, #728]
  403550:	mov	w0, #0x1                   	// #1
  403554:	str	w0, [x1, #4]
  403558:	mov	x0, #0x0                   	// #0
  40355c:	ldp	x21, x22, [sp, #32]
  403560:	ldr	x23, [sp, #48]
  403564:	b	403464 <ferror@plt+0x11c4>
  403568:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40356c:	add	x0, x1, #0x2d8
  403570:	mov	w2, #0x60                  	// #96
  403574:	str	w2, [x1, #728]
  403578:	mov	w1, #0x1                   	// #1
  40357c:	str	w1, [x0, #4]
  403580:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403584:	add	x1, x1, #0xf20
  403588:	str	x1, [x0, #48]
  40358c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403590:	add	x1, x1, #0xf28
  403594:	str	x1, [x0, #64]
  403598:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40359c:	add	x1, x1, #0xf30
  4035a0:	str	x1, [x0, #72]
  4035a4:	mov	x0, #0x0                   	// #0
  4035a8:	ldp	x21, x22, [sp, #32]
  4035ac:	ldr	x23, [sp, #48]
  4035b0:	b	403464 <ferror@plt+0x11c4>
  4035b4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4035b8:	mov	w1, #0x320                 	// #800
  4035bc:	str	w1, [x0, #728]
  4035c0:	mov	x0, #0x0                   	// #0
  4035c4:	ldp	x21, x22, [sp, #32]
  4035c8:	ldr	x23, [sp, #48]
  4035cc:	b	403464 <ferror@plt+0x11c4>
  4035d0:	mov	x0, #0x0                   	// #0
  4035d4:	ldp	x21, x22, [sp, #32]
  4035d8:	ldr	x23, [sp, #48]
  4035dc:	b	403464 <ferror@plt+0x11c4>
  4035e0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4035e4:	add	x0, x0, #0x2d8
  4035e8:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4035ec:	add	x1, x1, #0xf00
  4035f0:	str	x1, [x0, #8]
  4035f4:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4035f8:	add	x1, x1, #0xf08
  4035fc:	str	x1, [x0, #16]
  403600:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403604:	add	x1, x1, #0xf10
  403608:	str	x1, [x0, #32]
  40360c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403610:	add	x1, x1, #0xf18
  403614:	str	x1, [x0, #40]
  403618:	mov	x0, #0x0                   	// #0
  40361c:	ldp	x21, x22, [sp, #32]
  403620:	ldr	x23, [sp, #48]
  403624:	b	403464 <ferror@plt+0x11c4>
  403628:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40362c:	add	x0, x1, #0x2d8
  403630:	mov	w2, #0x22                  	// #34
  403634:	str	w2, [x1, #728]
  403638:	mov	w1, #0x1                   	// #1
  40363c:	str	w1, [x0, #4]
  403640:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403644:	add	x1, x1, #0xf38
  403648:	str	x1, [x0, #48]
  40364c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403650:	add	x1, x1, #0xf40
  403654:	str	x1, [x0, #56]
  403658:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40365c:	add	x1, x1, #0xf48
  403660:	str	x1, [x0, #64]
  403664:	adrp	x2, 40c000 <ferror@plt+0x9d60>
  403668:	add	x2, x2, #0xf50
  40366c:	str	x2, [x0, #72]
  403670:	str	x1, [x0, #8]
  403674:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403678:	add	x1, x1, #0xf58
  40367c:	str	x1, [x0, #16]
  403680:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403684:	add	x1, x1, #0xf60
  403688:	str	x1, [x0, #24]
  40368c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403690:	add	x1, x1, #0xf68
  403694:	str	x1, [x0, #32]
  403698:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40369c:	add	x1, x1, #0xf70
  4036a0:	str	x1, [x0, #40]
  4036a4:	mov	x0, #0x0                   	// #0
  4036a8:	ldp	x21, x22, [sp, #32]
  4036ac:	ldr	x23, [sp, #48]
  4036b0:	b	403464 <ferror@plt+0x11c4>
  4036b4:	b	403628 <ferror@plt+0x1388>
  4036b8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4036bc:	add	x0, x1, #0x2d8
  4036c0:	mov	w2, #0x80                  	// #128
  4036c4:	str	w2, [x1, #728]
  4036c8:	mov	w1, #0x1                   	// #1
  4036cc:	str	w1, [x0, #4]
  4036d0:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4036d4:	add	x1, x1, #0xf00
  4036d8:	str	x1, [x0, #8]
  4036dc:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4036e0:	add	x1, x1, #0xf08
  4036e4:	str	x1, [x0, #16]
  4036e8:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4036ec:	add	x1, x1, #0xf10
  4036f0:	str	x1, [x0, #32]
  4036f4:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4036f8:	add	x1, x1, #0xf18
  4036fc:	str	x1, [x0, #40]
  403700:	mov	x0, #0x0                   	// #0
  403704:	ldp	x21, x22, [sp, #32]
  403708:	ldr	x23, [sp, #48]
  40370c:	b	403464 <ferror@plt+0x11c4>
  403710:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403714:	add	x0, x0, #0xf78
  403718:	bl	402210 <getenv@plt>
  40371c:	cbz	x0, 403738 <ferror@plt+0x1498>
  403720:	ldrb	w1, [x0]
  403724:	sub	w1, w1, #0x31
  403728:	and	w1, w1, #0xff
  40372c:	mov	x0, #0x0                   	// #0
  403730:	cmp	w1, #0x8
  403734:	b.ls	4037f8 <ferror@plt+0x1558>  // b.plast
  403738:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40373c:	mov	w1, #0x8                   	// #8
  403740:	str	w1, [x0, #728]
  403744:	mov	x0, #0x0                   	// #0
  403748:	ldp	x21, x22, [sp, #32]
  40374c:	ldr	x23, [sp, #48]
  403750:	b	403464 <ferror@plt+0x11c4>
  403754:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403758:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40375c:	add	x1, x1, #0xf80
  403760:	str	x1, [x0, #792]
  403764:	mov	x0, #0x0                   	// #0
  403768:	ldp	x21, x22, [sp, #32]
  40376c:	ldr	x23, [sp, #48]
  403770:	b	403464 <ferror@plt+0x11c4>
  403774:	b	403754 <ferror@plt+0x14b4>
  403778:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40377c:	mov	w1, #0x400                 	// #1024
  403780:	str	w1, [x0, #728]
  403784:	mov	x0, #0x0                   	// #0
  403788:	ldp	x21, x22, [sp, #32]
  40378c:	ldr	x23, [sp, #48]
  403790:	b	403464 <ferror@plt+0x11c4>
  403794:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403798:	mov	w1, #0x800                 	// #2048
  40379c:	str	w1, [x0, #728]
  4037a0:	mov	x0, #0x0                   	// #0
  4037a4:	ldp	x21, x22, [sp, #32]
  4037a8:	ldr	x23, [sp, #48]
  4037ac:	b	403464 <ferror@plt+0x11c4>
  4037b0:	b	403794 <ferror@plt+0x14f4>
  4037b4:	mov	x0, #0x0                   	// #0
  4037b8:	ldp	x21, x22, [sp, #32]
  4037bc:	ldr	x23, [sp, #48]
  4037c0:	b	403464 <ferror@plt+0x11c4>
  4037c4:	b	4037b4 <ferror@plt+0x1514>
  4037c8:	b	4037b4 <ferror@plt+0x1514>
  4037cc:	b	4037b4 <ferror@plt+0x1514>
  4037d0:	ldr	x0, [x23, #8]
  4037d4:	br	x0
  4037d8:	mov	w2, #0x5                   	// #5
  4037dc:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  4037e0:	add	x1, x1, #0xea8
  4037e4:	mov	x0, #0x0                   	// #0
  4037e8:	bl	4021b0 <dcgettext@plt>
  4037ec:	ldp	x21, x22, [sp, #32]
  4037f0:	ldr	x23, [sp, #48]
  4037f4:	b	403464 <ferror@plt+0x11c4>
  4037f8:	ldp	x21, x22, [sp, #32]
  4037fc:	ldr	x23, [sp, #48]
  403800:	b	403464 <ferror@plt+0x11c4>
  403804:	stp	x29, x30, [sp, #-48]!
  403808:	mov	x29, sp
  40380c:	stp	x19, x20, [sp, #16]
  403810:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403814:	ldr	x19, [x0, #816]
  403818:	mov	x0, #0xbeef                	// #48879
  40381c:	movk	x0, #0xdead, lsl #16
  403820:	cmp	x19, x0
  403824:	b.eq	403a74 <ferror@plt+0x17d4>  // b.none
  403828:	cbz	x19, 403848 <ferror@plt+0x15a8>
  40382c:	mov	x20, x19
  403830:	ldr	x19, [x19]
  403834:	ldr	x0, [x20, #8]
  403838:	bl	4020e0 <free@plt>
  40383c:	mov	x0, x20
  403840:	bl	4020e0 <free@plt>
  403844:	cbnz	x19, 40382c <ferror@plt+0x158c>
  403848:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40384c:	str	xzr, [x0, #816]
  403850:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  403854:	add	x0, x0, #0x50
  403858:	bl	402140 <look_up_our_self@plt>
  40385c:	add	x2, sp, #0x20
  403860:	mov	x1, #0x5413                	// #21523
  403864:	mov	w0, #0x1                   	// #1
  403868:	bl	402280 <ioctl@plt>
  40386c:	cmn	w0, #0x1
  403870:	b.eq	403884 <ferror@plt+0x15e4>  // b.none
  403874:	ldrh	w0, [sp, #34]
  403878:	cbz	w0, 403884 <ferror@plt+0x15e4>
  40387c:	ldrh	w0, [sp, #32]
  403880:	cbnz	w0, 403900 <ferror@plt+0x1660>
  403884:	add	x2, sp, #0x20
  403888:	mov	x1, #0x5413                	// #21523
  40388c:	mov	w0, #0x2                   	// #2
  403890:	bl	402280 <ioctl@plt>
  403894:	cmn	w0, #0x1
  403898:	b.eq	4038ac <ferror@plt+0x160c>  // b.none
  40389c:	ldrh	w0, [sp, #34]
  4038a0:	cbz	w0, 4038ac <ferror@plt+0x160c>
  4038a4:	ldrh	w0, [sp, #32]
  4038a8:	cbnz	w0, 403900 <ferror@plt+0x1660>
  4038ac:	add	x2, sp, #0x20
  4038b0:	mov	x1, #0x5413                	// #21523
  4038b4:	mov	w0, #0x0                   	// #0
  4038b8:	bl	402280 <ioctl@plt>
  4038bc:	cmn	w0, #0x1
  4038c0:	b.eq	4038d4 <ferror@plt+0x1634>  // b.none
  4038c4:	ldrh	w0, [sp, #34]
  4038c8:	cbz	w0, 4038d4 <ferror@plt+0x1634>
  4038cc:	ldrh	w0, [sp, #32]
  4038d0:	cbnz	w0, 403900 <ferror@plt+0x1660>
  4038d4:	mov	w1, #0x900                 	// #2304
  4038d8:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  4038dc:	add	x0, x0, #0xf88
  4038e0:	bl	401f40 <open@plt>
  4038e4:	mov	w19, w0
  4038e8:	cmn	w0, #0x1
  4038ec:	b.ne	403a80 <ferror@plt+0x17e0>  // b.any
  4038f0:	mov	w0, #0x50                  	// #80
  4038f4:	strh	w0, [sp, #34]
  4038f8:	mov	w0, #0x18                  	// #24
  4038fc:	strh	w0, [sp, #32]
  403900:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403904:	add	x0, x0, #0x2d8
  403908:	ldrh	w1, [sp, #34]
  40390c:	str	w1, [x0, #96]
  403910:	ldrh	w1, [sp, #32]
  403914:	str	w1, [x0, #100]
  403918:	mov	w0, #0x1                   	// #1
  40391c:	bl	402190 <isatty@plt>
  403920:	cbnz	w0, 403930 <ferror@plt+0x1690>
  403924:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403928:	mov	w1, #0x20000               	// #131072
  40392c:	str	w1, [x0, #824]
  403930:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403934:	add	x0, x0, #0xf98
  403938:	bl	402210 <getenv@plt>
  40393c:	cbz	x0, 403948 <ferror@plt+0x16a8>
  403940:	ldrb	w1, [x0]
  403944:	cbnz	w1, 403ab4 <ferror@plt+0x1814>
  403948:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  40394c:	add	x0, x0, #0xfa0
  403950:	bl	402210 <getenv@plt>
  403954:	cbz	x0, 403960 <ferror@plt+0x16c0>
  403958:	ldrb	w1, [x0]
  40395c:	cbnz	w1, 403ae8 <ferror@plt+0x1848>
  403960:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403964:	ldr	w0, [x0, #824]
  403968:	cmp	w0, #0x8
  40396c:	b.le	403980 <ferror@plt+0x16e0>
  403970:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403974:	ldr	w0, [x0, #828]
  403978:	cmp	w0, #0x1
  40397c:	b.gt	4039b8 <ferror@plt+0x1718>
  403980:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403984:	ldr	x19, [x0, #968]
  403988:	mov	w2, #0x5                   	// #5
  40398c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403990:	add	x1, x1, #0xfa8
  403994:	mov	x0, #0x0                   	// #0
  403998:	bl	4021b0 <dcgettext@plt>
  40399c:	adrp	x2, 428000 <ferror@plt+0x25d60>
  4039a0:	add	x2, x2, #0x2d8
  4039a4:	ldr	w3, [x2, #100]
  4039a8:	ldr	w2, [x2, #96]
  4039ac:	mov	x1, x0
  4039b0:	mov	x0, x19
  4039b4:	bl	402260 <fprintf@plt>
  4039b8:	bl	403324 <ferror@plt+0x1084>
  4039bc:	adrp	x19, 428000 <ferror@plt+0x25d60>
  4039c0:	add	x19, x19, #0x2d8
  4039c4:	str	wzr, [x19, #104]
  4039c8:	str	wzr, [x19, #108]
  4039cc:	str	wzr, [x19, #112]
  4039d0:	bl	401dd0 <geteuid@plt>
  4039d4:	str	w0, [x19, #116]
  4039d8:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4039dc:	ldrsw	x0, [x0, #952]
  4039e0:	str	x0, [x19, #120]
  4039e4:	str	wzr, [x19, #128]
  4039e8:	str	wzr, [x19, #132]
  4039ec:	str	xzr, [x19, #136]
  4039f0:	str	wzr, [x19, #144]
  4039f4:	mov	w0, #0xffffffff            	// #-1
  4039f8:	str	w0, [x19, #148]
  4039fc:	str	wzr, [x19, #152]
  403a00:	str	wzr, [x19, #156]
  403a04:	mov	w0, #0x1                   	// #1
  403a08:	str	w0, [x19, #160]
  403a0c:	str	wzr, [x19, #164]
  403a10:	bl	401ff0 <getpagesize@plt>
  403a14:	str	w0, [x19, #168]
  403a18:	str	wzr, [x19, #172]
  403a1c:	mov	x1, #0x0                   	// #0
  403a20:	mov	x0, #0x0                   	// #0
  403a24:	bl	401f90 <uptime@plt>
  403a28:	sxtw	x0, w0
  403a2c:	str	x0, [x19, #176]
  403a30:	str	xzr, [x19, #88]
  403a34:	str	wzr, [x19, #184]
  403a38:	str	xzr, [x19, #192]
  403a3c:	str	wzr, [x19, #200]
  403a40:	str	wzr, [x19, #204]
  403a44:	str	wzr, [x19, #208]
  403a48:	str	wzr, [x19, #212]
  403a4c:	mov	w2, #0x5                   	// #5
  403a50:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403a54:	add	x1, x1, #0xfe0
  403a58:	mov	x0, #0x0                   	// #0
  403a5c:	bl	4021b0 <dcgettext@plt>
  403a60:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  403a64:	str	x0, [x1, #1408]
  403a68:	ldp	x19, x20, [sp, #16]
  403a6c:	ldp	x29, x30, [sp], #48
  403a70:	ret
  403a74:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403a78:	str	xzr, [x0, #816]
  403a7c:	b	403850 <ferror@plt+0x15b0>
  403a80:	add	x2, sp, #0x20
  403a84:	mov	x1, #0x5413                	// #21523
  403a88:	bl	402280 <ioctl@plt>
  403a8c:	mov	w20, w0
  403a90:	mov	w0, w19
  403a94:	bl	402010 <close@plt>
  403a98:	cmn	w20, #0x1
  403a9c:	b.eq	4038f0 <ferror@plt+0x1650>  // b.none
  403aa0:	ldrh	w0, [sp, #34]
  403aa4:	cbz	w0, 4038f0 <ferror@plt+0x1650>
  403aa8:	ldrh	w0, [sp, #32]
  403aac:	cbnz	w0, 403900 <ferror@plt+0x1660>
  403ab0:	b	4038f0 <ferror@plt+0x1650>
  403ab4:	mov	w2, #0x0                   	// #0
  403ab8:	add	x1, sp, #0x28
  403abc:	bl	4020d0 <strtol@plt>
  403ac0:	ldr	x1, [sp, #40]
  403ac4:	ldrb	w1, [x1]
  403ac8:	cbnz	w1, 403948 <ferror@plt+0x16a8>
  403acc:	sub	x2, x0, #0x1
  403ad0:	mov	x1, #0x1fffe               	// #131070
  403ad4:	cmp	x2, x1
  403ad8:	b.hi	403948 <ferror@plt+0x16a8>  // b.pmore
  403adc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  403ae0:	str	w0, [x1, #824]
  403ae4:	b	403948 <ferror@plt+0x16a8>
  403ae8:	mov	w2, #0x0                   	// #0
  403aec:	add	x1, sp, #0x28
  403af0:	bl	4020d0 <strtol@plt>
  403af4:	ldr	x1, [sp, #40]
  403af8:	ldrb	w1, [x1]
  403afc:	cbnz	w1, 403960 <ferror@plt+0x16c0>
  403b00:	sub	x2, x0, #0x1
  403b04:	mov	x1, #0x1fffe               	// #131070
  403b08:	cmp	x2, x1
  403b0c:	b.hi	403960 <ferror@plt+0x16c0>  // b.pmore
  403b10:	adrp	x1, 428000 <ferror@plt+0x25d60>
  403b14:	str	w0, [x1, #828]
  403b18:	b	403960 <ferror@plt+0x16c0>
  403b1c:	sub	sp, sp, #0x50
  403b20:	stp	x29, x30, [sp, #32]
  403b24:	add	x29, sp, #0x20
  403b28:	stp	x19, x20, [sp, #48]
  403b2c:	str	x21, [sp, #64]
  403b30:	bl	402250 <procps_linux_version@plt>
  403b34:	mov	w19, w0
  403b38:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403b3c:	ldr	x2, [x0, #736]
  403b40:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403b44:	add	x0, x0, #0xfe8
  403b48:	cmp	x2, #0x0
  403b4c:	csel	x2, x0, x2, eq  // eq = none
  403b50:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403b54:	ldr	x3, [x0, #744]
  403b58:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403b5c:	add	x0, x0, #0xfe8
  403b60:	cmp	x3, #0x0
  403b64:	csel	x3, x0, x3, eq  // eq = none
  403b68:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403b6c:	ldr	x4, [x0, #752]
  403b70:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403b74:	add	x0, x0, #0xfe8
  403b78:	cmp	x4, #0x0
  403b7c:	csel	x4, x0, x4, eq  // eq = none
  403b80:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403b84:	ldr	x5, [x0, #760]
  403b88:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403b8c:	add	x0, x0, #0xfe8
  403b90:	cmp	x5, #0x0
  403b94:	csel	x5, x0, x5, eq  // eq = none
  403b98:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403b9c:	ldr	x6, [x0, #768]
  403ba0:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403ba4:	add	x0, x0, #0xfe8
  403ba8:	cmp	x6, #0x0
  403bac:	csel	x6, x0, x6, eq  // eq = none
  403bb0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403bb4:	ldr	x7, [x0, #776]
  403bb8:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  403bbc:	add	x0, x0, #0xfe8
  403bc0:	cmp	x7, #0x0
  403bc4:	csel	x7, x0, x7, eq  // eq = none
  403bc8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403bcc:	ldr	x0, [x0, #784]
  403bd0:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403bd4:	add	x1, x1, #0xfe8
  403bd8:	cmp	x0, #0x0
  403bdc:	csel	x0, x1, x0, eq  // eq = none
  403be0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  403be4:	ldr	x1, [x1, #792]
  403be8:	adrp	x8, 40c000 <ferror@plt+0x9d60>
  403bec:	add	x8, x8, #0xfe8
  403bf0:	cmp	x1, #0x0
  403bf4:	csel	x1, x8, x1, eq  // eq = none
  403bf8:	adrp	x8, 428000 <ferror@plt+0x25d60>
  403bfc:	ldr	x8, [x8, #800]
  403c00:	adrp	x9, 40c000 <ferror@plt+0x9d60>
  403c04:	add	x9, x9, #0xfe8
  403c08:	cmp	x8, #0x0
  403c0c:	csel	x8, x9, x8, eq  // eq = none
  403c10:	str	x8, [sp, #16]
  403c14:	str	x1, [sp, #8]
  403c18:	str	x0, [sp]
  403c1c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  403c20:	add	x1, x1, #0xff0
  403c24:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403c28:	ldr	x0, [x0, #968]
  403c2c:	bl	402260 <fprintf@plt>
  403c30:	adrp	x20, 428000 <ferror@plt+0x25d60>
  403c34:	adrp	x3, 40c000 <ferror@plt+0x9d60>
  403c38:	add	x3, x3, #0xc10
  403c3c:	adrp	x2, 40c000 <ferror@plt+0x9d60>
  403c40:	add	x2, x2, #0xc58
  403c44:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403c48:	add	x1, x1, #0x60
  403c4c:	ldr	x0, [x20, #968]
  403c50:	bl	402260 <fprintf@plt>
  403c54:	and	w4, w19, #0xff
  403c58:	ubfx	x3, x19, #8, #8
  403c5c:	ubfx	x2, x19, #16, #8
  403c60:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403c64:	add	x1, x1, #0x70
  403c68:	ldr	x0, [x20, #968]
  403c6c:	bl	402260 <fprintf@plt>
  403c70:	mov	w5, #0x2                   	// #2
  403c74:	mov	w4, #0x9                   	// #9
  403c78:	mov	w3, #0x1f                  	// #31
  403c7c:	mov	w2, w5
  403c80:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403c84:	add	x1, x1, #0x88
  403c88:	ldr	x0, [x20, #968]
  403c8c:	bl	402260 <fprintf@plt>
  403c90:	adrp	x21, 428000 <ferror@plt+0x25d60>
  403c94:	add	x19, x21, #0x2d8
  403c98:	ldr	w5, [x19, #100]
  403c9c:	ldr	w4, [x19, #96]
  403ca0:	ldr	w3, [x19, #160]
  403ca4:	ldr	w2, [x19, #148]
  403ca8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403cac:	add	x1, x1, #0xb0
  403cb0:	ldr	x0, [x20, #968]
  403cb4:	bl	402260 <fprintf@plt>
  403cb8:	ldr	x0, [x19, #120]
  403cbc:	ubfx	w5, w0, #8, #12
  403cc0:	lsr	x6, x0, #12
  403cc4:	lsr	x1, x0, #32
  403cc8:	and	w1, w1, #0xfffff000
  403ccc:	ldr	w2, [x19, #168]
  403cd0:	str	w2, [sp]
  403cd4:	adrp	x2, 428000 <ferror@plt+0x25d60>
  403cd8:	ldr	x7, [x2, #992]
  403cdc:	bfxil	w6, w0, #0, #8
  403ce0:	orr	w5, w1, w5
  403ce4:	ldr	w4, [x19, #116]
  403ce8:	ldr	x3, [x19, #80]
  403cec:	ldr	w2, [x21, #728]
  403cf0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403cf4:	add	x1, x1, #0xf8
  403cf8:	ldr	x0, [x20, #968]
  403cfc:	bl	402260 <fprintf@plt>
  403d00:	mov	w4, #0x8                   	// #8
  403d04:	mov	w3, w4
  403d08:	mov	w2, #0x410                 	// #1040
  403d0c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403d10:	add	x1, x1, #0x148
  403d14:	ldr	x0, [x20, #968]
  403d18:	bl	402260 <fprintf@plt>
  403d1c:	adrp	x2, 40d000 <ferror@plt+0xad60>
  403d20:	add	x2, x2, #0x278
  403d24:	add	x2, x2, #0x1b0
  403d28:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403d2c:	add	x1, x1, #0x180
  403d30:	ldr	x0, [x20, #968]
  403d34:	bl	402260 <fprintf@plt>
  403d38:	ldp	x19, x20, [sp, #48]
  403d3c:	ldr	x21, [sp, #64]
  403d40:	ldp	x29, x30, [sp, #32]
  403d44:	add	sp, sp, #0x50
  403d48:	ret
  403d4c:	stp	x29, x30, [sp, #-16]!
  403d50:	mov	x29, sp
  403d54:	mov	x5, x2
  403d58:	adrp	x4, 40e000 <ferror@plt+0xbd60>
  403d5c:	add	x4, x4, #0x2f8
  403d60:	mov	w3, w1
  403d64:	mov	x2, x0
  403d68:	mov	w1, #0x0                   	// #0
  403d6c:	mov	w0, #0x0                   	// #0
  403d70:	bl	402240 <error_at_line@plt>
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	bl	401d80 <exit@plt>
  403d7c:	sub	sp, sp, #0x90
  403d80:	stp	x29, x30, [sp, #80]
  403d84:	add	x29, sp, #0x50
  403d88:	stp	x19, x20, [sp, #96]
  403d8c:	stp	x21, x22, [sp, #112]
  403d90:	str	x23, [sp, #128]
  403d94:	mov	x22, x0
  403d98:	mov	w23, w1
  403d9c:	cbnz	w1, 403f90 <ferror@plt+0x1cf0>
  403da0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403da4:	ldr	x19, [x0, #976]
  403da8:	mov	w2, #0x5                   	// #5
  403dac:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403db0:	add	x1, x1, #0x430
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	bl	4021b0 <dcgettext@plt>
  403dbc:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  403dc0:	add	x20, x1, #0x460
  403dc4:	str	x0, [x1, #1120]
  403dc8:	mov	w2, #0x5                   	// #5
  403dcc:	adrp	x1, 414000 <ferror@plt+0x11d60>
  403dd0:	add	x1, x1, #0x1b0
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	bl	4021b0 <dcgettext@plt>
  403ddc:	str	x0, [x20, #8]
  403de0:	mov	w2, #0x5                   	// #5
  403de4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  403de8:	add	x1, x1, #0x6f8
  403dec:	mov	x0, #0x0                   	// #0
  403df0:	bl	4021b0 <dcgettext@plt>
  403df4:	str	x0, [x20, #16]
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403e00:	add	x1, x1, #0x438
  403e04:	mov	x0, #0x0                   	// #0
  403e08:	bl	4021b0 <dcgettext@plt>
  403e0c:	str	x0, [x20, #24]
  403e10:	mov	w2, #0x5                   	// #5
  403e14:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403e18:	add	x1, x1, #0x440
  403e1c:	mov	x0, #0x0                   	// #0
  403e20:	bl	4021b0 <dcgettext@plt>
  403e24:	str	x0, [x20, #32]
  403e28:	mov	w2, #0x5                   	// #5
  403e2c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403e30:	add	x1, x1, #0x448
  403e34:	mov	x0, #0x0                   	// #0
  403e38:	bl	4021b0 <dcgettext@plt>
  403e3c:	str	x0, [x20, #40]
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403e48:	add	x1, x1, #0x450
  403e4c:	mov	x0, #0x0                   	// #0
  403e50:	bl	4021b0 <dcgettext@plt>
  403e54:	str	x0, [x20, #48]
  403e58:	mov	w2, #0x5                   	// #5
  403e5c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  403e60:	add	x1, x1, #0x9f0
  403e64:	mov	x0, #0x0                   	// #0
  403e68:	bl	4021b0 <dcgettext@plt>
  403e6c:	str	x0, [x20, #56]
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403e78:	add	x1, x1, #0x458
  403e7c:	mov	x0, #0x0                   	// #0
  403e80:	bl	4021b0 <dcgettext@plt>
  403e84:	str	x0, [x20, #64]
  403e88:	mov	w2, #0x5                   	// #5
  403e8c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  403e90:	add	x1, x1, #0x878
  403e94:	mov	x0, #0x0                   	// #0
  403e98:	bl	4021b0 <dcgettext@plt>
  403e9c:	str	x0, [x20, #72]
  403ea0:	mov	w2, #0x5                   	// #5
  403ea4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403ea8:	add	x1, x1, #0x460
  403eac:	mov	x0, #0x0                   	// #0
  403eb0:	bl	4021b0 <dcgettext@plt>
  403eb4:	str	x0, [x20, #80]
  403eb8:	mov	w2, #0x5                   	// #5
  403ebc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403ec0:	add	x1, x1, #0x468
  403ec4:	mov	x0, #0x0                   	// #0
  403ec8:	bl	4021b0 <dcgettext@plt>
  403ecc:	str	x0, [x20, #88]
  403ed0:	cbz	x22, 403f0c <ferror@plt+0x1c6c>
  403ed4:	mov	x21, x20
  403ed8:	mov	w20, #0x0                   	// #0
  403edc:	ldr	x1, [x21]
  403ee0:	mov	x0, x22
  403ee4:	bl	4020a0 <strcmp@plt>
  403ee8:	cbz	w0, 403f9c <ferror@plt+0x1cfc>
  403eec:	ldr	x1, [x21, #8]
  403ef0:	mov	x0, x22
  403ef4:	bl	4020a0 <strcmp@plt>
  403ef8:	cbz	w0, 403f9c <ferror@plt+0x1cfc>
  403efc:	add	w20, w20, #0x1
  403f00:	add	x21, x21, #0x10
  403f04:	cmp	w20, #0x6
  403f08:	b.ne	403edc <ferror@plt+0x1c3c>  // b.any
  403f0c:	mov	w2, #0x5                   	// #5
  403f10:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403f14:	add	x1, x1, #0x470
  403f18:	mov	x0, #0x0                   	// #0
  403f1c:	bl	4021b0 <dcgettext@plt>
  403f20:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  403f24:	ldr	x2, [x1, #1400]
  403f28:	mov	x1, x0
  403f2c:	mov	x0, x19
  403f30:	bl	402260 <fprintf@plt>
  403f34:	mov	w20, #0x6                   	// #6
  403f38:	mov	w21, #0x0                   	// #0
  403f3c:	cmp	w21, #0x0
  403f40:	ccmp	w20, #0x2, #0x4, eq  // eq = none
  403f44:	b.eq	404238 <ferror@plt+0x1f98>  // b.none
  403f48:	cmp	w21, #0x0
  403f4c:	ccmp	w20, #0x3, #0x4, eq  // eq = none
  403f50:	b.eq	4044c0 <ferror@plt+0x2220>  // b.none
  403f54:	sub	w0, w20, #0x4
  403f58:	cmp	w0, #0x1
  403f5c:	b.ls	404550 <ferror@plt+0x22b0>  // b.plast
  403f60:	cmp	w20, #0x6
  403f64:	b.eq	4046d4 <ferror@plt+0x2434>  // b.none
  403f68:	mov	w2, #0x5                   	// #5
  403f6c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  403f70:	add	x1, x1, #0x1d0
  403f74:	mov	x0, #0x0                   	// #0
  403f78:	bl	4021b0 <dcgettext@plt>
  403f7c:	mov	x1, x0
  403f80:	mov	x0, x19
  403f84:	bl	402260 <fprintf@plt>
  403f88:	mov	w0, w23
  403f8c:	bl	401d80 <exit@plt>
  403f90:	adrp	x0, 428000 <ferror@plt+0x25d60>
  403f94:	ldr	x19, [x0, #968]
  403f98:	b	403da8 <ferror@plt+0x1b08>
  403f9c:	mov	w2, #0x5                   	// #5
  403fa0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403fa4:	add	x1, x1, #0x470
  403fa8:	mov	x0, #0x0                   	// #0
  403fac:	bl	4021b0 <dcgettext@plt>
  403fb0:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  403fb4:	ldr	x2, [x1, #1400]
  403fb8:	mov	x1, x0
  403fbc:	mov	x0, x19
  403fc0:	bl	402260 <fprintf@plt>
  403fc4:	cmp	w20, #0x5
  403fc8:	cset	w22, eq  // eq = none
  403fcc:	cmp	w20, #0x0
  403fd0:	csinc	w21, w22, wzr, ne  // ne = any
  403fd4:	cbz	w21, 4040d8 <ferror@plt+0x1e38>
  403fd8:	mov	w2, #0x5                   	// #5
  403fdc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403fe0:	add	x1, x1, #0x488
  403fe4:	mov	x0, #0x0                   	// #0
  403fe8:	bl	4021b0 <dcgettext@plt>
  403fec:	mov	x1, x19
  403ff0:	bl	401d70 <fputs@plt>
  403ff4:	mov	w2, #0x5                   	// #5
  403ff8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  403ffc:	add	x1, x1, #0x4a0
  404000:	mov	x0, #0x0                   	// #0
  404004:	bl	4021b0 <dcgettext@plt>
  404008:	mov	x1, x19
  40400c:	bl	401d70 <fputs@plt>
  404010:	mov	w2, #0x5                   	// #5
  404014:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404018:	add	x1, x1, #0x4c8
  40401c:	mov	x0, #0x0                   	// #0
  404020:	bl	4021b0 <dcgettext@plt>
  404024:	mov	x1, x19
  404028:	bl	401d70 <fputs@plt>
  40402c:	mov	w2, #0x5                   	// #5
  404030:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404034:	add	x1, x1, #0x508
  404038:	mov	x0, #0x0                   	// #0
  40403c:	bl	4021b0 <dcgettext@plt>
  404040:	mov	x1, x19
  404044:	bl	401d70 <fputs@plt>
  404048:	mov	w2, #0x5                   	// #5
  40404c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404050:	add	x1, x1, #0x548
  404054:	mov	x0, #0x0                   	// #0
  404058:	bl	4021b0 <dcgettext@plt>
  40405c:	mov	x1, x19
  404060:	bl	401d70 <fputs@plt>
  404064:	mov	w2, #0x5                   	// #5
  404068:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40406c:	add	x1, x1, #0x580
  404070:	mov	x0, #0x0                   	// #0
  404074:	bl	4021b0 <dcgettext@plt>
  404078:	mov	x1, x19
  40407c:	bl	401d70 <fputs@plt>
  404080:	mov	w2, #0x5                   	// #5
  404084:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404088:	add	x1, x1, #0x5a8
  40408c:	mov	x0, #0x0                   	// #0
  404090:	bl	4021b0 <dcgettext@plt>
  404094:	mov	x1, x19
  404098:	bl	401d70 <fputs@plt>
  40409c:	mov	w2, #0x5                   	// #5
  4040a0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4040a4:	add	x1, x1, #0x5d8
  4040a8:	mov	x0, #0x0                   	// #0
  4040ac:	bl	4021b0 <dcgettext@plt>
  4040b0:	mov	x1, x19
  4040b4:	bl	401d70 <fputs@plt>
  4040b8:	mov	w2, #0x5                   	// #5
  4040bc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4040c0:	add	x1, x1, #0x610
  4040c4:	mov	x0, #0x0                   	// #0
  4040c8:	bl	4021b0 <dcgettext@plt>
  4040cc:	mov	x1, x19
  4040d0:	bl	401d70 <fputs@plt>
  4040d4:	mov	w21, w22
  4040d8:	cmp	w21, #0x0
  4040dc:	ccmp	w20, #0x1, #0x4, eq  // eq = none
  4040e0:	b.ne	403f3c <ferror@plt+0x1c9c>  // b.any
  4040e4:	mov	w2, #0x5                   	// #5
  4040e8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4040ec:	add	x1, x1, #0x650
  4040f0:	mov	x0, #0x0                   	// #0
  4040f4:	bl	4021b0 <dcgettext@plt>
  4040f8:	mov	x1, x19
  4040fc:	bl	401d70 <fputs@plt>
  404100:	mov	w2, #0x5                   	// #5
  404104:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404108:	add	x1, x1, #0x668
  40410c:	mov	x0, #0x0                   	// #0
  404110:	bl	4021b0 <dcgettext@plt>
  404114:	mov	x1, x19
  404118:	bl	401d70 <fputs@plt>
  40411c:	mov	w2, #0x5                   	// #5
  404120:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404124:	add	x1, x1, #0x690
  404128:	mov	x0, #0x0                   	// #0
  40412c:	bl	4021b0 <dcgettext@plt>
  404130:	mov	x1, x19
  404134:	bl	401d70 <fputs@plt>
  404138:	mov	w2, #0x5                   	// #5
  40413c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404140:	add	x1, x1, #0x6c0
  404144:	mov	x0, #0x0                   	// #0
  404148:	bl	4021b0 <dcgettext@plt>
  40414c:	mov	x1, x19
  404150:	bl	401d70 <fputs@plt>
  404154:	mov	w2, #0x5                   	// #5
  404158:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40415c:	add	x1, x1, #0x6f8
  404160:	mov	x0, #0x0                   	// #0
  404164:	bl	4021b0 <dcgettext@plt>
  404168:	mov	x1, x19
  40416c:	bl	401d70 <fputs@plt>
  404170:	mov	w2, #0x5                   	// #5
  404174:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404178:	add	x1, x1, #0x720
  40417c:	mov	x0, #0x0                   	// #0
  404180:	bl	4021b0 <dcgettext@plt>
  404184:	mov	x1, x19
  404188:	bl	401d70 <fputs@plt>
  40418c:	mov	w2, #0x5                   	// #5
  404190:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404194:	add	x1, x1, #0x750
  404198:	mov	x0, #0x0                   	// #0
  40419c:	bl	4021b0 <dcgettext@plt>
  4041a0:	mov	x1, x19
  4041a4:	bl	401d70 <fputs@plt>
  4041a8:	mov	w2, #0x5                   	// #5
  4041ac:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4041b0:	add	x1, x1, #0x7a0
  4041b4:	mov	x0, #0x0                   	// #0
  4041b8:	bl	4021b0 <dcgettext@plt>
  4041bc:	mov	x1, x19
  4041c0:	bl	401d70 <fputs@plt>
  4041c4:	mov	w2, #0x5                   	// #5
  4041c8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4041cc:	add	x1, x1, #0x7c8
  4041d0:	mov	x0, #0x0                   	// #0
  4041d4:	bl	4021b0 <dcgettext@plt>
  4041d8:	mov	x1, x19
  4041dc:	bl	401d70 <fputs@plt>
  4041e0:	mov	w2, #0x5                   	// #5
  4041e4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4041e8:	add	x1, x1, #0x7e8
  4041ec:	mov	x0, #0x0                   	// #0
  4041f0:	bl	4021b0 <dcgettext@plt>
  4041f4:	mov	x1, x19
  4041f8:	bl	401d70 <fputs@plt>
  4041fc:	mov	w2, #0x5                   	// #5
  404200:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404204:	add	x1, x1, #0x820
  404208:	mov	x0, #0x0                   	// #0
  40420c:	bl	4021b0 <dcgettext@plt>
  404210:	mov	x1, x19
  404214:	bl	401d70 <fputs@plt>
  404218:	mov	w2, #0x5                   	// #5
  40421c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404220:	add	x1, x1, #0x850
  404224:	mov	x0, #0x0                   	// #0
  404228:	bl	4021b0 <dcgettext@plt>
  40422c:	mov	x1, x19
  404230:	bl	401d70 <fputs@plt>
  404234:	b	403f3c <ferror@plt+0x1c9c>
  404238:	mov	w2, #0x5                   	// #5
  40423c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404240:	add	x1, x1, #0x8f0
  404244:	mov	x0, #0x0                   	// #0
  404248:	bl	4021b0 <dcgettext@plt>
  40424c:	mov	x1, x19
  404250:	bl	401d70 <fputs@plt>
  404254:	mov	w2, #0x5                   	// #5
  404258:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40425c:	add	x1, x1, #0x908
  404260:	mov	x0, #0x0                   	// #0
  404264:	bl	4021b0 <dcgettext@plt>
  404268:	mov	x1, x19
  40426c:	bl	401d70 <fputs@plt>
  404270:	mov	w2, #0x5                   	// #5
  404274:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404278:	add	x1, x1, #0x930
  40427c:	mov	x0, #0x0                   	// #0
  404280:	bl	4021b0 <dcgettext@plt>
  404284:	mov	x1, x19
  404288:	bl	401d70 <fputs@plt>
  40428c:	mov	w2, #0x5                   	// #5
  404290:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404294:	add	x1, x1, #0x970
  404298:	mov	x0, #0x0                   	// #0
  40429c:	bl	4021b0 <dcgettext@plt>
  4042a0:	mov	x1, x19
  4042a4:	bl	401d70 <fputs@plt>
  4042a8:	mov	w2, #0x5                   	// #5
  4042ac:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4042b0:	add	x1, x1, #0x9a0
  4042b4:	mov	x0, #0x0                   	// #0
  4042b8:	bl	4021b0 <dcgettext@plt>
  4042bc:	mov	x1, x19
  4042c0:	bl	401d70 <fputs@plt>
  4042c4:	mov	w2, #0x5                   	// #5
  4042c8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4042cc:	add	x1, x1, #0x9d0
  4042d0:	mov	x0, #0x0                   	// #0
  4042d4:	bl	4021b0 <dcgettext@plt>
  4042d8:	mov	x1, x19
  4042dc:	bl	401d70 <fputs@plt>
  4042e0:	mov	w2, #0x5                   	// #5
  4042e4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4042e8:	add	x1, x1, #0x9f8
  4042ec:	mov	x0, #0x0                   	// #0
  4042f0:	bl	4021b0 <dcgettext@plt>
  4042f4:	mov	x1, x19
  4042f8:	bl	401d70 <fputs@plt>
  4042fc:	mov	w2, #0x5                   	// #5
  404300:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404304:	add	x1, x1, #0xa28
  404308:	mov	x0, #0x0                   	// #0
  40430c:	bl	4021b0 <dcgettext@plt>
  404310:	mov	x1, x19
  404314:	bl	401d70 <fputs@plt>
  404318:	mov	w2, #0x5                   	// #5
  40431c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404320:	add	x1, x1, #0xa50
  404324:	mov	x0, #0x0                   	// #0
  404328:	bl	4021b0 <dcgettext@plt>
  40432c:	mov	x1, x19
  404330:	bl	401d70 <fputs@plt>
  404334:	mov	w2, #0x5                   	// #5
  404338:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40433c:	add	x1, x1, #0xa78
  404340:	mov	x0, #0x0                   	// #0
  404344:	bl	4021b0 <dcgettext@plt>
  404348:	mov	x1, x19
  40434c:	bl	401d70 <fputs@plt>
  404350:	mov	w2, #0x5                   	// #5
  404354:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404358:	add	x1, x1, #0xab0
  40435c:	mov	x0, #0x0                   	// #0
  404360:	bl	4021b0 <dcgettext@plt>
  404364:	mov	x1, x19
  404368:	bl	401d70 <fputs@plt>
  40436c:	mov	w2, #0x5                   	// #5
  404370:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404374:	add	x1, x1, #0xae8
  404378:	mov	x0, #0x0                   	// #0
  40437c:	bl	4021b0 <dcgettext@plt>
  404380:	mov	x1, x19
  404384:	bl	401d70 <fputs@plt>
  404388:	mov	w2, #0x5                   	// #5
  40438c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404390:	add	x1, x1, #0xb20
  404394:	mov	x0, #0x0                   	// #0
  404398:	bl	4021b0 <dcgettext@plt>
  40439c:	mov	x1, x19
  4043a0:	bl	401d70 <fputs@plt>
  4043a4:	mov	w2, #0x5                   	// #5
  4043a8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4043ac:	add	x1, x1, #0xb68
  4043b0:	mov	x0, #0x0                   	// #0
  4043b4:	bl	4021b0 <dcgettext@plt>
  4043b8:	mov	x1, x19
  4043bc:	bl	401d70 <fputs@plt>
  4043c0:	mov	w2, #0x5                   	// #5
  4043c4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4043c8:	add	x1, x1, #0xb90
  4043cc:	mov	x0, #0x0                   	// #0
  4043d0:	bl	4021b0 <dcgettext@plt>
  4043d4:	mov	x1, x19
  4043d8:	bl	401d70 <fputs@plt>
  4043dc:	mov	w2, #0x5                   	// #5
  4043e0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4043e4:	add	x1, x1, #0xbc0
  4043e8:	mov	x0, #0x0                   	// #0
  4043ec:	bl	4021b0 <dcgettext@plt>
  4043f0:	mov	x1, x19
  4043f4:	bl	401d70 <fputs@plt>
  4043f8:	mov	w2, #0x5                   	// #5
  4043fc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404400:	add	x1, x1, #0xbf0
  404404:	mov	x0, #0x0                   	// #0
  404408:	bl	4021b0 <dcgettext@plt>
  40440c:	mov	x1, x19
  404410:	bl	401d70 <fputs@plt>
  404414:	mov	w2, #0x5                   	// #5
  404418:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40441c:	add	x1, x1, #0xc18
  404420:	mov	x0, #0x0                   	// #0
  404424:	bl	4021b0 <dcgettext@plt>
  404428:	mov	x1, x19
  40442c:	bl	401d70 <fputs@plt>
  404430:	mov	w2, #0x5                   	// #5
  404434:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404438:	add	x1, x1, #0xc68
  40443c:	mov	x0, #0x0                   	// #0
  404440:	bl	4021b0 <dcgettext@plt>
  404444:	mov	x1, x19
  404448:	bl	401d70 <fputs@plt>
  40444c:	mov	w2, #0x5                   	// #5
  404450:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404454:	add	x1, x1, #0xca8
  404458:	mov	x0, #0x0                   	// #0
  40445c:	bl	4021b0 <dcgettext@plt>
  404460:	mov	x1, x19
  404464:	bl	401d70 <fputs@plt>
  404468:	mov	w2, #0x5                   	// #5
  40446c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404470:	add	x1, x1, #0xce8
  404474:	mov	x0, #0x0                   	// #0
  404478:	bl	4021b0 <dcgettext@plt>
  40447c:	mov	x1, x19
  404480:	bl	401d70 <fputs@plt>
  404484:	mov	w2, #0x5                   	// #5
  404488:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40448c:	add	x1, x1, #0xd20
  404490:	mov	x0, #0x0                   	// #0
  404494:	bl	4021b0 <dcgettext@plt>
  404498:	mov	x1, x19
  40449c:	bl	401d70 <fputs@plt>
  4044a0:	mov	w2, #0x5                   	// #5
  4044a4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4044a8:	add	x1, x1, #0xd70
  4044ac:	mov	x0, #0x0                   	// #0
  4044b0:	bl	4021b0 <dcgettext@plt>
  4044b4:	mov	x1, x19
  4044b8:	bl	401d70 <fputs@plt>
  4044bc:	b	403f48 <ferror@plt+0x1ca8>
  4044c0:	mov	w2, #0x5                   	// #5
  4044c4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4044c8:	add	x1, x1, #0xdb8
  4044cc:	mov	x0, #0x0                   	// #0
  4044d0:	bl	4021b0 <dcgettext@plt>
  4044d4:	mov	x1, x19
  4044d8:	bl	401d70 <fputs@plt>
  4044dc:	mov	w2, #0x5                   	// #5
  4044e0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4044e4:	add	x1, x1, #0xdc8
  4044e8:	mov	x0, #0x0                   	// #0
  4044ec:	bl	4021b0 <dcgettext@plt>
  4044f0:	mov	x1, x19
  4044f4:	bl	401d70 <fputs@plt>
  4044f8:	mov	w2, #0x5                   	// #5
  4044fc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404500:	add	x1, x1, #0xe00
  404504:	mov	x0, #0x0                   	// #0
  404508:	bl	4021b0 <dcgettext@plt>
  40450c:	mov	x1, x19
  404510:	bl	401d70 <fputs@plt>
  404514:	mov	w2, #0x5                   	// #5
  404518:	adrp	x1, 40d000 <ferror@plt+0xad60>
  40451c:	add	x1, x1, #0xe40
  404520:	mov	x0, #0x0                   	// #0
  404524:	bl	4021b0 <dcgettext@plt>
  404528:	mov	x1, x19
  40452c:	bl	401d70 <fputs@plt>
  404530:	mov	w2, #0x5                   	// #5
  404534:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404538:	add	x1, x1, #0xe68
  40453c:	mov	x0, #0x0                   	// #0
  404540:	bl	4021b0 <dcgettext@plt>
  404544:	mov	x1, x19
  404548:	bl	401d70 <fputs@plt>
  40454c:	b	403f54 <ferror@plt+0x1cb4>
  404550:	mov	w2, #0x5                   	// #5
  404554:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404558:	add	x1, x1, #0xea0
  40455c:	mov	x0, #0x0                   	// #0
  404560:	bl	4021b0 <dcgettext@plt>
  404564:	mov	x1, x19
  404568:	bl	401d70 <fputs@plt>
  40456c:	mov	w2, #0x5                   	// #5
  404570:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404574:	add	x1, x1, #0xec0
  404578:	mov	x0, #0x0                   	// #0
  40457c:	bl	4021b0 <dcgettext@plt>
  404580:	mov	x1, x19
  404584:	bl	401d70 <fputs@plt>
  404588:	mov	w2, #0x5                   	// #5
  40458c:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404590:	add	x1, x1, #0xf00
  404594:	mov	x0, #0x0                   	// #0
  404598:	bl	4021b0 <dcgettext@plt>
  40459c:	mov	x1, x19
  4045a0:	bl	401d70 <fputs@plt>
  4045a4:	mov	w2, #0x5                   	// #5
  4045a8:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4045ac:	add	x1, x1, #0xf30
  4045b0:	mov	x0, #0x0                   	// #0
  4045b4:	bl	4021b0 <dcgettext@plt>
  4045b8:	mov	x1, x19
  4045bc:	bl	401d70 <fputs@plt>
  4045c0:	mov	w2, #0x5                   	// #5
  4045c4:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4045c8:	add	x1, x1, #0xf70
  4045cc:	mov	x0, #0x0                   	// #0
  4045d0:	bl	4021b0 <dcgettext@plt>
  4045d4:	mov	x1, x19
  4045d8:	bl	401d70 <fputs@plt>
  4045dc:	mov	w2, #0x5                   	// #5
  4045e0:	adrp	x1, 40d000 <ferror@plt+0xad60>
  4045e4:	add	x1, x1, #0xfb8
  4045e8:	mov	x0, #0x0                   	// #0
  4045ec:	bl	4021b0 <dcgettext@plt>
  4045f0:	mov	x1, x19
  4045f4:	bl	401d70 <fputs@plt>
  4045f8:	mov	w2, #0x5                   	// #5
  4045fc:	adrp	x1, 40d000 <ferror@plt+0xad60>
  404600:	add	x1, x1, #0xfe8
  404604:	mov	x0, #0x0                   	// #0
  404608:	bl	4021b0 <dcgettext@plt>
  40460c:	mov	x1, x19
  404610:	bl	401d70 <fputs@plt>
  404614:	mov	w2, #0x5                   	// #5
  404618:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  40461c:	add	x1, x1, #0x20
  404620:	mov	x0, #0x0                   	// #0
  404624:	bl	4021b0 <dcgettext@plt>
  404628:	mov	x1, x19
  40462c:	bl	401d70 <fputs@plt>
  404630:	mov	w2, #0x5                   	// #5
  404634:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  404638:	add	x1, x1, #0x60
  40463c:	mov	x0, #0x0                   	// #0
  404640:	bl	4021b0 <dcgettext@plt>
  404644:	mov	x1, x19
  404648:	bl	401d70 <fputs@plt>
  40464c:	mov	w2, #0x5                   	// #5
  404650:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  404654:	add	x1, x1, #0xa8
  404658:	mov	x0, #0x0                   	// #0
  40465c:	bl	4021b0 <dcgettext@plt>
  404660:	mov	x1, x19
  404664:	bl	401d70 <fputs@plt>
  404668:	mov	w2, #0x5                   	// #5
  40466c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  404670:	add	x1, x1, #0xe8
  404674:	mov	x0, #0x0                   	// #0
  404678:	bl	4021b0 <dcgettext@plt>
  40467c:	mov	x1, x19
  404680:	bl	401d70 <fputs@plt>
  404684:	mov	w2, #0x5                   	// #5
  404688:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  40468c:	add	x1, x1, #0x118
  404690:	mov	x0, #0x0                   	// #0
  404694:	bl	4021b0 <dcgettext@plt>
  404698:	adrp	x3, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40469c:	add	x2, x3, #0x460
  4046a0:	ldr	x1, [x2, #80]
  4046a4:	str	x1, [sp]
  4046a8:	ldr	x7, [x2, #64]
  4046ac:	ldr	x6, [x2, #48]
  4046b0:	ldr	x5, [x2, #32]
  4046b4:	ldr	x4, [x2, #16]
  4046b8:	ldr	x3, [x3, #1120]
  4046bc:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4046c0:	ldr	x2, [x1, #1408]
  4046c4:	mov	x1, x0
  4046c8:	mov	x0, x19
  4046cc:	bl	402260 <fprintf@plt>
  4046d0:	b	403f68 <ferror@plt+0x1cc8>
  4046d4:	mov	w2, #0x5                   	// #5
  4046d8:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  4046dc:	add	x1, x1, #0x168
  4046e0:	mov	x0, #0x0                   	// #0
  4046e4:	bl	4021b0 <dcgettext@plt>
  4046e8:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4046ec:	ldr	x2, [x1, #1400]
  4046f0:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4046f4:	ldr	x3, [x1, #1408]
  4046f8:	adrp	x8, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4046fc:	add	x4, x8, #0x460
  404700:	ldr	x1, [x4, #88]
  404704:	str	x1, [sp, #72]
  404708:	ldr	x1, [x4, #72]
  40470c:	str	x1, [sp, #64]
  404710:	ldr	x1, [x4, #56]
  404714:	str	x1, [sp, #56]
  404718:	ldr	x1, [x4, #40]
  40471c:	str	x1, [sp, #48]
  404720:	ldr	x1, [x4, #24]
  404724:	str	x1, [sp, #40]
  404728:	ldr	x1, [x4, #8]
  40472c:	str	x1, [sp, #32]
  404730:	str	x3, [sp, #24]
  404734:	str	x2, [sp, #16]
  404738:	ldr	x1, [x4, #80]
  40473c:	str	x1, [sp, #8]
  404740:	ldr	x1, [x4, #64]
  404744:	str	x1, [sp]
  404748:	ldr	x7, [x4, #48]
  40474c:	ldr	x6, [x4, #32]
  404750:	ldr	x5, [x4, #16]
  404754:	ldr	x4, [x8, #1120]
  404758:	mov	x1, x0
  40475c:	mov	x0, x19
  404760:	bl	402260 <fprintf@plt>
  404764:	b	403f68 <ferror@plt+0x1cc8>
  404768:	mov	w0, #0x0                   	// #0
  40476c:	ret
  404770:	ldr	x2, [x0, #392]
  404774:	ldr	x0, [x1, #392]
  404778:	cmp	x2, x0
  40477c:	b.cc	404788 <ferror@plt+0x24e8>  // b.lo, b.ul, b.last
  404780:	cset	w0, hi  // hi = pmore
  404784:	ret
  404788:	mov	w0, #0xffffffff            	// #-1
  40478c:	b	404784 <ferror@plt+0x24e4>
  404790:	ldr	x2, [x0, #400]
  404794:	ldr	x0, [x1, #400]
  404798:	sub	w0, w2, w0
  40479c:	ret
  4047a0:	ldr	x2, [x0, #48]
  4047a4:	ldr	x0, [x1, #48]
  4047a8:	cmp	x2, x0
  4047ac:	b.cc	4047b8 <ferror@plt+0x2518>  // b.lo, b.ul, b.last
  4047b0:	cset	w0, hi  // hi = pmore
  4047b4:	ret
  4047b8:	mov	w0, #0xffffffff            	// #-1
  4047bc:	b	4047b4 <ferror@plt+0x2514>
  4047c0:	ldr	x2, [x0, #216]
  4047c4:	ldr	x0, [x1, #216]
  4047c8:	sub	w0, w2, w0
  4047cc:	ret
  4047d0:	ldr	w2, [x0, #864]
  4047d4:	ldr	w0, [x1, #864]
  4047d8:	sub	w0, w2, w0
  4047dc:	ret
  4047e0:	ldr	x2, [x0, #224]
  4047e4:	ldr	x0, [x1, #224]
  4047e8:	sub	w0, w2, w0
  4047ec:	ret
  4047f0:	ldr	x2, [x0, #232]
  4047f4:	ldr	x0, [x1, #232]
  4047f8:	cmp	x2, x0
  4047fc:	b.lt	404808 <ferror@plt+0x2568>  // b.tstop
  404800:	cset	w0, gt
  404804:	ret
  404808:	mov	w0, #0xffffffff            	// #-1
  40480c:	b	404804 <ferror@plt+0x2564>
  404810:	ldr	x2, [x0, #240]
  404814:	ldr	x0, [x1, #240]
  404818:	cmp	x2, x0
  40481c:	b.lt	404828 <ferror@plt+0x2588>  // b.tstop
  404820:	cset	w0, gt
  404824:	ret
  404828:	mov	w0, #0xffffffff            	// #-1
  40482c:	b	404824 <ferror@plt+0x2584>
  404830:	ldr	x2, [x0, #248]
  404834:	ldr	x0, [x1, #248]
  404838:	cmp	x2, x0
  40483c:	b.lt	404848 <ferror@plt+0x25a8>  // b.tstop
  404840:	cset	w0, gt
  404844:	ret
  404848:	mov	w0, #0xffffffff            	// #-1
  40484c:	b	404844 <ferror@plt+0x25a4>
  404850:	ldr	x2, [x0, #256]
  404854:	ldr	x0, [x1, #256]
  404858:	cmp	x2, x0
  40485c:	b.lt	404868 <ferror@plt+0x25c8>  // b.tstop
  404860:	cset	w0, gt
  404864:	ret
  404868:	mov	w0, #0xffffffff            	// #-1
  40486c:	b	404864 <ferror@plt+0x25c4>
  404870:	ldr	x2, [x0, #264]
  404874:	ldr	x0, [x1, #264]
  404878:	cmp	x2, x0
  40487c:	b.lt	404888 <ferror@plt+0x25e8>  // b.tstop
  404880:	cset	w0, gt
  404884:	ret
  404888:	mov	w0, #0xffffffff            	// #-1
  40488c:	b	404884 <ferror@plt+0x25e4>
  404890:	ldr	x2, [x0, #272]
  404894:	ldr	x0, [x1, #272]
  404898:	cmp	x2, x0
  40489c:	b.lt	4048a8 <ferror@plt+0x2608>  // b.tstop
  4048a0:	cset	w0, gt
  4048a4:	ret
  4048a8:	mov	w0, #0xffffffff            	// #-1
  4048ac:	b	4048a4 <ferror@plt+0x2604>
  4048b0:	ldr	x2, [x0, #280]
  4048b4:	ldr	x0, [x1, #280]
  4048b8:	cmp	x2, x0
  4048bc:	b.lt	4048c8 <ferror@plt+0x2628>  // b.tstop
  4048c0:	cset	w0, gt
  4048c4:	ret
  4048c8:	mov	w0, #0xffffffff            	// #-1
  4048cc:	b	4048c4 <ferror@plt+0x2624>
  4048d0:	ldr	x2, [x0, #288]
  4048d4:	ldr	x0, [x1, #288]
  4048d8:	cmp	x2, x0
  4048dc:	b.lt	4048e8 <ferror@plt+0x2648>  // b.tstop
  4048e0:	cset	w0, gt
  4048e4:	ret
  4048e8:	mov	w0, #0xffffffff            	// #-1
  4048ec:	b	4048e4 <ferror@plt+0x2644>
  4048f0:	ldr	x2, [x0, #296]
  4048f4:	ldr	x0, [x1, #296]
  4048f8:	cmp	x2, x0
  4048fc:	b.lt	404908 <ferror@plt+0x2668>  // b.tstop
  404900:	cset	w0, gt
  404904:	ret
  404908:	mov	w0, #0xffffffff            	// #-1
  40490c:	b	404904 <ferror@plt+0x2664>
  404910:	ldr	x2, [x0, #304]
  404914:	ldr	x0, [x1, #304]
  404918:	cmp	x2, x0
  40491c:	b.cc	404928 <ferror@plt+0x2688>  // b.lo, b.ul, b.last
  404920:	cset	w0, hi  // hi = pmore
  404924:	ret
  404928:	mov	w0, #0xffffffff            	// #-1
  40492c:	b	404924 <ferror@plt+0x2684>
  404930:	ldr	x2, [x0, #312]
  404934:	ldr	x0, [x1, #312]
  404938:	cmp	x2, x0
  40493c:	b.cc	404948 <ferror@plt+0x26a8>  // b.lo, b.ul, b.last
  404940:	cset	w0, hi  // hi = pmore
  404944:	ret
  404948:	mov	w0, #0xffffffff            	// #-1
  40494c:	b	404944 <ferror@plt+0x26a4>
  404950:	ldr	x2, [x0, #320]
  404954:	ldr	x0, [x1, #320]
  404958:	cmp	x2, x0
  40495c:	b.cc	404968 <ferror@plt+0x26c8>  // b.lo, b.ul, b.last
  404960:	cset	w0, hi  // hi = pmore
  404964:	ret
  404968:	mov	w0, #0xffffffff            	// #-1
  40496c:	b	404964 <ferror@plt+0x26c4>
  404970:	ldr	x2, [x0, #352]
  404974:	ldr	x0, [x1, #352]
  404978:	cmp	x2, x0
  40497c:	b.cc	404988 <ferror@plt+0x26e8>  // b.lo, b.ul, b.last
  404980:	cset	w0, hi  // hi = pmore
  404984:	ret
  404988:	mov	w0, #0xffffffff            	// #-1
  40498c:	b	404984 <ferror@plt+0x26e4>
  404990:	ldr	x2, [x0, #360]
  404994:	ldr	x0, [x1, #360]
  404998:	cmp	x2, x0
  40499c:	b.cc	4049a8 <ferror@plt+0x2708>  // b.lo, b.ul, b.last
  4049a0:	cset	w0, hi  // hi = pmore
  4049a4:	ret
  4049a8:	mov	w0, #0xffffffff            	// #-1
  4049ac:	b	4049a4 <ferror@plt+0x2704>
  4049b0:	ldr	x2, [x0, #376]
  4049b4:	ldr	x0, [x1, #376]
  4049b8:	cmp	x2, x0
  4049bc:	b.cc	4049c8 <ferror@plt+0x2728>  // b.lo, b.ul, b.last
  4049c0:	cset	w0, hi  // hi = pmore
  4049c4:	ret
  4049c8:	mov	w0, #0xffffffff            	// #-1
  4049cc:	b	4049c4 <ferror@plt+0x2724>
  4049d0:	ldr	x2, [x0, #384]
  4049d4:	ldr	x0, [x1, #384]
  4049d8:	cmp	x2, x0
  4049dc:	b.cc	4049e8 <ferror@plt+0x2748>  // b.lo, b.ul, b.last
  4049e0:	cset	w0, hi  // hi = pmore
  4049e4:	ret
  4049e8:	mov	w0, #0xffffffff            	// #-1
  4049ec:	b	4049e4 <ferror@plt+0x2744>
  4049f0:	ldr	x2, [x0, #408]
  4049f4:	ldr	x0, [x1, #408]
  4049f8:	cmp	x2, x0
  4049fc:	b.cc	404a08 <ferror@plt+0x2768>  // b.lo, b.ul, b.last
  404a00:	cset	w0, hi  // hi = pmore
  404a04:	ret
  404a08:	mov	w0, #0xffffffff            	// #-1
  404a0c:	b	404a04 <ferror@plt+0x2764>
  404a10:	ldr	x2, [x0, #416]
  404a14:	ldr	x0, [x1, #416]
  404a18:	cmp	x2, x0
  404a1c:	b.cc	404a28 <ferror@plt+0x2788>  // b.lo, b.ul, b.last
  404a20:	cset	w0, hi  // hi = pmore
  404a24:	ret
  404a28:	mov	w0, #0xffffffff            	// #-1
  404a2c:	b	404a24 <ferror@plt+0x2784>
  404a30:	ldr	x2, [x0, #424]
  404a34:	ldr	x0, [x1, #424]
  404a38:	sub	w0, w2, w0
  404a3c:	ret
  404a40:	ldr	x2, [x0, #432]
  404a44:	ldr	x0, [x1, #432]
  404a48:	cmp	x2, x0
  404a4c:	b.cc	404a58 <ferror@plt+0x27b8>  // b.lo, b.ul, b.last
  404a50:	cset	w0, hi  // hi = pmore
  404a54:	ret
  404a58:	mov	w0, #0xffffffff            	// #-1
  404a5c:	b	404a54 <ferror@plt+0x27b4>
  404a60:	ldr	x2, [x0, #440]
  404a64:	ldr	x0, [x1, #440]
  404a68:	cmp	x2, x0
  404a6c:	b.cc	404a78 <ferror@plt+0x27d8>  // b.lo, b.ul, b.last
  404a70:	cset	w0, hi  // hi = pmore
  404a74:	ret
  404a78:	mov	w0, #0xffffffff            	// #-1
  404a7c:	b	404a74 <ferror@plt+0x27d4>
  404a80:	ldr	x2, [x0, #448]
  404a84:	ldr	x0, [x1, #448]
  404a88:	cmp	x2, x0
  404a8c:	b.cc	404a98 <ferror@plt+0x27f8>  // b.lo, b.ul, b.last
  404a90:	cset	w0, hi  // hi = pmore
  404a94:	ret
  404a98:	mov	w0, #0xffffffff            	// #-1
  404a9c:	b	404a94 <ferror@plt+0x27f4>
  404aa0:	ldr	x2, [x0, #456]
  404aa4:	ldr	x0, [x1, #456]
  404aa8:	cmp	x2, x0
  404aac:	b.cc	404ab8 <ferror@plt+0x2818>  // b.lo, b.ul, b.last
  404ab0:	cset	w0, hi  // hi = pmore
  404ab4:	ret
  404ab8:	mov	w0, #0xffffffff            	// #-1
  404abc:	b	404ab4 <ferror@plt+0x2814>
  404ac0:	ldr	x2, [x0, #32]
  404ac4:	ldr	x0, [x1, #32]
  404ac8:	cmp	x2, x0
  404acc:	b.cc	404ad8 <ferror@plt+0x2838>  // b.lo, b.ul, b.last
  404ad0:	cset	w0, hi  // hi = pmore
  404ad4:	ret
  404ad8:	mov	w0, #0xffffffff            	// #-1
  404adc:	b	404ad4 <ferror@plt+0x2834>
  404ae0:	ldr	x2, [x0, #40]
  404ae4:	ldr	x0, [x1, #40]
  404ae8:	cmp	x2, x0
  404aec:	b.cc	404af8 <ferror@plt+0x2858>  // b.lo, b.ul, b.last
  404af0:	cset	w0, hi  // hi = pmore
  404af4:	ret
  404af8:	mov	w0, #0xffffffff            	// #-1
  404afc:	b	404af4 <ferror@plt+0x2854>
  404b00:	ldr	x2, [x0, #168]
  404b04:	ldr	x0, [x1, #168]
  404b08:	cmp	x2, x0
  404b0c:	b.cc	404b18 <ferror@plt+0x2878>  // b.lo, b.ul, b.last
  404b10:	cset	w0, hi  // hi = pmore
  404b14:	ret
  404b18:	mov	w0, #0xffffffff            	// #-1
  404b1c:	b	404b14 <ferror@plt+0x2874>
  404b20:	ldr	x2, [x0, #176]
  404b24:	ldr	x0, [x1, #176]
  404b28:	cmp	x2, x0
  404b2c:	b.cc	404b38 <ferror@plt+0x2898>  // b.lo, b.ul, b.last
  404b30:	cset	w0, hi  // hi = pmore
  404b34:	ret
  404b38:	mov	w0, #0xffffffff            	// #-1
  404b3c:	b	404b34 <ferror@plt+0x2894>
  404b40:	ldr	x2, [x0, #184]
  404b44:	ldr	x0, [x1, #184]
  404b48:	cmp	x2, x0
  404b4c:	b.cc	404b58 <ferror@plt+0x28b8>  // b.lo, b.ul, b.last
  404b50:	cset	w0, hi  // hi = pmore
  404b54:	ret
  404b58:	mov	w0, #0xffffffff            	// #-1
  404b5c:	b	404b54 <ferror@plt+0x28b4>
  404b60:	ldr	x2, [x0, #192]
  404b64:	ldr	x0, [x1, #192]
  404b68:	cmp	x2, x0
  404b6c:	b.cc	404b78 <ferror@plt+0x28d8>  // b.lo, b.ul, b.last
  404b70:	cset	w0, hi  // hi = pmore
  404b74:	ret
  404b78:	mov	w0, #0xffffffff            	// #-1
  404b7c:	b	404b74 <ferror@plt+0x28d4>
  404b80:	ldr	x2, [x0, #200]
  404b84:	ldr	x0, [x1, #200]
  404b88:	cmp	x2, x0
  404b8c:	b.cc	404b98 <ferror@plt+0x28f8>  // b.lo, b.ul, b.last
  404b90:	cset	w0, hi  // hi = pmore
  404b94:	ret
  404b98:	mov	w0, #0xffffffff            	// #-1
  404b9c:	b	404b94 <ferror@plt+0x28f4>
  404ba0:	ldr	x2, [x0, #64]
  404ba4:	ldr	x0, [x1, #64]
  404ba8:	cmp	x2, x0
  404bac:	b.cc	404bb8 <ferror@plt+0x2918>  // b.lo, b.ul, b.last
  404bb0:	cset	w0, hi  // hi = pmore
  404bb4:	ret
  404bb8:	mov	w0, #0xffffffff            	// #-1
  404bbc:	b	404bb4 <ferror@plt+0x2914>
  404bc0:	ldr	x2, [x0, #208]
  404bc4:	ldr	x0, [x1, #208]
  404bc8:	cmp	x2, x0
  404bcc:	b.cc	404bd8 <ferror@plt+0x2938>  // b.lo, b.ul, b.last
  404bd0:	cset	w0, hi  // hi = pmore
  404bd4:	ret
  404bd8:	mov	w0, #0xffffffff            	// #-1
  404bdc:	b	404bd4 <ferror@plt+0x2934>
  404be0:	ldr	w2, [x0, #884]
  404be4:	ldr	w0, [x1, #884]
  404be8:	cmp	w2, w0
  404bec:	b.lt	404bf8 <ferror@plt+0x2958>  // b.tstop
  404bf0:	cset	w0, gt
  404bf4:	ret
  404bf8:	mov	w0, #0xffffffff            	// #-1
  404bfc:	b	404bf4 <ferror@plt+0x2954>
  404c00:	ldr	w2, [x0, #888]
  404c04:	ldr	w0, [x1, #888]
  404c08:	cmp	w2, w0
  404c0c:	b.lt	404c18 <ferror@plt+0x2978>  // b.tstop
  404c10:	cset	w0, gt
  404c14:	ret
  404c18:	mov	w0, #0xffffffff            	// #-1
  404c1c:	b	404c14 <ferror@plt+0x2974>
  404c20:	ldr	w2, [x0, #876]
  404c24:	ldr	w0, [x1, #876]
  404c28:	cmp	w2, w0
  404c2c:	b.lt	404c38 <ferror@plt+0x2998>  // b.tstop
  404c30:	cset	w0, gt
  404c34:	ret
  404c38:	mov	w0, #0xffffffff            	// #-1
  404c3c:	b	404c34 <ferror@plt+0x2994>
  404c40:	ldr	w2, [x0, #880]
  404c44:	ldr	w0, [x1, #880]
  404c48:	cmp	w2, w0
  404c4c:	b.lt	404c58 <ferror@plt+0x29b8>  // b.tstop
  404c50:	cset	w0, gt
  404c54:	ret
  404c58:	mov	w0, #0xffffffff            	// #-1
  404c5c:	b	404c54 <ferror@plt+0x29b4>
  404c60:	ldr	w2, [x0, #892]
  404c64:	ldr	w0, [x1, #892]
  404c68:	cmp	w2, w0
  404c6c:	b.lt	404c78 <ferror@plt+0x29d8>  // b.tstop
  404c70:	cset	w0, gt
  404c74:	ret
  404c78:	mov	w0, #0xffffffff            	// #-1
  404c7c:	b	404c74 <ferror@plt+0x29d4>
  404c80:	ldr	w2, [x0, #896]
  404c84:	ldr	w0, [x1, #896]
  404c88:	cmp	w2, w0
  404c8c:	b.lt	404c98 <ferror@plt+0x29f8>  // b.tstop
  404c90:	cset	w0, gt
  404c94:	ret
  404c98:	mov	w0, #0xffffffff            	// #-1
  404c9c:	b	404c94 <ferror@plt+0x29f4>
  404ca0:	ldr	w2, [x0, #900]
  404ca4:	ldr	w0, [x1, #900]
  404ca8:	cmp	w2, w0
  404cac:	b.lt	404cb8 <ferror@plt+0x2a18>  // b.tstop
  404cb0:	cset	w0, gt
  404cb4:	ret
  404cb8:	mov	w0, #0xffffffff            	// #-1
  404cbc:	b	404cb4 <ferror@plt+0x2a14>
  404cc0:	ldr	w2, [x0, #904]
  404cc4:	ldr	w0, [x1, #904]
  404cc8:	cmp	w2, w0
  404ccc:	b.lt	404cd8 <ferror@plt+0x2a38>  // b.tstop
  404cd0:	cset	w0, gt
  404cd4:	ret
  404cd8:	mov	w0, #0xffffffff            	// #-1
  404cdc:	b	404cd4 <ferror@plt+0x2a34>
  404ce0:	ldr	w2, [x0, #868]
  404ce4:	ldr	w0, [x1, #868]
  404ce8:	sub	w0, w2, w0
  404cec:	ret
  404cf0:	ldr	w2, [x0]
  404cf4:	ldr	w0, [x1]
  404cf8:	sub	w0, w2, w0
  404cfc:	ret
  404d00:	ldr	w2, [x0, #4]
  404d04:	ldr	w0, [x1, #4]
  404d08:	sub	w0, w2, w0
  404d0c:	ret
  404d10:	ldr	w2, [x0, #856]
  404d14:	ldr	w0, [x1, #856]
  404d18:	sub	w0, w2, w0
  404d1c:	ret
  404d20:	ldr	w2, [x0, #860]
  404d24:	ldr	w0, [x1, #860]
  404d28:	sub	w0, w2, w0
  404d2c:	ret
  404d30:	ldr	w2, [x0, #872]
  404d34:	ldr	w0, [x1, #872]
  404d38:	cmp	w2, w0
  404d3c:	b.lt	404d48 <ferror@plt+0x2aa8>  // b.tstop
  404d40:	cset	w0, gt
  404d44:	ret
  404d48:	mov	w0, #0xffffffff            	// #-1
  404d4c:	b	404d44 <ferror@plt+0x2aa4>
  404d50:	ldr	w2, [x0, #908]
  404d54:	ldr	w0, [x1, #908]
  404d58:	sub	w0, w2, w0
  404d5c:	ret
  404d60:	ldr	w2, [x0, #24]
  404d64:	ldr	w0, [x1, #24]
  404d68:	sub	w0, w2, w0
  404d6c:	ret
  404d70:	ldrb	w2, [x0, #28]
  404d74:	ldrb	w0, [x1, #28]
  404d78:	sub	w0, w2, w0
  404d7c:	ret
  404d80:	adrp	x2, 428000 <ferror@plt+0x25d60>
  404d84:	ldr	x3, [x2, #992]
  404d88:	ldr	x2, [x0, #32]
  404d8c:	ldr	x0, [x0, #40]
  404d90:	add	x2, x2, x0
  404d94:	udiv	x2, x2, x3
  404d98:	ldr	x0, [x1, #32]
  404d9c:	ldr	x1, [x1, #40]
  404da0:	add	x0, x0, x1
  404da4:	udiv	x0, x0, x3
  404da8:	cmp	x2, x0
  404dac:	b.cc	404db8 <ferror@plt+0x2b18>  // b.lo, b.ul, b.last
  404db0:	cset	w0, hi  // hi = pmore
  404db4:	ret
  404db8:	mov	w0, #0xffffffff            	// #-1
  404dbc:	b	404db4 <ferror@plt+0x2b14>
  404dc0:	adrp	x2, 428000 <ferror@plt+0x25d60>
  404dc4:	ldr	x4, [x2, #992]
  404dc8:	ldr	x2, [x0, #64]
  404dcc:	udiv	x2, x2, x4
  404dd0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  404dd4:	ldr	x0, [x0, #904]
  404dd8:	sub	x3, x0, x2
  404ddc:	cmp	x2, x0
  404de0:	csel	x2, x3, xzr, ls  // ls = plast
  404de4:	ldr	x1, [x1, #64]
  404de8:	udiv	x1, x1, x4
  404dec:	cmp	x0, x1
  404df0:	b.cc	404e08 <ferror@plt+0x2b68>  // b.lo, b.ul, b.last
  404df4:	sub	x1, x0, x1
  404df8:	mov	w0, #0xffffffff            	// #-1
  404dfc:	cmp	x2, x1
  404e00:	b.cc	404e14 <ferror@plt+0x2b74>  // b.lo, b.ul, b.last
  404e04:	b	404e0c <ferror@plt+0x2b6c>
  404e08:	mov	x1, #0x0                   	// #0
  404e0c:	cmp	x2, x1
  404e10:	cset	w0, hi  // hi = pmore
  404e14:	ret
  404e18:	ldr	x2, [x0, #928]
  404e1c:	ldr	x0, [x1, #928]
  404e20:	cmp	x2, x0
  404e24:	b.cc	404e30 <ferror@plt+0x2b90>  // b.lo, b.ul, b.last
  404e28:	cset	w0, hi  // hi = pmore
  404e2c:	ret
  404e30:	mov	w0, #0xffffffff            	// #-1
  404e34:	b	404e2c <ferror@plt+0x2b8c>
  404e38:	ldr	x2, [x0, #936]
  404e3c:	ldr	x0, [x1, #936]
  404e40:	cmp	x2, x0
  404e44:	b.cc	404e50 <ferror@plt+0x2bb0>  // b.lo, b.ul, b.last
  404e48:	cset	w0, hi  // hi = pmore
  404e4c:	ret
  404e50:	mov	w0, #0xffffffff            	// #-1
  404e54:	b	404e4c <ferror@plt+0x2bac>
  404e58:	ldr	x2, [x0, #944]
  404e5c:	ldr	x0, [x1, #944]
  404e60:	cmp	x2, x0
  404e64:	b.cc	404e70 <ferror@plt+0x2bd0>  // b.lo, b.ul, b.last
  404e68:	cset	w0, hi  // hi = pmore
  404e6c:	ret
  404e70:	mov	w0, #0xffffffff            	// #-1
  404e74:	b	404e6c <ferror@plt+0x2bcc>
  404e78:	ldr	x2, [x0, #952]
  404e7c:	ldr	x0, [x1, #952]
  404e80:	cmp	x2, x0
  404e84:	b.cc	404e90 <ferror@plt+0x2bf0>  // b.lo, b.ul, b.last
  404e88:	cset	w0, hi  // hi = pmore
  404e8c:	ret
  404e90:	mov	w0, #0xffffffff            	// #-1
  404e94:	b	404e8c <ferror@plt+0x2bec>
  404e98:	ldr	x2, [x0, #960]
  404e9c:	ldr	x0, [x1, #960]
  404ea0:	cmp	x2, x0
  404ea4:	b.cc	404eb0 <ferror@plt+0x2c10>  // b.lo, b.ul, b.last
  404ea8:	cset	w0, hi  // hi = pmore
  404eac:	ret
  404eb0:	mov	w0, #0xffffffff            	// #-1
  404eb4:	b	404eac <ferror@plt+0x2c0c>
  404eb8:	ldr	x2, [x0, #968]
  404ebc:	ldr	x0, [x1, #968]
  404ec0:	cmp	x2, x0
  404ec4:	b.cc	404ed0 <ferror@plt+0x2c30>  // b.lo, b.ul, b.last
  404ec8:	cset	w0, hi  // hi = pmore
  404ecc:	ret
  404ed0:	mov	w0, #0xffffffff            	// #-1
  404ed4:	b	404ecc <ferror@plt+0x2c2c>
  404ed8:	ldr	x2, [x0, #352]
  404edc:	ldr	x0, [x0, #360]
  404ee0:	add	x2, x2, x0
  404ee4:	ldr	x0, [x1, #352]
  404ee8:	ldr	x1, [x1, #360]
  404eec:	add	x0, x0, x1
  404ef0:	cmp	x2, x0
  404ef4:	b.cc	404f00 <ferror@plt+0x2c60>  // b.lo, b.ul, b.last
  404ef8:	cset	w0, hi  // hi = pmore
  404efc:	ret
  404f00:	mov	w0, #0xffffffff            	// #-1
  404f04:	b	404efc <ferror@plt+0x2c5c>
  404f08:	mov	x2, x0
  404f0c:	ldrb	w0, [x1, #28]
  404f10:	strb	w0, [x2]
  404f14:	ldr	x0, [x1, #224]
  404f18:	tbnz	x0, #63, 404f84 <ferror@plt+0x2ce4>
  404f1c:	cmp	x0, #0x0
  404f20:	b.le	404f94 <ferror@plt+0x2cf4>
  404f24:	mov	w0, #0x4e                  	// #78
  404f28:	strb	w0, [x2, #1]
  404f2c:	mov	w0, #0x2                   	// #2
  404f30:	ldr	x3, [x1, #312]
  404f34:	cbz	x3, 404f44 <ferror@plt+0x2ca4>
  404f38:	mov	w3, #0x4c                  	// #76
  404f3c:	strb	w3, [x2, w0, sxtw]
  404f40:	add	w0, w0, #0x1
  404f44:	ldr	w4, [x1, #860]
  404f48:	ldr	w3, [x1, #868]
  404f4c:	cmp	w4, w3
  404f50:	b.eq	404f9c <ferror@plt+0x2cfc>  // b.none
  404f54:	ldr	w3, [x1, #864]
  404f58:	cmp	w3, #0x1
  404f5c:	b.le	404f6c <ferror@plt+0x2ccc>
  404f60:	mov	w3, #0x6c                  	// #108
  404f64:	strb	w3, [x2, w0, sxtw]
  404f68:	add	w0, w0, #0x1
  404f6c:	ldr	w3, [x1, #856]
  404f70:	ldr	w1, [x1, #908]
  404f74:	cmp	w3, w1
  404f78:	b.eq	404fac <ferror@plt+0x2d0c>  // b.none
  404f7c:	strb	wzr, [x2, w0, sxtw]
  404f80:	ret
  404f84:	mov	w0, #0x3c                  	// #60
  404f88:	strb	w0, [x2, #1]
  404f8c:	mov	w0, #0x2                   	// #2
  404f90:	b	404f30 <ferror@plt+0x2c90>
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	b	404f30 <ferror@plt+0x2c90>
  404f9c:	mov	w3, #0x73                  	// #115
  404fa0:	strb	w3, [x2, w0, sxtw]
  404fa4:	add	w0, w0, #0x1
  404fa8:	b	404f54 <ferror@plt+0x2cb4>
  404fac:	mov	w1, #0x2b                  	// #43
  404fb0:	strb	w1, [x2, w0, sxtw]
  404fb4:	add	w0, w0, #0x1
  404fb8:	b	404f7c <ferror@plt+0x2cdc>
  404fbc:	ldrb	w1, [x1, #28]
  404fc0:	strb	w1, [x0]
  404fc4:	strb	wzr, [x0, #1]
  404fc8:	mov	w0, #0x1                   	// #1
  404fcc:	ret
  404fd0:	stp	x29, x30, [sp, #-16]!
  404fd4:	mov	x29, sp
  404fd8:	mov	w3, #0x2d                  	// #45
  404fdc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  404fe0:	add	x2, x2, #0x1f0
  404fe4:	mov	x1, #0xf0                  	// #240
  404fe8:	bl	401eb0 <snprintf@plt>
  404fec:	mov	w0, #0x1                   	// #1
  404ff0:	ldp	x29, x30, [sp], #16
  404ff4:	ret
  404ff8:	stp	x29, x30, [sp, #-16]!
  404ffc:	mov	x29, sp
  405000:	ldr	x3, [x1, #304]
  405004:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405008:	add	x2, x2, #0x1f8
  40500c:	mov	x1, #0xf0                  	// #240
  405010:	bl	401eb0 <snprintf@plt>
  405014:	ldp	x29, x30, [sp], #16
  405018:	ret
  40501c:	stp	x29, x30, [sp, #-16]!
  405020:	mov	x29, sp
  405024:	ldr	x3, [x1, #1024]
  405028:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40502c:	add	x2, x2, #0x2f8
  405030:	mov	x1, #0xf0                  	// #240
  405034:	bl	401eb0 <snprintf@plt>
  405038:	ldp	x29, x30, [sp], #16
  40503c:	ret
  405040:	ldr	x3, [x1, #968]
  405044:	cbz	x3, 405068 <ferror@plt+0x2dc8>
  405048:	stp	x29, x30, [sp, #-16]!
  40504c:	mov	x29, sp
  405050:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405054:	add	x2, x2, #0x1f8
  405058:	mov	x1, #0xf0                  	// #240
  40505c:	bl	401eb0 <snprintf@plt>
  405060:	ldp	x29, x30, [sp], #16
  405064:	ret
  405068:	mov	w1, #0x2d                  	// #45
  40506c:	strh	w1, [x0]
  405070:	mov	w0, #0x1                   	// #1
  405074:	ret
  405078:	ldr	x3, [x1, #960]
  40507c:	cbz	x3, 4050a0 <ferror@plt+0x2e00>
  405080:	stp	x29, x30, [sp, #-16]!
  405084:	mov	x29, sp
  405088:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40508c:	add	x2, x2, #0x1f8
  405090:	mov	x1, #0xf0                  	// #240
  405094:	bl	401eb0 <snprintf@plt>
  405098:	ldp	x29, x30, [sp], #16
  40509c:	ret
  4050a0:	mov	w1, #0x2d                  	// #45
  4050a4:	strh	w1, [x0]
  4050a8:	mov	w0, #0x1                   	// #1
  4050ac:	ret
  4050b0:	stp	x29, x30, [sp, #-16]!
  4050b4:	mov	x29, sp
  4050b8:	ldr	x3, [x1, #1016]
  4050bc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4050c0:	add	x2, x2, #0x2f8
  4050c4:	mov	x1, #0xf0                  	// #240
  4050c8:	bl	401eb0 <snprintf@plt>
  4050cc:	ldp	x29, x30, [sp], #16
  4050d0:	ret
  4050d4:	stp	x29, x30, [sp, #-16]!
  4050d8:	mov	x29, sp
  4050dc:	ldr	x2, [x1, #408]
  4050e0:	mov	x3, #0x0                   	// #0
  4050e4:	cbz	x2, 4050f8 <ferror@plt+0x2e58>
  4050e8:	ldr	x3, [x1, #176]
  4050ec:	ldr	x1, [x1, #168]
  4050f0:	sub	x3, x3, x1
  4050f4:	lsr	x3, x3, #10
  4050f8:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4050fc:	add	x2, x2, #0x200
  405100:	mov	x1, #0xf0                  	// #240
  405104:	bl	401eb0 <snprintf@plt>
  405108:	ldp	x29, x30, [sp], #16
  40510c:	ret
  405110:	stp	x29, x30, [sp, #-16]!
  405114:	mov	x29, sp
  405118:	ldr	w3, [x1, #908]
  40511c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405120:	add	x2, x2, #0x208
  405124:	mov	x1, #0xf0                  	// #240
  405128:	bl	401eb0 <snprintf@plt>
  40512c:	ldp	x29, x30, [sp], #16
  405130:	ret
  405134:	stp	x29, x30, [sp, #-16]!
  405138:	mov	x29, sp
  40513c:	adrp	x2, 428000 <ferror@plt+0x25d60>
  405140:	ldr	w3, [x2, #896]
  405144:	add	w2, w3, #0x3ff
  405148:	cmp	w3, #0x0
  40514c:	csel	w2, w2, w3, lt  // lt = tstop
  405150:	asr	w2, w2, #10
  405154:	sxtw	x2, w2
  405158:	ldr	x3, [x1, #304]
  40515c:	udiv	x3, x3, x2
  405160:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405164:	add	x2, x2, #0x1f8
  405168:	mov	x1, #0xf0                  	// #240
  40516c:	bl	401eb0 <snprintf@plt>
  405170:	ldp	x29, x30, [sp], #16
  405174:	ret
  405178:	stp	x29, x30, [sp, #-16]!
  40517c:	mov	x29, sp
  405180:	ldr	w3, [x1, #892]
  405184:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405188:	add	x2, x2, #0x208
  40518c:	mov	x1, #0xf0                  	// #240
  405190:	bl	401eb0 <snprintf@plt>
  405194:	ldp	x29, x30, [sp], #16
  405198:	ret
  40519c:	stp	x29, x30, [sp, #-16]!
  4051a0:	mov	x29, sp
  4051a4:	ldr	x4, [x1, #184]
  4051a8:	mov	w3, #0x10                  	// #16
  4051ac:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4051b0:	add	x2, x2, #0x210
  4051b4:	mov	x1, #0xf0                  	// #240
  4051b8:	bl	401eb0 <snprintf@plt>
  4051bc:	mov	w0, #0x10                  	// #16
  4051c0:	ldp	x29, x30, [sp], #16
  4051c4:	ret
  4051c8:	stp	x29, x30, [sp, #-16]!
  4051cc:	mov	x29, sp
  4051d0:	ldr	x3, [x1, #1008]
  4051d4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4051d8:	add	x2, x2, #0x2f8
  4051dc:	mov	x1, #0xf0                  	// #240
  4051e0:	bl	401eb0 <snprintf@plt>
  4051e4:	ldp	x29, x30, [sp], #16
  4051e8:	ret
  4051ec:	stp	x29, x30, [sp, #-16]!
  4051f0:	mov	x29, sp
  4051f4:	ldr	x3, [x1, #352]
  4051f8:	ldr	x1, [x1, #360]
  4051fc:	add	x3, x3, x1
  405200:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405204:	add	x2, x2, #0x200
  405208:	mov	x1, #0xf0                  	// #240
  40520c:	bl	401eb0 <snprintf@plt>
  405210:	ldp	x29, x30, [sp], #16
  405214:	ret
  405218:	stp	x29, x30, [sp, #-16]!
  40521c:	mov	x29, sp
  405220:	ldr	w3, [x1, #896]
  405224:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405228:	add	x2, x2, #0x208
  40522c:	mov	x1, #0xf0                  	// #240
  405230:	bl	401eb0 <snprintf@plt>
  405234:	ldp	x29, x30, [sp], #16
  405238:	ret
  40523c:	ldrb	w2, [x1, #28]
  405240:	cmp	w2, #0x52
  405244:	b.eq	405258 <ferror@plt+0x2fb8>  // b.none
  405248:	mov	w1, #0x2a                  	// #42
  40524c:	strh	w1, [x0]
  405250:	mov	w0, #0x1                   	// #1
  405254:	ret
  405258:	stp	x29, x30, [sp, #-16]!
  40525c:	mov	x29, sp
  405260:	ldr	w3, [x1, #916]
  405264:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405268:	add	x2, x2, #0x208
  40526c:	mov	x1, #0xf0                  	// #240
  405270:	bl	401eb0 <snprintf@plt>
  405274:	ldp	x29, x30, [sp], #16
  405278:	ret
  40527c:	stp	x29, x30, [sp, #-16]!
  405280:	mov	x29, sp
  405284:	ldr	w3, [x1, #860]
  405288:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40528c:	add	x2, x2, #0x218
  405290:	mov	x1, #0xf0                  	// #240
  405294:	bl	401eb0 <snprintf@plt>
  405298:	ldp	x29, x30, [sp], #16
  40529c:	ret
  4052a0:	stp	x29, x30, [sp, #-16]!
  4052a4:	mov	x29, sp
  4052a8:	ldr	x3, [x1, #992]
  4052ac:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4052b0:	add	x2, x2, #0x2f8
  4052b4:	mov	x1, #0xf0                  	// #240
  4052b8:	bl	401eb0 <snprintf@plt>
  4052bc:	ldp	x29, x30, [sp], #16
  4052c0:	ret
  4052c4:	ldr	x3, [x1, #400]
  4052c8:	cmn	x3, #0x1
  4052cc:	b.eq	4052f0 <ferror@plt+0x3050>  // b.none
  4052d0:	stp	x29, x30, [sp, #-16]!
  4052d4:	mov	x29, sp
  4052d8:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4052dc:	add	x2, x2, #0x200
  4052e0:	mov	x1, #0xf0                  	// #240
  4052e4:	bl	401eb0 <snprintf@plt>
  4052e8:	ldp	x29, x30, [sp], #16
  4052ec:	ret
  4052f0:	mov	w1, #0x2d                  	// #45
  4052f4:	strh	w1, [x0]
  4052f8:	mov	w0, #0x1                   	// #1
  4052fc:	ret
  405300:	stp	x29, x30, [sp, #-16]!
  405304:	mov	x29, sp
  405308:	ldr	w3, [x1, #884]
  40530c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405310:	add	x2, x2, #0x208
  405314:	mov	x1, #0xf0                  	// #240
  405318:	bl	401eb0 <snprintf@plt>
  40531c:	ldp	x29, x30, [sp], #16
  405320:	ret
  405324:	ldr	x2, [x1, #400]
  405328:	sub	x2, x2, #0x1
  40532c:	cmn	x2, #0x3
  405330:	b.hi	405358 <ferror@plt+0x30b8>  // b.pmore
  405334:	stp	x29, x30, [sp, #-16]!
  405338:	mov	x29, sp
  40533c:	ldr	x3, [x1, #392]
  405340:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405344:	add	x2, x2, #0x200
  405348:	mov	x1, #0xf0                  	// #240
  40534c:	bl	401eb0 <snprintf@plt>
  405350:	ldp	x29, x30, [sp], #16
  405354:	ret
  405358:	mov	w1, #0x2d                  	// #45
  40535c:	strh	w1, [x0]
  405360:	mov	w0, #0x1                   	// #1
  405364:	ret
  405368:	stp	x29, x30, [sp, #-16]!
  40536c:	mov	x29, sp
  405370:	ldr	x3, [x1, #320]
  405374:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405378:	add	x2, x2, #0x1f8
  40537c:	mov	x1, #0xf0                  	// #240
  405380:	bl	401eb0 <snprintf@plt>
  405384:	ldp	x29, x30, [sp], #16
  405388:	ret
  40538c:	stp	x29, x30, [sp, #-16]!
  405390:	mov	x29, sp
  405394:	ldr	w3, [x1, #888]
  405398:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40539c:	add	x2, x2, #0x208
  4053a0:	mov	x1, #0xf0                  	// #240
  4053a4:	bl	401eb0 <snprintf@plt>
  4053a8:	ldp	x29, x30, [sp], #16
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-16]!
  4053b4:	mov	x29, sp
  4053b8:	ldr	x3, [x1, #216]
  4053bc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4053c0:	add	x2, x2, #0x200
  4053c4:	mov	x1, #0xf0                  	// #240
  4053c8:	bl	401eb0 <snprintf@plt>
  4053cc:	ldp	x29, x30, [sp], #16
  4053d0:	ret
  4053d4:	stp	x29, x30, [sp, #-16]!
  4053d8:	mov	x29, sp
  4053dc:	ldr	x3, [x1, #216]
  4053e0:	sub	x3, x3, #0x14
  4053e4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4053e8:	add	x2, x2, #0x200
  4053ec:	mov	x1, #0xf0                  	// #240
  4053f0:	bl	401eb0 <snprintf@plt>
  4053f4:	ldp	x29, x30, [sp], #16
  4053f8:	ret
  4053fc:	stp	x29, x30, [sp, #-16]!
  405400:	mov	x29, sp
  405404:	ldr	x3, [x1, #216]
  405408:	add	x3, x3, #0x64
  40540c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405410:	add	x2, x2, #0x200
  405414:	mov	x1, #0xf0                  	// #240
  405418:	bl	401eb0 <snprintf@plt>
  40541c:	ldp	x29, x30, [sp], #16
  405420:	ret
  405424:	stp	x29, x30, [sp, #-16]!
  405428:	mov	x29, sp
  40542c:	ldr	x3, [x1, #216]
  405430:	add	x3, x3, #0x1
  405434:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405438:	add	x2, x2, #0x200
  40543c:	mov	x1, #0xf0                  	// #240
  405440:	bl	401eb0 <snprintf@plt>
  405444:	ldp	x29, x30, [sp], #16
  405448:	ret
  40544c:	stp	x29, x30, [sp, #-16]!
  405450:	mov	x29, sp
  405454:	ldr	x3, [x1, #216]
  405458:	mvn	x3, x3
  40545c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405460:	add	x2, x2, #0x200
  405464:	mov	x1, #0xf0                  	// #240
  405468:	bl	401eb0 <snprintf@plt>
  40546c:	ldp	x29, x30, [sp], #16
  405470:	ret
  405474:	stp	x29, x30, [sp, #-16]!
  405478:	mov	x29, sp
  40547c:	ldr	x1, [x1, #216]
  405480:	mov	x3, #0x27                  	// #39
  405484:	sub	x3, x3, x1
  405488:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40548c:	add	x2, x2, #0x200
  405490:	mov	x1, #0xf0                  	// #240
  405494:	bl	401eb0 <snprintf@plt>
  405498:	ldp	x29, x30, [sp], #16
  40549c:	ret
  4054a0:	stp	x29, x30, [sp, #-16]!
  4054a4:	mov	x29, sp
  4054a8:	ldr	w3, [x1, #4]
  4054ac:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4054b0:	add	x2, x2, #0x218
  4054b4:	mov	x1, #0xf0                  	// #240
  4054b8:	bl	401eb0 <snprintf@plt>
  4054bc:	ldp	x29, x30, [sp], #16
  4054c0:	ret
  4054c4:	ldr	x3, [x1, #952]
  4054c8:	cbz	x3, 4054ec <ferror@plt+0x324c>
  4054cc:	stp	x29, x30, [sp, #-16]!
  4054d0:	mov	x29, sp
  4054d4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4054d8:	add	x2, x2, #0x1f8
  4054dc:	mov	x1, #0xf0                  	// #240
  4054e0:	bl	401eb0 <snprintf@plt>
  4054e4:	ldp	x29, x30, [sp], #16
  4054e8:	ret
  4054ec:	mov	w1, #0x2d                  	// #45
  4054f0:	strh	w1, [x0]
  4054f4:	mov	w0, #0x1                   	// #1
  4054f8:	ret
  4054fc:	stp	x29, x30, [sp, #-16]!
  405500:	mov	x29, sp
  405504:	ldr	w3, [x1, #868]
  405508:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40550c:	add	x2, x2, #0x218
  405510:	mov	x1, #0xf0                  	// #240
  405514:	bl	401eb0 <snprintf@plt>
  405518:	ldp	x29, x30, [sp], #16
  40551c:	ret
  405520:	stp	x29, x30, [sp, #-16]!
  405524:	mov	x29, sp
  405528:	ldr	w3, [x1, #856]
  40552c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405530:	add	x2, x2, #0x218
  405534:	mov	x1, #0xf0                  	// #240
  405538:	bl	401eb0 <snprintf@plt>
  40553c:	ldp	x29, x30, [sp], #16
  405540:	ret
  405544:	stp	x29, x30, [sp, #-16]!
  405548:	mov	x29, sp
  40554c:	ldr	x3, [x1, #984]
  405550:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405554:	add	x2, x2, #0x2f8
  405558:	mov	x1, #0xf0                  	// #240
  40555c:	bl	401eb0 <snprintf@plt>
  405560:	ldp	x29, x30, [sp], #16
  405564:	ret
  405568:	stp	x29, x30, [sp, #-16]!
  40556c:	mov	x29, sp
  405570:	ldr	w3, [x1, #864]
  405574:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405578:	add	x2, x2, #0x208
  40557c:	mov	x1, #0xf0                  	// #240
  405580:	bl	401eb0 <snprintf@plt>
  405584:	ldp	x29, x30, [sp], #16
  405588:	ret
  40558c:	ldr	x2, [x1, #400]
  405590:	cmp	x2, #0x0
  405594:	ccmp	x2, #0x3, #0x4, ne  // ne = any
  405598:	ccmn	x2, #0x1, #0x4, ne  // ne = any
  40559c:	b.ne	4055c4 <ferror@plt+0x3324>  // b.any
  4055a0:	stp	x29, x30, [sp, #-16]!
  4055a4:	mov	x29, sp
  4055a8:	ldr	x3, [x1, #224]
  4055ac:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4055b0:	add	x2, x2, #0x200
  4055b4:	mov	x1, #0xf0                  	// #240
  4055b8:	bl	401eb0 <snprintf@plt>
  4055bc:	ldp	x29, x30, [sp], #16
  4055c0:	ret
  4055c4:	mov	w1, #0x2d                  	// #45
  4055c8:	strh	w1, [x0]
  4055cc:	mov	w0, #0x1                   	// #1
  4055d0:	ret
  4055d4:	ldr	x3, [x1, #944]
  4055d8:	cbz	x3, 4055fc <ferror@plt+0x335c>
  4055dc:	stp	x29, x30, [sp, #-16]!
  4055e0:	mov	x29, sp
  4055e4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4055e8:	add	x2, x2, #0x1f8
  4055ec:	mov	x1, #0xf0                  	// #240
  4055f0:	bl	401eb0 <snprintf@plt>
  4055f4:	ldp	x29, x30, [sp], #16
  4055f8:	ret
  4055fc:	mov	w1, #0x2d                  	// #45
  405600:	strh	w1, [x0]
  405604:	mov	w0, #0x1                   	// #1
  405608:	ret
  40560c:	ldr	x3, [x1, #936]
  405610:	cbz	x3, 405634 <ferror@plt+0x3394>
  405614:	stp	x29, x30, [sp, #-16]!
  405618:	mov	x29, sp
  40561c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405620:	add	x2, x2, #0x1f8
  405624:	mov	x1, #0xf0                  	// #240
  405628:	bl	401eb0 <snprintf@plt>
  40562c:	ldp	x29, x30, [sp], #16
  405630:	ret
  405634:	mov	w1, #0x2d                  	// #45
  405638:	strh	w1, [x0]
  40563c:	mov	w0, #0x1                   	// #1
  405640:	ret
  405644:	stp	x29, x30, [sp, #-16]!
  405648:	mov	x29, sp
  40564c:	ldr	x3, [x1, #432]
  405650:	adrp	x2, 428000 <ferror@plt+0x25d60>
  405654:	ldr	w2, [x2, #884]
  405658:	cbz	w2, 405664 <ferror@plt+0x33c4>
  40565c:	ldr	x1, [x1, #448]
  405660:	add	x3, x3, x1
  405664:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405668:	add	x2, x2, #0x200
  40566c:	mov	x1, #0xf0                  	// #240
  405670:	bl	401eb0 <snprintf@plt>
  405674:	ldp	x29, x30, [sp], #16
  405678:	ret
  40567c:	stp	x29, x30, [sp, #-16]!
  405680:	mov	x29, sp
  405684:	ldr	x3, [x1, #440]
  405688:	adrp	x2, 428000 <ferror@plt+0x25d60>
  40568c:	ldr	w2, [x2, #884]
  405690:	cbz	w2, 40569c <ferror@plt+0x33fc>
  405694:	ldr	x1, [x1, #456]
  405698:	add	x3, x3, x1
  40569c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4056a0:	add	x2, x2, #0x200
  4056a4:	mov	x1, #0xf0                  	// #240
  4056a8:	bl	401eb0 <snprintf@plt>
  4056ac:	ldp	x29, x30, [sp], #16
  4056b0:	ret
  4056b4:	stp	x29, x30, [sp, #-16]!
  4056b8:	mov	x29, sp
  4056bc:	ldr	x3, [x1, #976]
  4056c0:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4056c4:	add	x2, x2, #0x2f8
  4056c8:	mov	x1, #0xf0                  	// #240
  4056cc:	bl	401eb0 <snprintf@plt>
  4056d0:	ldp	x29, x30, [sp], #16
  4056d4:	ret
  4056d8:	stp	x29, x30, [sp, #-16]!
  4056dc:	mov	x29, sp
  4056e0:	ldr	x2, [x1, #408]
  4056e4:	mov	x3, #0x0                   	// #0
  4056e8:	cbz	x2, 4056fc <ferror@plt+0x345c>
  4056ec:	ldr	x3, [x1, #176]
  4056f0:	ldr	x1, [x1, #168]
  4056f4:	sub	x3, x3, x1
  4056f8:	lsr	x3, x3, #10
  4056fc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405700:	add	x2, x2, #0x200
  405704:	mov	x1, #0xf0                  	// #240
  405708:	bl	401eb0 <snprintf@plt>
  40570c:	ldp	x29, x30, [sp], #16
  405710:	ret
  405714:	stp	x29, x30, [sp, #-16]!
  405718:	mov	x29, sp
  40571c:	ldr	x3, [x1, #248]
  405720:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405724:	add	x2, x2, #0x200
  405728:	mov	x1, #0xf0                  	// #240
  40572c:	bl	401eb0 <snprintf@plt>
  405730:	ldp	x29, x30, [sp], #16
  405734:	ret
  405738:	stp	x29, x30, [sp, #-16]!
  40573c:	mov	x29, sp
  405740:	ldr	x3, [x1, #1032]
  405744:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405748:	add	x2, x2, #0x2f8
  40574c:	mov	x1, #0xf0                  	// #240
  405750:	bl	401eb0 <snprintf@plt>
  405754:	ldp	x29, x30, [sp], #16
  405758:	ret
  40575c:	stp	x29, x30, [sp, #-16]!
  405760:	mov	x29, sp
  405764:	ldr	w3, [x1]
  405768:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40576c:	add	x2, x2, #0x218
  405770:	mov	x1, #0xf0                  	// #240
  405774:	bl	401eb0 <snprintf@plt>
  405778:	ldp	x29, x30, [sp], #16
  40577c:	ret
  405780:	stp	x29, x30, [sp, #-16]!
  405784:	mov	x29, sp
  405788:	ldr	x3, [x1, #1000]
  40578c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405790:	add	x2, x2, #0x2f8
  405794:	mov	x1, #0xf0                  	// #240
  405798:	bl	401eb0 <snprintf@plt>
  40579c:	ldp	x29, x30, [sp], #16
  4057a0:	ret
  4057a4:	ldr	x3, [x1, #416]
  4057a8:	cmn	x3, #0x1
  4057ac:	b.eq	4057d4 <ferror@plt+0x3534>  // b.none
  4057b0:	stp	x29, x30, [sp, #-16]!
  4057b4:	mov	x29, sp
  4057b8:	lsr	x3, x3, #10
  4057bc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4057c0:	add	x2, x2, #0x220
  4057c4:	mov	x1, #0xf0                  	// #240
  4057c8:	bl	401eb0 <snprintf@plt>
  4057cc:	ldp	x29, x30, [sp], #16
  4057d0:	ret
  4057d4:	mov	w1, #0x78                  	// #120
  4057d8:	strb	w1, [x0]
  4057dc:	strb	w1, [x0, #1]
  4057e0:	strb	wzr, [x0, #2]
  4057e4:	mov	w0, #0x2                   	// #2
  4057e8:	ret
  4057ec:	ldr	x3, [x1, #928]
  4057f0:	cbz	x3, 405814 <ferror@plt+0x3574>
  4057f4:	stp	x29, x30, [sp, #-16]!
  4057f8:	mov	x29, sp
  4057fc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405800:	add	x2, x2, #0x1f8
  405804:	mov	x1, #0xf0                  	// #240
  405808:	bl	401eb0 <snprintf@plt>
  40580c:	ldp	x29, x30, [sp], #16
  405810:	ret
  405814:	mov	w1, #0x2d                  	// #45
  405818:	strh	w1, [x0]
  40581c:	mov	w0, #0x1                   	// #1
  405820:	ret
  405824:	stp	x29, x30, [sp, #-16]!
  405828:	mov	x29, sp
  40582c:	ldr	x3, [x1, #216]
  405830:	add	x3, x3, #0x3c
  405834:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405838:	add	x2, x2, #0x200
  40583c:	mov	x1, #0xf0                  	// #240
  405840:	bl	401eb0 <snprintf@plt>
  405844:	ldp	x29, x30, [sp], #16
  405848:	ret
  40584c:	stp	x29, x30, [sp, #-16]!
  405850:	mov	x29, sp
  405854:	ldr	w3, [x1, #900]
  405858:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40585c:	add	x2, x2, #0x208
  405860:	mov	x1, #0xf0                  	// #240
  405864:	bl	401eb0 <snprintf@plt>
  405868:	ldp	x29, x30, [sp], #16
  40586c:	ret
  405870:	stp	x29, x30, [sp, #-16]!
  405874:	mov	x29, sp
  405878:	ldr	w3, [x1, #904]
  40587c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405880:	add	x2, x2, #0x208
  405884:	mov	x1, #0xf0                  	// #240
  405888:	bl	401eb0 <snprintf@plt>
  40588c:	ldp	x29, x30, [sp], #16
  405890:	ret
  405894:	stp	x29, x30, [sp, #-16]!
  405898:	mov	x29, sp
  40589c:	ldr	x3, [x1, #424]
  4058a0:	ubfx	w3, w3, #6, #3
  4058a4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4058a8:	add	x2, x2, #0x228
  4058ac:	mov	x1, #0xf0                  	// #240
  4058b0:	bl	401eb0 <snprintf@plt>
  4058b4:	mov	w0, #0x1                   	// #1
  4058b8:	ldp	x29, x30, [sp], #16
  4058bc:	ret
  4058c0:	stp	x29, x30, [sp, #-16]!
  4058c4:	mov	x29, sp
  4058c8:	ldr	w3, [x1, #876]
  4058cc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4058d0:	add	x2, x2, #0x208
  4058d4:	mov	x1, #0xf0                  	// #240
  4058d8:	bl	401eb0 <snprintf@plt>
  4058dc:	ldp	x29, x30, [sp], #16
  4058e0:	ret
  4058e4:	stp	x29, x30, [sp, #-16]!
  4058e8:	mov	x29, sp
  4058ec:	ldr	x1, [x1, #64]
  4058f0:	adrp	x2, 428000 <ferror@plt+0x25d60>
  4058f4:	ldr	x2, [x2, #992]
  4058f8:	udiv	x1, x1, x2
  4058fc:	adrp	x2, 428000 <ferror@plt+0x25d60>
  405900:	ldr	x2, [x2, #904]
  405904:	sub	w3, w2, w1
  405908:	cmp	x1, x2
  40590c:	csel	w3, w3, wzr, ls  // ls = plast
  405910:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405914:	add	x2, x2, #0x218
  405918:	mov	x1, #0xf0                  	// #240
  40591c:	bl	401eb0 <snprintf@plt>
  405920:	ldp	x29, x30, [sp], #16
  405924:	ret
  405928:	stp	x29, x30, [sp, #-64]!
  40592c:	mov	x29, sp
  405930:	stp	x19, x20, [sp, #16]
  405934:	stp	x21, x22, [sp, #32]
  405938:	str	x23, [sp, #48]
  40593c:	mov	x20, x0
  405940:	ldr	x0, [x1, #64]
  405944:	adrp	x1, 428000 <ferror@plt+0x25d60>
  405948:	ldr	x1, [x1, #992]
  40594c:	udiv	x0, x0, x1
  405950:	adrp	x1, 428000 <ferror@plt+0x25d60>
  405954:	ldr	x21, [x1, #904]
  405958:	cmp	x0, x21
  40595c:	b.hi	405a00 <ferror@plt+0x3760>  // b.pmore
  405960:	sub	x21, x21, x0
  405964:	mov	x0, #0x8888888888888888    	// #-8608480567731124088
  405968:	movk	x0, #0x8889
  40596c:	umulh	x22, x21, x0
  405970:	lsr	x1, x22, #5
  405974:	lsl	x2, x1, #4
  405978:	sub	x2, x2, x1
  40597c:	sub	w21, w21, w2, lsl #2
  405980:	umulh	x0, x1, x0
  405984:	lsr	x0, x0, #5
  405988:	lsl	x22, x0, #4
  40598c:	sub	x22, x22, x0
  405990:	sub	w22, w1, w22, lsl #2
  405994:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  405998:	movk	x3, #0xaaab
  40599c:	umulh	x3, x0, x3
  4059a0:	lsr	x3, x3, #4
  4059a4:	add	x19, x3, x3, lsl #1
  4059a8:	sub	x19, x0, x19, lsl #3
  4059ac:	cbz	w3, 4059e8 <ferror@plt+0x3748>
  4059b0:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4059b4:	add	x2, x2, #0x230
  4059b8:	mov	x1, #0xf0                  	// #240
  4059bc:	mov	x0, x20
  4059c0:	bl	401eb0 <snprintf@plt>
  4059c4:	add	x23, x20, w0, sxtw
  4059c8:	mov	w3, w19
  4059cc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4059d0:	add	x2, x2, #0x238
  4059d4:	mov	x1, #0xf0                  	// #240
  4059d8:	mov	x0, x23
  4059dc:	bl	401eb0 <snprintf@plt>
  4059e0:	mov	w19, #0x3                   	// #3
  4059e4:	b	405a10 <ferror@plt+0x3770>
  4059e8:	cbnz	w19, 4059f8 <ferror@plt+0x3758>
  4059ec:	mov	x23, x20
  4059f0:	mov	w19, #0x0                   	// #0
  4059f4:	b	405a10 <ferror@plt+0x3770>
  4059f8:	mov	x23, x20
  4059fc:	b	4059c8 <ferror@plt+0x3728>
  405a00:	mov	x23, x20
  405a04:	mov	w22, #0x0                   	// #0
  405a08:	mov	w21, #0x0                   	// #0
  405a0c:	mov	w19, #0x0                   	// #0
  405a10:	add	x19, x23, w19, sxtw
  405a14:	mov	w4, w21
  405a18:	mov	w3, w22
  405a1c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405a20:	add	x2, x2, #0x240
  405a24:	mov	x1, #0xf0                  	// #240
  405a28:	mov	x0, x19
  405a2c:	bl	401eb0 <snprintf@plt>
  405a30:	add	x19, x19, #0x5
  405a34:	sub	w0, w19, w20
  405a38:	ldp	x19, x20, [sp, #16]
  405a3c:	ldp	x21, x22, [sp, #32]
  405a40:	ldr	x23, [sp, #48]
  405a44:	ldp	x29, x30, [sp], #64
  405a48:	ret
  405a4c:	stp	x29, x30, [sp, #-16]!
  405a50:	mov	x29, sp
  405a54:	ldr	x4, [x1, #192]
  405a58:	mov	w3, #0x10                  	// #16
  405a5c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405a60:	add	x2, x2, #0x210
  405a64:	mov	x1, #0xf0                  	// #240
  405a68:	bl	401eb0 <snprintf@plt>
  405a6c:	mov	w0, #0x10                  	// #16
  405a70:	ldp	x29, x30, [sp], #16
  405a74:	ret
  405a78:	stp	x29, x30, [sp, #-16]!
  405a7c:	mov	x29, sp
  405a80:	ldr	x4, [x1, #200]
  405a84:	mov	w3, #0x10                  	// #16
  405a88:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405a8c:	add	x2, x2, #0x210
  405a90:	mov	x1, #0xf0                  	// #240
  405a94:	bl	401eb0 <snprintf@plt>
  405a98:	mov	w0, #0x10                  	// #16
  405a9c:	ldp	x29, x30, [sp], #16
  405aa0:	ret
  405aa4:	stp	x29, x30, [sp, #-16]!
  405aa8:	mov	x29, sp
  405aac:	ldr	w3, [x1, #880]
  405ab0:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405ab4:	add	x2, x2, #0x208
  405ab8:	mov	x1, #0xf0                  	// #240
  405abc:	bl	401eb0 <snprintf@plt>
  405ac0:	ldp	x29, x30, [sp], #16
  405ac4:	ret
  405ac8:	stp	x29, x30, [sp, #-16]!
  405acc:	mov	x29, sp
  405ad0:	ldr	x2, [x1, #408]
  405ad4:	mov	x3, #0x0                   	// #0
  405ad8:	cbz	x2, 405af0 <ferror@plt+0x3850>
  405adc:	ldr	x3, [x1, #168]
  405ae0:	add	x3, x2, x3
  405ae4:	ldr	x2, [x1, #176]
  405ae8:	sub	x3, x3, x2
  405aec:	lsr	x3, x3, #10
  405af0:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405af4:	add	x2, x2, #0x200
  405af8:	mov	x1, #0xf0                  	// #240
  405afc:	bl	401eb0 <snprintf@plt>
  405b00:	ldp	x29, x30, [sp], #16
  405b04:	ret
  405b08:	stp	x29, x30, [sp, #-16]!
  405b0c:	mov	x29, sp
  405b10:	ldr	x2, [x1, #408]
  405b14:	mov	x3, #0x0                   	// #0
  405b18:	cbz	x2, 405b30 <ferror@plt+0x3890>
  405b1c:	ldr	x3, [x1, #168]
  405b20:	add	x3, x2, x3
  405b24:	ldr	x2, [x1, #176]
  405b28:	sub	x3, x3, x2
  405b2c:	lsr	x3, x3, #10
  405b30:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405b34:	add	x2, x2, #0x200
  405b38:	mov	x1, #0xf0                  	// #240
  405b3c:	bl	401eb0 <snprintf@plt>
  405b40:	ldp	x29, x30, [sp], #16
  405b44:	ret
  405b48:	stp	x29, x30, [sp, #-16]!
  405b4c:	mov	x29, sp
  405b50:	ldr	x3, [x1, #32]
  405b54:	ldr	x1, [x1, #40]
  405b58:	add	x1, x3, x1
  405b5c:	adrp	x2, 428000 <ferror@plt+0x25d60>
  405b60:	ldr	x3, [x2, #992]
  405b64:	udiv	x3, x1, x3
  405b68:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405b6c:	add	x2, x2, #0x218
  405b70:	mov	x1, #0xf0                  	// #240
  405b74:	bl	401eb0 <snprintf@plt>
  405b78:	ldp	x29, x30, [sp], #16
  405b7c:	ret
  405b80:	stp	x29, x30, [sp, #-16]!
  405b84:	mov	x29, sp
  405b88:	ldr	w3, [x1, #916]
  405b8c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405b90:	add	x2, x2, #0x208
  405b94:	mov	x1, #0xf0                  	// #240
  405b98:	bl	401eb0 <snprintf@plt>
  405b9c:	ldp	x29, x30, [sp], #16
  405ba0:	ret
  405ba4:	stp	x29, x30, [sp, #-16]!
  405ba8:	mov	x29, sp
  405bac:	ldr	x3, [x1, #32]
  405bb0:	ldr	x2, [x1, #40]
  405bb4:	add	x2, x3, x2
  405bb8:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405bbc:	ldr	w3, [x3, #884]
  405bc0:	cbz	w3, 405bd4 <ferror@plt+0x3934>
  405bc4:	ldr	x3, [x1, #48]
  405bc8:	ldr	x4, [x1, #56]
  405bcc:	add	x3, x3, x4
  405bd0:	add	x2, x2, x3
  405bd4:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405bd8:	ldr	x5, [x3, #992]
  405bdc:	ldr	x1, [x1, #64]
  405be0:	udiv	x1, x1, x5
  405be4:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405be8:	ldr	x4, [x3, #904]
  405bec:	cmp	x1, x4
  405bf0:	b.hi	405c1c <ferror@plt+0x397c>  // b.pmore
  405bf4:	mov	w3, #0x0                   	// #0
  405bf8:	subs	x1, x4, x1
  405bfc:	b.eq	405c2c <ferror@plt+0x398c>  // b.none
  405c00:	lsl	x3, x2, #5
  405c04:	sub	x3, x3, x2
  405c08:	add	x3, x2, x3, lsl #2
  405c0c:	lsl	x3, x3, #3
  405c10:	udiv	x3, x3, x5
  405c14:	udiv	x3, x3, x1
  405c18:	b	405c20 <ferror@plt+0x3980>
  405c1c:	mov	w3, #0x0                   	// #0
  405c20:	cmp	w3, #0x3e7
  405c24:	mov	w1, #0x3e7                 	// #999
  405c28:	csel	w3, w3, w1, ls  // ls = plast
  405c2c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405c30:	add	x2, x2, #0x250
  405c34:	mov	x1, #0xf0                  	// #240
  405c38:	bl	401eb0 <snprintf@plt>
  405c3c:	mov	w0, #0x3                   	// #3
  405c40:	ldp	x29, x30, [sp], #16
  405c44:	ret
  405c48:	ldr	x1, [x1, #400]
  405c4c:	cmp	x1, #0x5
  405c50:	b.eq	405d64 <ferror@plt+0x3ac4>  // b.none
  405c54:	cmp	x1, #0x5
  405c58:	b.ls	405c8c <ferror@plt+0x39ec>  // b.plast
  405c5c:	cmp	x1, #0x8
  405c60:	b.eq	405d8c <ferror@plt+0x3aec>  // b.none
  405c64:	cmp	x1, #0x8
  405c68:	b.ls	405ce4 <ferror@plt+0x3a44>  // b.plast
  405c6c:	cmp	x1, #0x9
  405c70:	b.eq	405dac <ferror@plt+0x3b0c>  // b.none
  405c74:	cmn	x1, #0x1
  405c78:	b.ne	405dcc <ferror@plt+0x3b2c>  // b.any
  405c7c:	mov	w1, #0x2d                  	// #45
  405c80:	strh	w1, [x0]
  405c84:	mov	w0, #0x1                   	// #1
  405c88:	ret
  405c8c:	cmp	x1, #0x2
  405c90:	b.eq	405d34 <ferror@plt+0x3a94>  // b.none
  405c94:	cmp	x1, #0x2
  405c98:	b.ls	405cb8 <ferror@plt+0x3a18>  // b.plast
  405c9c:	cmp	x1, #0x3
  405ca0:	b.eq	405d54 <ferror@plt+0x3ab4>  // b.none
  405ca4:	mov	w1, #0x5349                	// #21321
  405ca8:	movk	w1, #0x4f, lsl #16
  405cac:	str	w1, [x0]
  405cb0:	mov	w0, #0x3                   	// #3
  405cb4:	b	405c88 <ferror@plt+0x39e8>
  405cb8:	cbz	x1, 405d14 <ferror@plt+0x3a74>
  405cbc:	cmp	x1, #0x1
  405cc0:	b.ne	405dcc <ferror@plt+0x3b2c>  // b.any
  405cc4:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405cc8:	add	x1, x1, #0x260
  405ccc:	ldrh	w2, [x1]
  405cd0:	strh	w2, [x0]
  405cd4:	ldrb	w1, [x1, #2]
  405cd8:	strb	w1, [x0, #2]
  405cdc:	mov	w0, #0x2                   	// #2
  405ce0:	b	405c88 <ferror@plt+0x39e8>
  405ce4:	cmp	x1, #0x6
  405ce8:	b.eq	405d78 <ferror@plt+0x3ad8>  // b.none
  405cec:	cmp	x1, #0x7
  405cf0:	b.ne	405dcc <ferror@plt+0x3b2c>  // b.any
  405cf4:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405cf8:	add	x1, x1, #0x270
  405cfc:	ldrh	w2, [x1]
  405d00:	strh	w2, [x0]
  405d04:	ldrb	w1, [x1, #2]
  405d08:	strb	w1, [x0, #2]
  405d0c:	mov	w0, #0x2                   	// #2
  405d10:	b	405c88 <ferror@plt+0x39e8>
  405d14:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405d18:	add	x1, x1, #0x258
  405d1c:	ldrh	w2, [x1]
  405d20:	strh	w2, [x0]
  405d24:	ldrb	w1, [x1, #2]
  405d28:	strb	w1, [x0, #2]
  405d2c:	mov	w0, #0x2                   	// #2
  405d30:	b	405c88 <ferror@plt+0x39e8>
  405d34:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405d38:	add	x1, x1, #0x268
  405d3c:	ldrh	w2, [x1]
  405d40:	strh	w2, [x0]
  405d44:	ldrb	w1, [x1, #2]
  405d48:	strb	w1, [x0, #2]
  405d4c:	mov	w0, #0x2                   	// #2
  405d50:	b	405c88 <ferror@plt+0x39e8>
  405d54:	mov	w1, #0x42                  	// #66
  405d58:	strh	w1, [x0]
  405d5c:	mov	w0, #0x1                   	// #1
  405d60:	b	405c88 <ferror@plt+0x39e8>
  405d64:	mov	w1, #0x4449                	// #17481
  405d68:	movk	w1, #0x4c, lsl #16
  405d6c:	str	w1, [x0]
  405d70:	mov	w0, #0x3                   	// #3
  405d74:	b	405c88 <ferror@plt+0x39e8>
  405d78:	mov	w1, #0x4c44                	// #19524
  405d7c:	movk	w1, #0x4e, lsl #16
  405d80:	str	w1, [x0]
  405d84:	mov	w0, #0x3                   	// #3
  405d88:	b	405c88 <ferror@plt+0x39e8>
  405d8c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405d90:	add	x1, x1, #0x278
  405d94:	ldrh	w2, [x1]
  405d98:	strh	w2, [x0]
  405d9c:	ldrb	w1, [x1, #2]
  405da0:	strb	w1, [x0, #2]
  405da4:	mov	w0, #0x2                   	// #2
  405da8:	b	405c88 <ferror@plt+0x39e8>
  405dac:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  405db0:	add	x1, x1, #0x280
  405db4:	ldrh	w2, [x1]
  405db8:	strh	w2, [x0]
  405dbc:	ldrb	w1, [x1, #2]
  405dc0:	strb	w1, [x0, #2]
  405dc4:	mov	w0, #0x2                   	// #2
  405dc8:	b	405c88 <ferror@plt+0x39e8>
  405dcc:	mov	w1, #0x3f                  	// #63
  405dd0:	strh	w1, [x0]
  405dd4:	mov	w0, #0x1                   	// #1
  405dd8:	b	405c88 <ferror@plt+0x39e8>
  405ddc:	stp	x29, x30, [sp, #-16]!
  405de0:	mov	x29, sp
  405de4:	ldr	x3, [x1, #32]
  405de8:	ldr	x2, [x1, #40]
  405dec:	add	x2, x3, x2
  405df0:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405df4:	ldr	w3, [x3, #884]
  405df8:	cbz	w3, 405e0c <ferror@plt+0x3b6c>
  405dfc:	ldr	x3, [x1, #48]
  405e00:	ldr	x4, [x1, #56]
  405e04:	add	x3, x3, x4
  405e08:	add	x2, x2, x3
  405e0c:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405e10:	ldr	x5, [x3, #992]
  405e14:	ldr	x1, [x1, #64]
  405e18:	udiv	x1, x1, x5
  405e1c:	adrp	x3, 428000 <ferror@plt+0x25d60>
  405e20:	ldr	x4, [x3, #904]
  405e24:	cmp	x1, x4
  405e28:	b.hi	405e50 <ferror@plt+0x3bb0>  // b.pmore
  405e2c:	mov	w3, #0x0                   	// #0
  405e30:	subs	x1, x4, x1
  405e34:	b.eq	405e60 <ferror@plt+0x3bc0>  // b.none
  405e38:	add	x3, x2, x2, lsl #1
  405e3c:	add	x3, x2, x3, lsl #3
  405e40:	lsl	x3, x3, #2
  405e44:	udiv	x3, x3, x5
  405e48:	udiv	x3, x3, x1
  405e4c:	b	405e54 <ferror@plt+0x3bb4>
  405e50:	mov	w3, #0x0                   	// #0
  405e54:	cmp	w3, #0x63
  405e58:	mov	w1, #0x63                  	// #99
  405e5c:	csel	w3, w3, w1, ls  // ls = plast
  405e60:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405e64:	add	x2, x2, #0x288
  405e68:	mov	x1, #0xf0                  	// #240
  405e6c:	bl	401eb0 <snprintf@plt>
  405e70:	mov	w0, #0x2                   	// #2
  405e74:	ldp	x29, x30, [sp], #16
  405e78:	ret
  405e7c:	stp	x29, x30, [sp, #-16]!
  405e80:	mov	x29, sp
  405e84:	ldr	x4, [x1, #32]
  405e88:	ldr	x2, [x1, #40]
  405e8c:	add	x4, x4, x2
  405e90:	adrp	x2, 428000 <ferror@plt+0x25d60>
  405e94:	ldr	w2, [x2, #884]
  405e98:	cbz	w2, 405eac <ferror@plt+0x3c0c>
  405e9c:	ldr	x2, [x1, #48]
  405ea0:	ldr	x1, [x1, #56]
  405ea4:	add	x1, x2, x1
  405ea8:	add	x4, x4, x1
  405eac:	adrp	x1, 428000 <ferror@plt+0x25d60>
  405eb0:	ldr	x1, [x1, #992]
  405eb4:	udiv	x1, x4, x1
  405eb8:	mov	w3, #0x8889                	// #34953
  405ebc:	movk	w3, #0x8888, lsl #16
  405ec0:	umull	x3, w1, w3
  405ec4:	lsr	x3, x3, #37
  405ec8:	lsl	w4, w3, #4
  405ecc:	sub	w4, w4, w3
  405ed0:	sub	w4, w1, w4, lsl #2
  405ed4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405ed8:	add	x2, x2, #0x290
  405edc:	mov	x1, #0xf0                  	// #240
  405ee0:	bl	401eb0 <snprintf@plt>
  405ee4:	ldp	x29, x30, [sp], #16
  405ee8:	ret
  405eec:	stp	x29, x30, [sp, #-64]!
  405ef0:	mov	x29, sp
  405ef4:	stp	x19, x20, [sp, #16]
  405ef8:	stp	x21, x22, [sp, #32]
  405efc:	str	x23, [sp, #48]
  405f00:	mov	x19, x0
  405f04:	ldr	x3, [x1, #32]
  405f08:	ldr	x0, [x1, #40]
  405f0c:	add	x3, x3, x0
  405f10:	adrp	x0, 428000 <ferror@plt+0x25d60>
  405f14:	ldr	x0, [x0, #992]
  405f18:	udiv	x3, x3, x0
  405f1c:	mov	x1, #0x8888888888888888    	// #-8608480567731124088
  405f20:	movk	x1, #0x8889
  405f24:	umulh	x2, x3, x1
  405f28:	lsr	x2, x2, #5
  405f2c:	lsl	x21, x2, #4
  405f30:	sub	x21, x21, x2
  405f34:	sub	x21, x3, x21, lsl #2
  405f38:	umulh	x1, x2, x1
  405f3c:	lsr	x1, x1, #5
  405f40:	lsl	x20, x1, #4
  405f44:	sub	x20, x20, x1
  405f48:	sub	x20, x2, x20, lsl #2
  405f4c:	mov	x3, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  405f50:	movk	x3, #0xaaab
  405f54:	umulh	x3, x1, x3
  405f58:	lsr	x3, x3, #4
  405f5c:	add	x22, x3, x3, lsl #1
  405f60:	sub	x22, x1, x22, lsl #3
  405f64:	mov	w23, #0x0                   	// #0
  405f68:	cbnz	w3, 405fa4 <ferror@plt+0x3d04>
  405f6c:	mov	w5, w21
  405f70:	mov	w4, w20
  405f74:	mov	w3, w22
  405f78:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405f7c:	add	x2, x2, #0x2a0
  405f80:	mov	x1, #0xf0                  	// #240
  405f84:	add	x0, x19, w23, sxtw
  405f88:	bl	401eb0 <snprintf@plt>
  405f8c:	add	w0, w23, #0x8
  405f90:	ldp	x19, x20, [sp, #16]
  405f94:	ldp	x21, x22, [sp, #32]
  405f98:	ldr	x23, [sp, #48]
  405f9c:	ldp	x29, x30, [sp], #64
  405fa0:	ret
  405fa4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  405fa8:	add	x2, x2, #0x230
  405fac:	mov	x1, #0xf0                  	// #240
  405fb0:	mov	x0, x19
  405fb4:	bl	401eb0 <snprintf@plt>
  405fb8:	mov	w23, w0
  405fbc:	b	405f6c <ferror@plt+0x3ccc>
  405fc0:	ldr	x3, [x1, #240]
  405fc4:	cbz	x3, 40601c <ferror@plt+0x3d7c>
  405fc8:	mov	x1, x3
  405fcc:	cmn	x3, #0x1
  405fd0:	b.eq	40603c <ferror@plt+0x3d9c>  // b.none
  405fd4:	stp	x29, x30, [sp, #-16]!
  405fd8:	mov	x29, sp
  405fdc:	tbnz	x3, #63, 40608c <ferror@plt+0x3dec>
  405fe0:	mov	x2, #0x270f                	// #9999
  405fe4:	cmp	x3, x2
  405fe8:	b.hi	40605c <ferror@plt+0x3dbc>  // b.pmore
  405fec:	mov	w3, #0x851f                	// #34079
  405ff0:	movk	w3, #0x51eb, lsl #16
  405ff4:	umull	x3, w1, w3
  405ff8:	lsr	x3, x3, #37
  405ffc:	mov	w4, #0x64                  	// #100
  406000:	msub	w4, w3, w4, w1
  406004:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406008:	add	x2, x2, #0x2c8
  40600c:	mov	x1, #0xf0                  	// #240
  406010:	bl	401eb0 <snprintf@plt>
  406014:	ldp	x29, x30, [sp], #16
  406018:	ret
  40601c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  406020:	add	x1, x1, #0x2b0
  406024:	ldr	w2, [x1]
  406028:	str	w2, [x0]
  40602c:	ldrh	w1, [x1, #4]
  406030:	strh	w1, [x0, #4]
  406034:	mov	w0, #0x5                   	// #5
  406038:	ret
  40603c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  406040:	add	x1, x1, #0x2b8
  406044:	ldr	w2, [x1]
  406048:	str	w2, [x0]
  40604c:	ldrh	w1, [x1, #4]
  406050:	strh	w1, [x0, #4]
  406054:	mov	w0, #0x5                   	// #5
  406058:	ret
  40605c:	lsr	x3, x3, #2
  406060:	mov	x1, #0xf5c3                	// #62915
  406064:	movk	x1, #0x5c28, lsl #16
  406068:	movk	x1, #0xc28f, lsl #32
  40606c:	movk	x1, #0x28f5, lsl #48
  406070:	umulh	x3, x3, x1
  406074:	lsr	x3, x3, #2
  406078:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40607c:	add	x2, x2, #0x2c0
  406080:	mov	x1, #0xf0                  	// #240
  406084:	bl	401eb0 <snprintf@plt>
  406088:	b	406014 <ferror@plt+0x3d74>
  40608c:	mov	x1, #0x0                   	// #0
  406090:	b	405fec <ferror@plt+0x3d4c>
  406094:	stp	x29, x30, [sp, #-16]!
  406098:	mov	x29, sp
  40609c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4060a0:	ldr	w2, [x1, #888]
  4060a4:	mov	w1, #0xaaab                	// #43691
  4060a8:	movk	w1, #0xaaaa, lsl #16
  4060ac:	umull	x1, w2, w1
  4060b0:	lsr	x1, x1, #33
  4060b4:	add	w1, w1, w1, lsl #1
  4060b8:	sub	w1, w2, w1
  4060bc:	adrp	x2, 40f000 <ferror@plt+0xcd60>
  4060c0:	add	x2, x2, #0xe70
  4060c4:	ldr	x3, [x2, x1, lsl #3]
  4060c8:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4060cc:	add	x2, x2, #0x2f8
  4060d0:	mov	x1, #0xf0                  	// #240
  4060d4:	bl	401eb0 <snprintf@plt>
  4060d8:	ldp	x29, x30, [sp], #16
  4060dc:	ret
  4060e0:	stp	x29, x30, [sp, #-16]!
  4060e4:	mov	x29, sp
  4060e8:	adrp	x1, 40f000 <ferror@plt+0xcd60>
  4060ec:	add	x1, x1, #0xe70
  4060f0:	add	x1, x1, #0x18
  4060f4:	adrp	x2, 428000 <ferror@plt+0x25d60>
  4060f8:	ldr	w2, [x2, #888]
  4060fc:	and	x2, x2, #0x3
  406100:	ldr	x3, [x1, x2, lsl #3]
  406104:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406108:	add	x2, x2, #0x2f8
  40610c:	mov	x1, #0xf0                  	// #240
  406110:	bl	401eb0 <snprintf@plt>
  406114:	ldp	x29, x30, [sp], #16
  406118:	ret
  40611c:	stp	x29, x30, [sp, #-16]!
  406120:	mov	x29, sp
  406124:	adrp	x1, 40f000 <ferror@plt+0xcd60>
  406128:	add	x1, x1, #0xe70
  40612c:	add	x1, x1, #0x38
  406130:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406134:	ldr	w2, [x2, #888]
  406138:	and	x2, x2, #0x3
  40613c:	ldr	x3, [x1, x2, lsl #3]
  406140:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406144:	add	x2, x2, #0x2f8
  406148:	mov	x1, #0xf0                  	// #240
  40614c:	bl	401eb0 <snprintf@plt>
  406150:	ldp	x29, x30, [sp], #16
  406154:	ret
  406158:	stp	x29, x30, [sp, #-16]!
  40615c:	mov	x29, sp
  406160:	adrp	x2, 40f000 <ferror@plt+0xcd60>
  406164:	add	x2, x2, #0xe70
  406168:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40616c:	ldr	w3, [x1, #888]
  406170:	mov	w1, #0xcccd                	// #52429
  406174:	movk	w1, #0xcccc, lsl #16
  406178:	umull	x1, w3, w1
  40617c:	lsr	x1, x1, #34
  406180:	add	w1, w1, w1, lsl #2
  406184:	sub	w1, w3, w1
  406188:	add	x2, x2, #0x58
  40618c:	ldr	x3, [x2, x1, lsl #3]
  406190:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406194:	add	x2, x2, #0x2f8
  406198:	mov	x1, #0xf0                  	// #240
  40619c:	bl	401eb0 <snprintf@plt>
  4061a0:	ldp	x29, x30, [sp], #16
  4061a4:	ret
  4061a8:	stp	x29, x30, [sp, #-16]!
  4061ac:	mov	x29, sp
  4061b0:	ldr	x4, [x1, #320]
  4061b4:	lsl	x1, x4, #5
  4061b8:	sub	x1, x1, x4
  4061bc:	add	x1, x4, x1, lsl #2
  4061c0:	lsl	x1, x1, #3
  4061c4:	adrp	x2, 428000 <ferror@plt+0x25d60>
  4061c8:	ldr	x4, [x2, #1000]
  4061cc:	udiv	x1, x1, x4
  4061d0:	cmp	x1, #0x3e7
  4061d4:	mov	x4, #0x3e7                 	// #999
  4061d8:	csel	x1, x1, x4, ls  // ls = plast
  4061dc:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  4061e0:	movk	x3, #0xcccd
  4061e4:	umulh	x3, x1, x3
  4061e8:	lsr	x3, x3, #3
  4061ec:	add	x4, x3, x3, lsl #2
  4061f0:	sub	w4, w1, w4, lsl #1
  4061f4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4061f8:	add	x2, x2, #0x2d8
  4061fc:	mov	x1, #0xf0                  	// #240
  406200:	bl	401eb0 <snprintf@plt>
  406204:	mov	w0, #0x4                   	// #4
  406208:	ldp	x29, x30, [sp], #16
  40620c:	ret
  406210:	stp	x29, x30, [sp, #-16]!
  406214:	mov	x29, sp
  406218:	ldr	x2, [x1, #32]
  40621c:	ldr	x3, [x1, #40]
  406220:	add	x2, x2, x3
  406224:	adrp	x3, 428000 <ferror@plt+0x25d60>
  406228:	ldr	w3, [x3, #884]
  40622c:	cbz	w3, 406240 <ferror@plt+0x3fa0>
  406230:	ldr	x3, [x1, #48]
  406234:	ldr	x4, [x1, #56]
  406238:	add	x3, x3, x4
  40623c:	add	x2, x2, x3
  406240:	adrp	x3, 428000 <ferror@plt+0x25d60>
  406244:	ldr	x4, [x3, #992]
  406248:	ldr	x1, [x1, #64]
  40624c:	udiv	x1, x1, x4
  406250:	adrp	x3, 428000 <ferror@plt+0x25d60>
  406254:	ldr	x3, [x3, #904]
  406258:	cmp	x1, x3
  40625c:	b.hi	4062b0 <ferror@plt+0x4010>  // b.pmore
  406260:	subs	x1, x3, x1
  406264:	b.eq	4062e4 <ferror@plt+0x4044>  // b.none
  406268:	lsl	x3, x2, #5
  40626c:	sub	x3, x3, x2
  406270:	add	x3, x2, x3, lsl #2
  406274:	lsl	x3, x3, #3
  406278:	udiv	x3, x3, x4
  40627c:	udiv	x1, x3, x1
  406280:	mov	w2, w1
  406284:	cmp	w1, #0x3e7
  406288:	b.ls	4062b4 <ferror@plt+0x4014>  // b.plast
  40628c:	mov	w3, #0xcccd                	// #52429
  406290:	movk	w3, #0xcccc, lsl #16
  406294:	umull	x3, w1, w3
  406298:	lsr	x3, x3, #35
  40629c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4062a0:	add	x2, x2, #0x218
  4062a4:	mov	x1, #0xf0                  	// #240
  4062a8:	bl	401eb0 <snprintf@plt>
  4062ac:	b	4062dc <ferror@plt+0x403c>
  4062b0:	mov	w2, #0x0                   	// #0
  4062b4:	mov	w3, #0xcccd                	// #52429
  4062b8:	movk	w3, #0xcccc, lsl #16
  4062bc:	umull	x3, w2, w3
  4062c0:	lsr	x3, x3, #35
  4062c4:	add	w4, w3, w3, lsl #2
  4062c8:	sub	w4, w2, w4, lsl #1
  4062cc:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4062d0:	add	x2, x2, #0x2e0
  4062d4:	mov	x1, #0xf0                  	// #240
  4062d8:	bl	401eb0 <snprintf@plt>
  4062dc:	ldp	x29, x30, [sp], #16
  4062e0:	ret
  4062e4:	mov	w2, #0x0                   	// #0
  4062e8:	b	4062b4 <ferror@plt+0x4014>
  4062ec:	ldr	x3, [x1, #208]
  4062f0:	tst	x3, #0xffffff
  4062f4:	b.eq	40631c <ferror@plt+0x407c>  // b.none
  4062f8:	stp	x29, x30, [sp, #-16]!
  4062fc:	mov	x29, sp
  406300:	and	w3, w3, #0xffffff
  406304:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406308:	add	x2, x2, #0x2e8
  40630c:	mov	x1, #0xf0                  	// #240
  406310:	bl	401eb0 <snprintf@plt>
  406314:	ldp	x29, x30, [sp], #16
  406318:	ret
  40631c:	mov	w1, #0x2d                  	// #45
  406320:	strh	w1, [x0]
  406324:	mov	w0, #0x1                   	// #1
  406328:	ret
  40632c:	stp	x29, x30, [sp, #-48]!
  406330:	mov	x29, sp
  406334:	stp	x19, x20, [sp, #16]
  406338:	mov	x20, x0
  40633c:	ldr	x0, [x1, #208]
  406340:	tst	x0, #0xffffff
  406344:	b.eq	406394 <ferror@plt+0x40f4>  // b.none
  406348:	str	x21, [sp, #32]
  40634c:	ldr	w0, [x1]
  406350:	bl	401ea0 <lookup_wchan@plt>
  406354:	mov	x21, x0
  406358:	bl	401d60 <strlen@plt>
  40635c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  406360:	ldr	w19, [x1, #944]
  406364:	cmp	x19, x0
  406368:	csel	x19, x19, x0, ls  // ls = plast
  40636c:	mov	x2, x19
  406370:	mov	x1, x21
  406374:	mov	x0, x20
  406378:	bl	401d20 <memcpy@plt>
  40637c:	strb	wzr, [x20, x19]
  406380:	mov	w0, w19
  406384:	ldr	x21, [sp, #32]
  406388:	ldp	x19, x20, [sp, #16]
  40638c:	ldp	x29, x30, [sp], #48
  406390:	ret
  406394:	mov	w0, #0x2d                  	// #45
  406398:	strh	w0, [x20]
  40639c:	mov	w0, #0x1                   	// #1
  4063a0:	b	406388 <ferror@plt+0x40e8>
  4063a4:	stp	x29, x30, [sp, #-48]!
  4063a8:	mov	x29, sp
  4063ac:	stp	x19, x20, [sp, #16]
  4063b0:	mov	x20, x0
  4063b4:	ldr	x3, [x1, #208]
  4063b8:	tst	x3, #0xffffff
  4063bc:	b.eq	406418 <ferror@plt+0x4178>  // b.none
  4063c0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4063c4:	ldr	w0, [x0, #940]
  4063c8:	cbnz	w0, 406428 <ferror@plt+0x4188>
  4063cc:	str	x21, [sp, #32]
  4063d0:	ldr	w0, [x1]
  4063d4:	bl	401ea0 <lookup_wchan@plt>
  4063d8:	mov	x21, x0
  4063dc:	bl	401d60 <strlen@plt>
  4063e0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4063e4:	ldr	w19, [x1, #944]
  4063e8:	cmp	x19, x0
  4063ec:	csel	x19, x19, x0, ls  // ls = plast
  4063f0:	mov	x2, x19
  4063f4:	mov	x1, x21
  4063f8:	mov	x0, x20
  4063fc:	bl	401d20 <memcpy@plt>
  406400:	strb	wzr, [x20, x19]
  406404:	mov	w0, w19
  406408:	ldr	x21, [sp, #32]
  40640c:	ldp	x19, x20, [sp, #16]
  406410:	ldp	x29, x30, [sp], #48
  406414:	ret
  406418:	mov	w0, #0x2d                  	// #45
  40641c:	strh	w0, [x20]
  406420:	mov	w0, #0x1                   	// #1
  406424:	b	40640c <ferror@plt+0x416c>
  406428:	and	w3, w3, #0xffffff
  40642c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406430:	add	x2, x2, #0x2e8
  406434:	mov	x1, #0xf0                  	// #240
  406438:	mov	x0, x20
  40643c:	bl	401eb0 <snprintf@plt>
  406440:	b	40640c <ferror@plt+0x416c>
  406444:	stp	x29, x30, [sp, #-32]!
  406448:	mov	x29, sp
  40644c:	str	x19, [sp, #16]
  406450:	mov	x19, x0
  406454:	adrp	x2, 40f000 <ferror@plt+0xcd60>
  406458:	add	x2, x2, #0xe70
  40645c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  406460:	ldr	w3, [x1, #888]
  406464:	and	x3, x3, #0x3
  406468:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40646c:	ldr	w1, [x1, #944]
  406470:	add	x2, x2, #0x80
  406474:	ldr	x3, [x2, x3, lsl #3]
  406478:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40647c:	add	x2, x2, #0x2f8
  406480:	add	w1, w1, #0x1
  406484:	bl	401eb0 <snprintf@plt>
  406488:	mov	x0, x19
  40648c:	bl	401d60 <strlen@plt>
  406490:	ldr	x19, [sp, #16]
  406494:	ldp	x29, x30, [sp], #32
  406498:	ret
  40649c:	stp	x29, x30, [sp, #-32]!
  4064a0:	mov	x29, sp
  4064a4:	str	x19, [sp, #16]
  4064a8:	mov	x19, x0
  4064ac:	adrp	x2, 40f000 <ferror@plt+0xcd60>
  4064b0:	add	x2, x2, #0xe70
  4064b4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4064b8:	ldr	w3, [x1, #888]
  4064bc:	mov	w1, #0xaaab                	// #43691
  4064c0:	movk	w1, #0xaaaa, lsl #16
  4064c4:	umull	x1, w3, w1
  4064c8:	lsr	x1, x1, #33
  4064cc:	add	w1, w1, w1, lsl #1
  4064d0:	sub	w1, w3, w1
  4064d4:	adrp	x3, 428000 <ferror@plt+0x25d60>
  4064d8:	ldr	w4, [x3, #944]
  4064dc:	add	x2, x2, #0xa0
  4064e0:	ldr	x3, [x2, x1, lsl #3]
  4064e4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4064e8:	add	x2, x2, #0x2f8
  4064ec:	add	w1, w4, #0x1
  4064f0:	bl	401eb0 <snprintf@plt>
  4064f4:	mov	x0, x19
  4064f8:	bl	401d60 <strlen@plt>
  4064fc:	ldr	x19, [sp, #16]
  406500:	ldp	x29, x30, [sp], #32
  406504:	ret
  406508:	stp	x29, x30, [sp, #-16]!
  40650c:	mov	x29, sp
  406510:	mov	w4, #0x7                   	// #7
  406514:	ldr	w3, [x1]
  406518:	ldrsw	x2, [x1, #872]
  40651c:	mov	w1, #0x4                   	// #4
  406520:	bl	401d30 <dev_to_tty@plt>
  406524:	ldp	x29, x30, [sp], #16
  406528:	ret
  40652c:	stp	x29, x30, [sp, #-16]!
  406530:	mov	x29, sp
  406534:	mov	w4, #0x1                   	// #1
  406538:	ldr	w3, [x1]
  40653c:	ldrsw	x2, [x1, #872]
  406540:	mov	w1, #0xf0                  	// #240
  406544:	bl	401d30 <dev_to_tty@plt>
  406548:	ldp	x29, x30, [sp], #16
  40654c:	ret
  406550:	stp	x29, x30, [sp, #-48]!
  406554:	mov	x29, sp
  406558:	stp	x19, x20, [sp, #16]
  40655c:	str	x21, [sp, #32]
  406560:	mov	x21, x0
  406564:	mov	x20, x1
  406568:	mov	x0, x1
  40656c:	bl	401d60 <strlen@plt>
  406570:	mov	x19, x0
  406574:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406578:	ldr	w0, [x0, #1216]
  40657c:	cbz	w0, 4065c0 <ferror@plt+0x4320>
  406580:	cmp	x19, #0x8
  406584:	b.ls	4065a4 <ferror@plt+0x4304>  // b.plast
  406588:	mov	x3, x20
  40658c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406590:	add	x2, x2, #0x2f8
  406594:	mov	x1, #0xf0                  	// #240
  406598:	mov	x0, x21
  40659c:	bl	401eb0 <snprintf@plt>
  4065a0:	b	406600 <ferror@plt+0x4360>
  4065a4:	mov	x3, x20
  4065a8:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4065ac:	add	x2, x2, #0x2f0
  4065b0:	mov	x1, #0xf0                  	// #240
  4065b4:	mov	x0, x21
  4065b8:	bl	401eb0 <snprintf@plt>
  4065bc:	b	406600 <ferror@plt+0x4360>
  4065c0:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  4065c4:	add	x1, x1, #0x300
  4065c8:	mov	x0, x20
  4065cc:	bl	402100 <strspn@plt>
  4065d0:	sub	x0, x19, x0
  4065d4:	cmp	x0, #0x8
  4065d8:	b.hi	406610 <ferror@plt+0x4370>  // b.pmore
  4065dc:	cmp	x19, #0x7
  4065e0:	b.ls	406630 <ferror@plt+0x4390>  // b.plast
  4065e4:	sub	x3, x19, #0x8
  4065e8:	add	x3, x20, x3
  4065ec:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4065f0:	add	x2, x2, #0x2f8
  4065f4:	mov	x1, #0xf0                  	// #240
  4065f8:	mov	x0, x21
  4065fc:	bl	401eb0 <snprintf@plt>
  406600:	ldp	x19, x20, [sp, #16]
  406604:	ldr	x21, [sp, #32]
  406608:	ldp	x29, x30, [sp], #48
  40660c:	ret
  406610:	sub	x3, x19, #0x8
  406614:	add	x3, x20, x3
  406618:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40661c:	add	x2, x2, #0x308
  406620:	mov	x1, #0xf0                  	// #240
  406624:	mov	x0, x21
  406628:	bl	401eb0 <snprintf@plt>
  40662c:	b	406600 <ferror@plt+0x4360>
  406630:	mov	x4, x20
  406634:	adrp	x3, 40e000 <ferror@plt+0xbd60>
  406638:	add	x3, x3, #0x310
  40663c:	add	x3, x3, x19
  406640:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406644:	add	x2, x2, #0x320
  406648:	mov	x1, #0xf0                  	// #240
  40664c:	mov	x0, x21
  406650:	bl	401eb0 <snprintf@plt>
  406654:	b	406600 <ferror@plt+0x4360>
  406658:	stp	x29, x30, [sp, #-16]!
  40665c:	mov	x29, sp
  406660:	add	x1, x1, #0x90
  406664:	bl	406550 <ferror@plt+0x42b0>
  406668:	ldp	x29, x30, [sp], #16
  40666c:	ret
  406670:	stp	x29, x30, [sp, #-16]!
  406674:	mov	x29, sp
  406678:	add	x1, x1, #0x48
  40667c:	bl	406550 <ferror@plt+0x42b0>
  406680:	ldp	x29, x30, [sp], #16
  406684:	ret
  406688:	stp	x29, x30, [sp, #-16]!
  40668c:	mov	x29, sp
  406690:	add	x1, x1, #0x6c
  406694:	bl	406550 <ferror@plt+0x42b0>
  406698:	ldp	x29, x30, [sp], #16
  40669c:	ret
  4066a0:	stp	x29, x30, [sp, #-16]!
  4066a4:	mov	x29, sp
  4066a8:	add	x1, x1, #0x7e
  4066ac:	bl	406550 <ferror@plt+0x42b0>
  4066b0:	ldp	x29, x30, [sp], #16
  4066b4:	ret
  4066b8:	stp	x29, x30, [sp, #-16]!
  4066bc:	mov	x29, sp
  4066c0:	add	x1, x1, #0x5a
  4066c4:	bl	406550 <ferror@plt+0x42b0>
  4066c8:	ldp	x29, x30, [sp], #16
  4066cc:	ret
  4066d0:	stp	x29, x30, [sp, #-16]!
  4066d4:	mov	x29, sp
  4066d8:	add	x1, x1, #0x242
  4066dc:	add	x0, x0, #0x242
  4066e0:	bl	4020a0 <strcmp@plt>
  4066e4:	ldp	x29, x30, [sp], #16
  4066e8:	ret
  4066ec:	stp	x29, x30, [sp, #-16]!
  4066f0:	mov	x29, sp
  4066f4:	add	x1, x1, #0x2c6
  4066f8:	add	x0, x0, #0x2c6
  4066fc:	bl	4020a0 <strcmp@plt>
  406700:	ldp	x29, x30, [sp], #16
  406704:	ret
  406708:	stp	x29, x30, [sp, #-16]!
  40670c:	mov	x29, sp
  406710:	add	x1, x1, #0x221
  406714:	add	x0, x0, #0x221
  406718:	bl	4020a0 <strcmp@plt>
  40671c:	ldp	x29, x30, [sp], #16
  406720:	ret
  406724:	stp	x29, x30, [sp, #-16]!
  406728:	mov	x29, sp
  40672c:	add	x1, x1, #0x284
  406730:	add	x0, x0, #0x284
  406734:	bl	4020a0 <strcmp@plt>
  406738:	ldp	x29, x30, [sp], #16
  40673c:	ret
  406740:	stp	x29, x30, [sp, #-16]!
  406744:	mov	x29, sp
  406748:	ldr	x1, [x1, #1032]
  40674c:	ldr	x0, [x0, #1032]
  406750:	bl	4020a0 <strcmp@plt>
  406754:	ldp	x29, x30, [sp], #16
  406758:	ret
  40675c:	stp	x29, x30, [sp, #-16]!
  406760:	mov	x29, sp
  406764:	add	x1, x1, #0x263
  406768:	add	x0, x0, #0x263
  40676c:	bl	4020a0 <strcmp@plt>
  406770:	ldp	x29, x30, [sp], #16
  406774:	ret
  406778:	stp	x29, x30, [sp, #-16]!
  40677c:	mov	x29, sp
  406780:	add	x1, x1, #0x2e7
  406784:	add	x0, x0, #0x2e7
  406788:	bl	4020a0 <strcmp@plt>
  40678c:	ldp	x29, x30, [sp], #16
  406790:	ret
  406794:	stp	x29, x30, [sp, #-16]!
  406798:	mov	x29, sp
  40679c:	add	x1, x1, #0x200
  4067a0:	add	x0, x0, #0x200
  4067a4:	bl	4020a0 <strcmp@plt>
  4067a8:	ldp	x29, x30, [sp], #16
  4067ac:	ret
  4067b0:	stp	x29, x30, [sp, #-16]!
  4067b4:	mov	x29, sp
  4067b8:	add	x1, x1, #0x2a5
  4067bc:	add	x0, x0, #0x2a5
  4067c0:	bl	4020a0 <strcmp@plt>
  4067c4:	ldp	x29, x30, [sp], #16
  4067c8:	ret
  4067cc:	ldr	x0, [x0, #480]
  4067d0:	ldr	x0, [x0]
  4067d4:	cbz	x0, 4067f8 <ferror@plt+0x4558>
  4067d8:	ldr	x1, [x1, #480]
  4067dc:	ldr	x1, [x1]
  4067e0:	cbz	x1, 406800 <ferror@plt+0x4560>
  4067e4:	stp	x29, x30, [sp, #-16]!
  4067e8:	mov	x29, sp
  4067ec:	bl	4020a0 <strcmp@plt>
  4067f0:	ldp	x29, x30, [sp], #16
  4067f4:	ret
  4067f8:	mov	w0, #0x0                   	// #0
  4067fc:	ret
  406800:	mov	w0, #0x0                   	// #0
  406804:	ret
  406808:	stp	x29, x30, [sp, #-16]!
  40680c:	mov	x29, sp
  406810:	ldr	x1, [x1, #488]
  406814:	ldr	x0, [x0, #488]
  406818:	bl	4020a0 <strcmp@plt>
  40681c:	ldp	x29, x30, [sp], #16
  406820:	ret
  406824:	stp	x29, x30, [sp, #-16]!
  406828:	mov	x29, sp
  40682c:	add	x1, x1, #0x308
  406830:	add	x0, x0, #0x308
  406834:	bl	4020a0 <strcmp@plt>
  406838:	ldp	x29, x30, [sp], #16
  40683c:	ret
  406840:	stp	x29, x30, [sp, #-64]!
  406844:	mov	x29, sp
  406848:	stp	x19, x20, [sp, #16]
  40684c:	str	x21, [sp, #32]
  406850:	mov	x20, x0
  406854:	mov	w21, w2
  406858:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40685c:	ldr	w0, [x0, #936]
  406860:	cbnz	w0, 4068a8 <ferror@plt+0x4608>
  406864:	mov	w19, #0x20000               	// #131072
  406868:	str	w19, [sp, #60]
  40686c:	add	x3, sp, #0x3c
  406870:	mov	w2, w19
  406874:	mov	x0, x20
  406878:	bl	401f30 <escape_str@plt>
  40687c:	ldr	w0, [sp, #60]
  406880:	sub	w0, w19, w0
  406884:	adrp	x1, 428000 <ferror@plt+0x25d60>
  406888:	ldr	w1, [x1, #944]
  40688c:	cmp	w1, w0
  406890:	b.ge	4068c0 <ferror@plt+0x4620>  // b.tcont
  406894:	cbz	w1, 4068a8 <ferror@plt+0x4608>
  406898:	sub	w0, w1, #0x1
  40689c:	ldrb	w2, [x20, w0, uxtw]
  4068a0:	cmp	w2, #0x7e
  4068a4:	b.ls	4068d0 <ferror@plt+0x4630>  // b.plast
  4068a8:	mov	w3, w21
  4068ac:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4068b0:	add	x2, x2, #0x218
  4068b4:	mov	x1, #0xf0                  	// #240
  4068b8:	mov	x0, x20
  4068bc:	bl	401eb0 <snprintf@plt>
  4068c0:	ldp	x19, x20, [sp, #16]
  4068c4:	ldr	x21, [sp, #32]
  4068c8:	ldp	x29, x30, [sp], #64
  4068cc:	ret
  4068d0:	mov	w2, #0x2b                  	// #43
  4068d4:	strb	w2, [x20, w0, sxtw]
  4068d8:	strb	wzr, [x20, w1, sxtw]
  4068dc:	mov	w0, w1
  4068e0:	b	4068c0 <ferror@plt+0x4620>
  4068e4:	stp	x29, x30, [sp, #-16]!
  4068e8:	mov	x29, sp
  4068ec:	ldr	w2, [x1, #892]
  4068f0:	add	x1, x1, #0x242
  4068f4:	bl	406840 <ferror@plt+0x45a0>
  4068f8:	ldp	x29, x30, [sp], #16
  4068fc:	ret
  406900:	stp	x29, x30, [sp, #-16]!
  406904:	mov	x29, sp
  406908:	ldr	w2, [x1, #896]
  40690c:	add	x1, x1, #0x2c6
  406910:	bl	406840 <ferror@plt+0x45a0>
  406914:	ldp	x29, x30, [sp], #16
  406918:	ret
  40691c:	stp	x29, x30, [sp, #-16]!
  406920:	mov	x29, sp
  406924:	ldr	w2, [x1, #884]
  406928:	add	x1, x1, #0x221
  40692c:	bl	406840 <ferror@plt+0x45a0>
  406930:	ldp	x29, x30, [sp], #16
  406934:	ret
  406938:	stp	x29, x30, [sp, #-16]!
  40693c:	mov	x29, sp
  406940:	ldr	w2, [x1, #888]
  406944:	add	x1, x1, #0x284
  406948:	bl	406840 <ferror@plt+0x45a0>
  40694c:	ldp	x29, x30, [sp], #16
  406950:	ret
  406954:	stp	x29, x30, [sp, #-16]!
  406958:	mov	x29, sp
  40695c:	ldr	w2, [x1, #900]
  406960:	add	x1, x1, #0x263
  406964:	bl	406840 <ferror@plt+0x45a0>
  406968:	ldp	x29, x30, [sp], #16
  40696c:	ret
  406970:	stp	x29, x30, [sp, #-16]!
  406974:	mov	x29, sp
  406978:	ldr	w2, [x1, #904]
  40697c:	add	x1, x1, #0x2e7
  406980:	bl	406840 <ferror@plt+0x45a0>
  406984:	ldp	x29, x30, [sp], #16
  406988:	ret
  40698c:	stp	x29, x30, [sp, #-16]!
  406990:	mov	x29, sp
  406994:	ldr	w2, [x1, #876]
  406998:	add	x1, x1, #0x200
  40699c:	bl	406840 <ferror@plt+0x45a0>
  4069a0:	ldp	x29, x30, [sp], #16
  4069a4:	ret
  4069a8:	stp	x29, x30, [sp, #-16]!
  4069ac:	mov	x29, sp
  4069b0:	ldr	w2, [x1, #880]
  4069b4:	add	x1, x1, #0x2a5
  4069b8:	bl	406840 <ferror@plt+0x45a0>
  4069bc:	ldp	x29, x30, [sp], #16
  4069c0:	ret
  4069c4:	stp	x29, x30, [sp, #-48]!
  4069c8:	mov	x29, sp
  4069cc:	str	x19, [sp, #16]
  4069d0:	adrp	x19, 428000 <ferror@plt+0x25d60>
  4069d4:	ldr	w2, [x19, #944]
  4069d8:	str	w2, [sp, #44]
  4069dc:	add	x3, sp, #0x2c
  4069e0:	mov	w2, #0x20000               	// #131072
  4069e4:	ldr	x1, [x1, #504]
  4069e8:	bl	401fc0 <escaped_copy@plt>
  4069ec:	ldr	w1, [x19, #944]
  4069f0:	ldr	w0, [sp, #44]
  4069f4:	sub	w0, w1, w0
  4069f8:	ldr	x19, [sp, #16]
  4069fc:	ldp	x29, x30, [sp], #48
  406a00:	ret
  406a04:	stp	x29, x30, [sp, #-48]!
  406a08:	mov	x29, sp
  406a0c:	str	x19, [sp, #16]
  406a10:	adrp	x19, 428000 <ferror@plt+0x25d60>
  406a14:	ldr	w2, [x19, #944]
  406a18:	str	w2, [sp, #44]
  406a1c:	add	x3, sp, #0x2c
  406a20:	mov	w2, #0x20000               	// #131072
  406a24:	ldr	x1, [x1, #496]
  406a28:	bl	401fc0 <escaped_copy@plt>
  406a2c:	ldr	w1, [x19, #944]
  406a30:	ldr	w0, [sp, #44]
  406a34:	sub	w0, w1, w0
  406a38:	ldr	x19, [sp, #16]
  406a3c:	ldp	x29, x30, [sp], #48
  406a40:	ret
  406a44:	stp	x29, x30, [sp, #-48]!
  406a48:	mov	x29, sp
  406a4c:	str	x19, [sp, #16]
  406a50:	adrp	x19, 428000 <ferror@plt+0x25d60>
  406a54:	ldr	w2, [x19, #944]
  406a58:	str	w2, [sp, #44]
  406a5c:	ldr	x1, [x1, #480]
  406a60:	add	x3, sp, #0x2c
  406a64:	mov	w2, #0x20000               	// #131072
  406a68:	ldr	x1, [x1]
  406a6c:	bl	401fc0 <escaped_copy@plt>
  406a70:	ldr	w1, [x19, #944]
  406a74:	ldr	w0, [sp, #44]
  406a78:	sub	w0, w1, w0
  406a7c:	ldr	x19, [sp, #16]
  406a80:	ldp	x29, x30, [sp], #48
  406a84:	ret
  406a88:	stp	x29, x30, [sp, #-48]!
  406a8c:	mov	x29, sp
  406a90:	str	x19, [sp, #16]
  406a94:	adrp	x19, 428000 <ferror@plt+0x25d60>
  406a98:	ldr	w2, [x19, #944]
  406a9c:	str	w2, [sp, #44]
  406aa0:	add	x3, sp, #0x2c
  406aa4:	mov	w2, #0x20000               	// #131072
  406aa8:	ldr	x1, [x1, #488]
  406aac:	bl	401fc0 <escaped_copy@plt>
  406ab0:	ldr	w1, [x19, #944]
  406ab4:	ldr	w0, [sp, #44]
  406ab8:	sub	w0, w1, w0
  406abc:	ldr	x19, [sp, #16]
  406ac0:	ldp	x29, x30, [sp], #48
  406ac4:	ret
  406ac8:	stp	x29, x30, [sp, #-64]!
  406acc:	mov	x29, sp
  406ad0:	stp	x19, x20, [sp, #16]
  406ad4:	stp	x21, x22, [sp, #32]
  406ad8:	mov	x19, x0
  406adc:	mov	x22, x1
  406ae0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406ae4:	add	x0, x0, #0x4c0
  406ae8:	add	x0, x0, #0x8
  406aec:	bl	401ec0 <localtime@plt>
  406af0:	ldr	w20, [x0, #20]
  406af4:	ldr	w21, [x0, #28]
  406af8:	bl	401df0 <getbtime@plt>
  406afc:	ldr	x1, [x22, #64]
  406b00:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406b04:	ldr	x2, [x2, #992]
  406b08:	udiv	x1, x1, x2
  406b0c:	add	x1, x1, x0
  406b10:	str	x1, [sp, #56]
  406b14:	add	x0, sp, #0x38
  406b18:	bl	401ec0 <localtime@plt>
  406b1c:	mov	x3, x0
  406b20:	ldr	w0, [x0, #28]
  406b24:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406b28:	add	x2, x2, #0x330
  406b2c:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  406b30:	add	x1, x1, #0x328
  406b34:	cmp	w0, w21
  406b38:	ldr	w0, [x3, #20]
  406b3c:	csel	x1, x1, x2, eq  // eq = none
  406b40:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406b44:	add	x2, x2, #0x338
  406b48:	cmp	w0, w20
  406b4c:	csel	x2, x2, x1, ne  // ne = any
  406b50:	mov	x1, #0xf0                  	// #240
  406b54:	mov	x0, x19
  406b58:	bl	401e20 <strftime@plt>
  406b5c:	sub	x1, x0, #0x1
  406b60:	cmp	x1, #0xee
  406b64:	b.ls	406b70 <ferror@plt+0x48d0>  // b.plast
  406b68:	strb	wzr, [x19]
  406b6c:	mov	x0, #0x0                   	// #0
  406b70:	ldp	x19, x20, [sp, #16]
  406b74:	ldp	x21, x22, [sp, #32]
  406b78:	ldp	x29, x30, [sp], #64
  406b7c:	ret
  406b80:	stp	x29, x30, [sp, #-48]!
  406b84:	mov	x29, sp
  406b88:	stp	x19, x20, [sp, #16]
  406b8c:	mov	x19, x0
  406b90:	mov	x20, x1
  406b94:	bl	401df0 <getbtime@plt>
  406b98:	ldr	x1, [x20, #64]
  406b9c:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406ba0:	ldr	x2, [x2, #992]
  406ba4:	udiv	x1, x1, x2
  406ba8:	add	x1, x1, x0
  406bac:	str	x1, [sp, #40]
  406bb0:	add	x0, sp, #0x28
  406bb4:	bl	401e50 <ctime@plt>
  406bb8:	ldrb	w1, [x0, #8]
  406bbc:	cmp	w1, #0x20
  406bc0:	b.eq	406c14 <ferror@plt+0x4974>  // b.none
  406bc4:	ldrb	w1, [x0, #11]
  406bc8:	cmp	w1, #0x20
  406bcc:	b.eq	406c20 <ferror@plt+0x4980>  // b.none
  406bd0:	ldr	x1, [sp, #40]
  406bd4:	add	x1, x1, #0x15, lsl #12
  406bd8:	add	x1, x1, #0x180
  406bdc:	adrp	x2, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406be0:	ldr	x2, [x2, #1224]
  406be4:	cmp	x1, x2
  406be8:	b.hi	406c2c <ferror@plt+0x498c>  // b.pmore
  406bec:	add	x3, x0, #0x4
  406bf0:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406bf4:	add	x2, x2, #0x348
  406bf8:	mov	x1, #0xf0                  	// #240
  406bfc:	mov	x0, x19
  406c00:	bl	401eb0 <snprintf@plt>
  406c04:	mov	w0, #0x8                   	// #8
  406c08:	ldp	x19, x20, [sp, #16]
  406c0c:	ldp	x29, x30, [sp], #48
  406c10:	ret
  406c14:	mov	w1, #0x30                  	// #48
  406c18:	strb	w1, [x0, #8]
  406c1c:	b	406bc4 <ferror@plt+0x4924>
  406c20:	mov	w1, #0x30                  	// #48
  406c24:	strb	w1, [x0, #11]
  406c28:	b	406bd0 <ferror@plt+0x4930>
  406c2c:	add	x3, x0, #0xb
  406c30:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406c34:	add	x2, x2, #0x340
  406c38:	mov	x1, #0xf0                  	// #240
  406c3c:	mov	x0, x19
  406c40:	bl	401eb0 <snprintf@plt>
  406c44:	b	406c04 <ferror@plt+0x4964>
  406c48:	stp	x29, x30, [sp, #-48]!
  406c4c:	mov	x29, sp
  406c50:	stp	x19, x20, [sp, #16]
  406c54:	mov	x19, x0
  406c58:	mov	x20, x1
  406c5c:	bl	401df0 <getbtime@plt>
  406c60:	ldr	x1, [x20, #64]
  406c64:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406c68:	ldr	x2, [x2, #992]
  406c6c:	udiv	x1, x1, x2
  406c70:	add	x1, x1, x0
  406c74:	str	x1, [sp, #40]
  406c78:	add	x0, sp, #0x28
  406c7c:	bl	401e50 <ctime@plt>
  406c80:	mov	x3, x0
  406c84:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406c88:	add	x2, x2, #0x350
  406c8c:	mov	x1, #0xf0                  	// #240
  406c90:	mov	x0, x19
  406c94:	bl	401eb0 <snprintf@plt>
  406c98:	mov	w0, #0x18                  	// #24
  406c9c:	ldp	x19, x20, [sp, #16]
  406ca0:	ldp	x29, x30, [sp], #48
  406ca4:	ret
  406ca8:	stp	x29, x30, [sp, #-48]!
  406cac:	mov	x29, sp
  406cb0:	stp	x19, x20, [sp, #16]
  406cb4:	mov	x19, x0
  406cb8:	mov	x20, x1
  406cbc:	bl	401df0 <getbtime@plt>
  406cc0:	ldr	x1, [x20, #64]
  406cc4:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406cc8:	ldr	x2, [x2, #992]
  406ccc:	udiv	x1, x1, x2
  406cd0:	add	x1, x1, x0
  406cd4:	str	x1, [sp, #40]
  406cd8:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406cdc:	ldr	x0, [x0, #1224]
  406ce0:	sub	x1, x0, x1
  406ce4:	mov	x0, #0x5180                	// #20864
  406ce8:	movk	x0, #0x1, lsl #16
  406cec:	cmp	x1, x0
  406cf0:	b.gt	406d28 <ferror@plt+0x4a88>
  406cf4:	add	x0, sp, #0x28
  406cf8:	bl	401e50 <ctime@plt>
  406cfc:	add	x3, x0, #0xa
  406d00:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406d04:	add	x2, x2, #0x2f8
  406d08:	mov	x1, #0xf0                  	// #240
  406d0c:	mov	x0, x19
  406d10:	bl	401eb0 <snprintf@plt>
  406d14:	strb	wzr, [x19, #6]
  406d18:	mov	w0, #0x6                   	// #6
  406d1c:	ldp	x19, x20, [sp, #16]
  406d20:	ldp	x29, x30, [sp], #48
  406d24:	ret
  406d28:	add	x0, sp, #0x28
  406d2c:	bl	401e50 <ctime@plt>
  406d30:	add	x3, x0, #0x4
  406d34:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406d38:	add	x2, x2, #0x2f8
  406d3c:	mov	x1, #0xf0                  	// #240
  406d40:	mov	x0, x19
  406d44:	bl	401eb0 <snprintf@plt>
  406d48:	b	406d14 <ferror@plt+0x4a74>
  406d4c:	stp	x29, x30, [sp, #-32]!
  406d50:	mov	x29, sp
  406d54:	stp	x19, x20, [sp, #16]
  406d58:	mov	x19, x0
  406d5c:	mov	x20, x1
  406d60:	adrp	x0, 428000 <ferror@plt+0x25d60>
  406d64:	ldr	w0, [x0, #948]
  406d68:	cbnz	w0, 406da0 <ferror@plt+0x4b00>
  406d6c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  406d70:	ldr	x1, [x0, #960]
  406d74:	ldr	w0, [x20, #916]
  406d78:	blr	x1
  406d7c:	mov	w3, w0
  406d80:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406d84:	add	x2, x2, #0x208
  406d88:	mov	x1, #0xf0                  	// #240
  406d8c:	mov	x0, x19
  406d90:	bl	401eb0 <snprintf@plt>
  406d94:	ldp	x19, x20, [sp, #16]
  406d98:	ldp	x29, x30, [sp], #32
  406d9c:	ret
  406da0:	bl	401fd0 <numa_init@plt>
  406da4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  406da8:	str	wzr, [x0, #948]
  406dac:	b	406d6c <ferror@plt+0x4acc>
  406db0:	stp	x29, x30, [sp, #-96]!
  406db4:	mov	x29, sp
  406db8:	stp	x19, x20, [sp, #16]
  406dbc:	mov	x19, x0
  406dc0:	ldr	w3, [x1, #868]
  406dc4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  406dc8:	add	x2, x2, #0x358
  406dcc:	mov	x1, #0x30                  	// #48
  406dd0:	add	x0, sp, x1
  406dd4:	bl	401eb0 <snprintf@plt>
  406dd8:	mov	w2, #0x0                   	// #0
  406ddc:	mov	w1, #0x0                   	// #0
  406de0:	add	x0, sp, #0x30
  406de4:	bl	401f40 <open@plt>
  406de8:	cmn	w0, #0x1
  406dec:	b.ne	406e0c <ferror@plt+0x4b6c>  // b.any
  406df0:	mov	w0, #0x2d                  	// #45
  406df4:	strb	w0, [x19]
  406df8:	strb	wzr, [x19, #1]
  406dfc:	mov	w0, #0x1                   	// #1
  406e00:	ldp	x19, x20, [sp, #16]
  406e04:	ldp	x29, x30, [sp], #96
  406e08:	ret
  406e0c:	str	x21, [sp, #32]
  406e10:	mov	w20, w0
  406e14:	mov	x2, #0x1ffff               	// #131071
  406e18:	mov	x1, x19
  406e1c:	bl	402180 <read@plt>
  406e20:	mov	x21, x0
  406e24:	mov	w0, w20
  406e28:	bl	402010 <close@plt>
  406e2c:	cmp	x21, #0x0
  406e30:	b.gt	406e3c <ferror@plt+0x4b9c>
  406e34:	ldr	x21, [sp, #32]
  406e38:	b	406df0 <ferror@plt+0x4b50>
  406e3c:	strb	wzr, [x19, x21]
  406e40:	mov	w2, #0xa                   	// #10
  406e44:	mov	x1, #0x0                   	// #0
  406e48:	mov	x0, x19
  406e4c:	bl	4020d0 <strtol@plt>
  406e50:	cmn	w0, #0x1
  406e54:	b.eq	406e64 <ferror@plt+0x4bc4>  // b.none
  406e58:	mov	w0, w21
  406e5c:	ldr	x21, [sp, #32]
  406e60:	b	406e00 <ferror@plt+0x4b60>
  406e64:	ldr	x21, [sp, #32]
  406e68:	b	406df0 <ferror@plt+0x4b50>
  406e6c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  406e70:	ldr	w2, [x1, #944]
  406e74:	strb	wzr, [x0]
  406e78:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406e7c:	ldrb	w1, [x1, #1416]
  406e80:	cbz	w1, 407040 <ferror@plt+0x4da0>
  406e84:	mov	w3, #0x1ffff               	// #131071
  406e88:	cmp	w2, w3
  406e8c:	csel	w3, w2, w3, ls  // ls = plast
  406e90:	adrp	x2, 428000 <ferror@plt+0x25d60>
  406e94:	ldr	w2, [x2, #856]
  406e98:	cmp	w2, #0x75
  406e9c:	b.eq	406ed4 <ferror@plt+0x4c34>  // b.none
  406ea0:	cmp	w3, #0x3
  406ea4:	b.le	406f90 <ferror@plt+0x4cf0>
  406ea8:	mov	x2, x0
  406eac:	adrp	x4, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406eb0:	add	x4, x4, #0x588
  406eb4:	adrp	x6, 40e000 <ferror@plt+0xbd60>
  406eb8:	add	x6, x6, #0x378
  406ebc:	adrp	x8, 40e000 <ferror@plt+0xbd60>
  406ec0:	add	x8, x8, #0x380
  406ec4:	adrp	x7, 40e000 <ferror@plt+0xbd60>
  406ec8:	add	x7, x7, #0x370
  406ecc:	add	w3, w3, w0
  406ed0:	b	406f2c <ferror@plt+0x4c8c>
  406ed4:	cmp	w3, #0x1
  406ed8:	b.le	407034 <ferror@plt+0x4d94>
  406edc:	mov	x2, x0
  406ee0:	adrp	x4, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  406ee4:	add	x4, x4, #0x588
  406ee8:	adrp	x5, 40e000 <ferror@plt+0xbd60>
  406eec:	add	x5, x5, #0x388
  406ef0:	add	w3, w3, w0
  406ef4:	b	406fd0 <ferror@plt+0x4d30>
  406ef8:	cbz	w1, 406f88 <ferror@plt+0x4ce8>
  406efc:	cmp	w1, #0x20
  406f00:	b.ne	406f14 <ferror@plt+0x4c74>  // b.any
  406f04:	ldr	w1, [x7]
  406f08:	str	w1, [x2]
  406f0c:	ldrb	w1, [x7, #4]
  406f10:	strb	w1, [x2, #4]
  406f14:	add	x2, x2, #0x4
  406f18:	ldrb	w1, [x4, #1]!
  406f1c:	sub	w5, w3, w2
  406f20:	cmp	w1, #0x0
  406f24:	ccmp	w5, #0x3, #0x4, ne  // ne = any
  406f28:	b.le	406f94 <ferror@plt+0x4cf4>
  406f2c:	cmp	w1, #0x2b
  406f30:	b.eq	406f74 <ferror@plt+0x4cd4>  // b.none
  406f34:	cmp	w1, #0x2b
  406f38:	b.ls	406ef8 <ferror@plt+0x4c58>  // b.plast
  406f3c:	cmp	w1, #0x4c
  406f40:	b.eq	406f60 <ferror@plt+0x4cc0>  // b.none
  406f44:	cmp	w1, #0x7c
  406f48:	b.ne	406f14 <ferror@plt+0x4c74>  // b.any
  406f4c:	ldr	w1, [x8]
  406f50:	str	w1, [x2]
  406f54:	ldrb	w1, [x8, #4]
  406f58:	strb	w1, [x2, #4]
  406f5c:	b	406f14 <ferror@plt+0x4c74>
  406f60:	ldr	w1, [x6]
  406f64:	str	w1, [x2]
  406f68:	ldrb	w1, [x6, #4]
  406f6c:	strb	w1, [x2, #4]
  406f70:	b	406f14 <ferror@plt+0x4c74>
  406f74:	ldr	w1, [x6]
  406f78:	str	w1, [x2]
  406f7c:	ldrb	w1, [x6, #4]
  406f80:	strb	w1, [x2, #4]
  406f84:	b	406f14 <ferror@plt+0x4c74>
  406f88:	sub	w0, w2, w0
  406f8c:	ret
  406f90:	mov	x2, x0
  406f94:	sub	w0, w2, w0
  406f98:	b	406f8c <ferror@plt+0x4cec>
  406f9c:	cbz	w1, 40702c <ferror@plt+0x4d8c>
  406fa0:	cmp	w1, #0x20
  406fa4:	b.ne	406fb8 <ferror@plt+0x4d18>  // b.any
  406fa8:	ldrh	w1, [x5]
  406fac:	strh	w1, [x2]
  406fb0:	ldrb	w1, [x5, #2]
  406fb4:	strb	w1, [x2, #2]
  406fb8:	add	x2, x2, #0x2
  406fbc:	ldrb	w1, [x4, #1]!
  406fc0:	sub	w6, w3, w2
  406fc4:	cmp	w1, #0x0
  406fc8:	ccmp	w6, #0x1, #0x4, ne  // ne = any
  406fcc:	b.le	407038 <ferror@plt+0x4d98>
  406fd0:	cmp	w1, #0x2b
  406fd4:	b.eq	407018 <ferror@plt+0x4d78>  // b.none
  406fd8:	cmp	w1, #0x2b
  406fdc:	b.ls	406f9c <ferror@plt+0x4cfc>  // b.plast
  406fe0:	cmp	w1, #0x4c
  406fe4:	b.eq	407004 <ferror@plt+0x4d64>  // b.none
  406fe8:	cmp	w1, #0x7c
  406fec:	b.ne	406fb8 <ferror@plt+0x4d18>  // b.any
  406ff0:	ldrh	w1, [x5]
  406ff4:	strh	w1, [x2]
  406ff8:	ldrb	w1, [x5, #2]
  406ffc:	strb	w1, [x2, #2]
  407000:	b	406fb8 <ferror@plt+0x4d18>
  407004:	ldrh	w1, [x5]
  407008:	strh	w1, [x2]
  40700c:	ldrb	w1, [x5, #2]
  407010:	strb	w1, [x2, #2]
  407014:	b	406fb8 <ferror@plt+0x4d18>
  407018:	ldrh	w1, [x5]
  40701c:	strh	w1, [x2]
  407020:	ldrb	w1, [x5, #2]
  407024:	strb	w1, [x2, #2]
  407028:	b	406fb8 <ferror@plt+0x4d18>
  40702c:	sub	w0, w2, w0
  407030:	b	406f8c <ferror@plt+0x4cec>
  407034:	mov	x2, x0
  407038:	sub	w0, w2, w0
  40703c:	b	406f8c <ferror@plt+0x4cec>
  407040:	mov	w0, #0x0                   	// #0
  407044:	b	406f8c <ferror@plt+0x4cec>
  407048:	stp	x29, x30, [sp, #-48]!
  40704c:	mov	x29, sp
  407050:	stp	x19, x20, [sp, #16]
  407054:	mov	x19, x0
  407058:	mov	x20, x1
  40705c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407060:	ldr	w1, [x1, #944]
  407064:	str	w1, [sp, #44]
  407068:	bl	406e6c <ferror@plt+0x4bcc>
  40706c:	mov	w3, w0
  407070:	add	x0, x19, w0, sxtw
  407074:	ldr	w2, [sp, #44]
  407078:	sub	w2, w2, w3
  40707c:	cmp	w2, #0x9
  407080:	mov	w1, #0x8                   	// #8
  407084:	csel	w2, w2, w1, lt  // lt = tstop
  407088:	str	w2, [sp, #44]
  40708c:	add	x1, x20, #0x308
  407090:	mov	w2, #0x0                   	// #0
  407094:	cmp	x19, x0
  407098:	b.hi	4070b0 <ferror@plt+0x4e10>  // b.pmore
  40709c:	add	x19, x19, #0x20, lsl #12
  4070a0:	mov	x2, #0x20000               	// #131072
  4070a4:	sub	x2, x2, w3, sxtw
  4070a8:	cmp	x0, x19
  4070ac:	csel	w2, w2, wzr, cc  // cc = lo, ul, last
  4070b0:	add	x3, sp, #0x2c
  4070b4:	bl	401f30 <escape_str@plt>
  4070b8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4070bc:	ldr	w1, [x0, #944]
  4070c0:	ldr	w0, [sp, #44]
  4070c4:	sub	w0, w1, w0
  4070c8:	ldp	x19, x20, [sp, #16]
  4070cc:	ldp	x29, x30, [sp], #48
  4070d0:	ret
  4070d4:	stp	x29, x30, [sp, #-96]!
  4070d8:	mov	x29, sp
  4070dc:	stp	x19, x20, [sp, #16]
  4070e0:	mov	x19, x0
  4070e4:	ldr	w3, [x1, #868]
  4070e8:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4070ec:	add	x2, x2, #0x390
  4070f0:	mov	x1, #0x30                  	// #48
  4070f4:	add	x0, sp, x1
  4070f8:	bl	401eb0 <snprintf@plt>
  4070fc:	mov	w2, #0x0                   	// #0
  407100:	mov	w1, #0x0                   	// #0
  407104:	add	x0, sp, #0x30
  407108:	bl	401f40 <open@plt>
  40710c:	cmn	w0, #0x1
  407110:	b.ne	407130 <ferror@plt+0x4e90>  // b.any
  407114:	mov	w0, #0x2d                  	// #45
  407118:	strb	w0, [x19]
  40711c:	strb	wzr, [x19, #1]
  407120:	mov	w0, #0x1                   	// #1
  407124:	ldp	x19, x20, [sp, #16]
  407128:	ldp	x29, x30, [sp], #96
  40712c:	ret
  407130:	str	x21, [sp, #32]
  407134:	mov	w20, w0
  407138:	mov	x2, #0x1ffff               	// #131071
  40713c:	mov	x1, x19
  407140:	bl	402180 <read@plt>
  407144:	mov	x21, x0
  407148:	mov	w0, w20
  40714c:	bl	402010 <close@plt>
  407150:	cmp	x21, #0x0
  407154:	b.le	40719c <ferror@plt+0x4efc>
  407158:	strb	wzr, [x19, x21]
  40715c:	bl	4020b0 <__ctype_b_loc@plt>
  407160:	ldr	x3, [x0]
  407164:	mov	x1, #0x0                   	// #0
  407168:	b	407170 <ferror@plt+0x4ed0>
  40716c:	add	x1, x1, #0x1
  407170:	add	x2, x19, x1
  407174:	ldrb	w0, [x19, x1]
  407178:	ldrh	w0, [x3, x0, lsl #1]
  40717c:	tbnz	w0, #14, 40716c <ferror@plt+0x4ecc>
  407180:	strb	wzr, [x2]
  407184:	cbnz	x1, 407190 <ferror@plt+0x4ef0>
  407188:	ldr	x21, [sp, #32]
  40718c:	b	407114 <ferror@plt+0x4e74>
  407190:	mov	w0, w1
  407194:	ldr	x21, [sp, #32]
  407198:	b	407124 <ferror@plt+0x4e84>
  40719c:	ldr	x21, [sp, #32]
  4071a0:	b	407114 <ferror@plt+0x4e74>
  4071a4:	stp	x29, x30, [sp, #-64]!
  4071a8:	mov	x29, sp
  4071ac:	stp	x19, x20, [sp, #16]
  4071b0:	str	x21, [sp, #32]
  4071b4:	mov	x20, x0
  4071b8:	mov	x21, x1
  4071bc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4071c0:	ldr	w1, [x1, #944]
  4071c4:	str	w1, [sp, #60]
  4071c8:	bl	406e6c <ferror@plt+0x4bcc>
  4071cc:	add	x19, x20, w0, sxtw
  4071d0:	ldr	w1, [sp, #60]
  4071d4:	sub	w1, w1, w0
  4071d8:	str	w1, [sp, #60]
  4071dc:	ldr	x1, [x21, #472]
  4071e0:	cbz	x1, 407228 <ferror@plt+0x4f88>
  4071e4:	adrp	x2, 428000 <ferror@plt+0x25d60>
  4071e8:	ldr	w2, [x2, #932]
  4071ec:	cbz	w2, 407228 <ferror@plt+0x4f88>
  4071f0:	ldr	x1, [x1]
  4071f4:	mov	w2, #0x0                   	// #0
  4071f8:	cmp	x20, x19
  4071fc:	b.hi	407214 <ferror@plt+0x4f74>  // b.pmore
  407200:	add	x3, x20, #0x20, lsl #12
  407204:	mov	x2, #0x20000               	// #131072
  407208:	sub	x0, x2, w0, sxtw
  40720c:	cmp	x19, x3
  407210:	csel	w2, w0, wzr, cc  // cc = lo, ul, last
  407214:	add	x3, sp, #0x3c
  407218:	mov	x0, x19
  40721c:	bl	401fc0 <escaped_copy@plt>
  407220:	add	x19, x19, w0, sxtw
  407224:	b	407260 <ferror@plt+0x4fc0>
  407228:	mov	w2, #0x0                   	// #0
  40722c:	cmp	x20, x19
  407230:	b.hi	407248 <ferror@plt+0x4fa8>  // b.pmore
  407234:	add	x1, x20, #0x20, lsl #12
  407238:	mov	x2, #0x20000               	// #131072
  40723c:	sub	x0, x2, w0, sxtw
  407240:	cmp	x19, x1
  407244:	csel	w2, w0, wzr, cc  // cc = lo, ul, last
  407248:	mov	w4, #0x4                   	// #4
  40724c:	add	x3, sp, #0x3c
  407250:	mov	x1, x21
  407254:	mov	x0, x19
  407258:	bl	402150 <escape_command@plt>
  40725c:	add	x19, x19, w0, sxtw
  407260:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407264:	ldr	w0, [x0, #840]
  407268:	cbz	w0, 40727c <ferror@plt+0x4fdc>
  40726c:	ldr	w0, [sp, #60]
  407270:	cmp	x19, x20
  407274:	ccmp	w0, #0x1, #0x4, cs  // cs = hs, nlast
  407278:	b.gt	40729c <ferror@plt+0x4ffc>
  40727c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407280:	ldr	w1, [x0, #944]
  407284:	ldr	w0, [sp, #60]
  407288:	sub	w0, w1, w0
  40728c:	ldp	x19, x20, [sp, #16]
  407290:	ldr	x21, [sp, #32]
  407294:	ldp	x29, x30, [sp], #64
  407298:	ret
  40729c:	add	x2, x20, #0x20, lsl #12
  4072a0:	cmp	x2, x19
  4072a4:	b.ls	40727c <ferror@plt+0x4fdc>  // b.plast
  4072a8:	sub	x1, x2, x19
  4072ac:	cmp	x1, #0x1
  4072b0:	b.le	40727c <ferror@plt+0x4fdc>
  4072b4:	ldr	x1, [x21, #464]
  4072b8:	cbz	x1, 40727c <ferror@plt+0x4fdc>
  4072bc:	ldr	x3, [x1]
  4072c0:	cbz	x3, 40727c <ferror@plt+0x4fdc>
  4072c4:	mov	w3, #0x20                  	// #32
  4072c8:	strb	w3, [x19], #1
  4072cc:	sub	w0, w0, #0x1
  4072d0:	str	w0, [sp, #60]
  4072d4:	cmp	x2, x19
  4072d8:	sub	x2, x2, x19
  4072dc:	ccmp	x20, x19, #0x2, hi  // hi = pmore
  4072e0:	add	x3, sp, #0x3c
  4072e4:	csel	x2, x2, xzr, ls  // ls = plast
  4072e8:	mov	x0, x19
  4072ec:	bl	4021e0 <escape_strlist@plt>
  4072f0:	b	40727c <ferror@plt+0x4fdc>
  4072f4:	stp	x29, x30, [sp, #-64]!
  4072f8:	mov	x29, sp
  4072fc:	stp	x19, x20, [sp, #16]
  407300:	str	x21, [sp, #32]
  407304:	mov	x20, x0
  407308:	mov	x21, x1
  40730c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407310:	ldr	w1, [x1, #944]
  407314:	str	w1, [sp, #60]
  407318:	bl	406e6c <ferror@plt+0x4bcc>
  40731c:	add	x19, x20, w0, sxtw
  407320:	ldr	w1, [sp, #60]
  407324:	sub	w1, w1, w0
  407328:	str	w1, [sp, #60]
  40732c:	ldr	x1, [x21, #472]
  407330:	cbz	x1, 407374 <ferror@plt+0x50d4>
  407334:	adrp	x2, 428000 <ferror@plt+0x25d60>
  407338:	ldr	w2, [x2, #836]
  40733c:	cbnz	w2, 407374 <ferror@plt+0x50d4>
  407340:	ldr	x1, [x1]
  407344:	cmp	x20, x19
  407348:	b.hi	407360 <ferror@plt+0x50c0>  // b.pmore
  40734c:	add	x4, x20, #0x20, lsl #12
  407350:	mov	x3, #0x20000               	// #131072
  407354:	sub	x0, x3, w0, sxtw
  407358:	cmp	x19, x4
  40735c:	csel	w2, w0, w2, cc  // cc = lo, ul, last
  407360:	add	x3, sp, #0x3c
  407364:	mov	x0, x19
  407368:	bl	401fc0 <escaped_copy@plt>
  40736c:	add	x19, x19, w0, sxtw
  407370:	b	4073ac <ferror@plt+0x510c>
  407374:	mov	w2, #0x0                   	// #0
  407378:	cmp	x20, x19
  40737c:	b.hi	407394 <ferror@plt+0x50f4>  // b.pmore
  407380:	add	x1, x20, #0x20, lsl #12
  407384:	mov	x2, #0x20000               	// #131072
  407388:	sub	x0, x2, w0, sxtw
  40738c:	cmp	x19, x1
  407390:	csel	w2, w0, wzr, cc  // cc = lo, ul, last
  407394:	mov	w4, #0x4                   	// #4
  407398:	add	x3, sp, #0x3c
  40739c:	mov	x1, x21
  4073a0:	mov	x0, x19
  4073a4:	bl	402150 <escape_command@plt>
  4073a8:	add	x19, x19, w0, sxtw
  4073ac:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4073b0:	ldr	w0, [x0, #840]
  4073b4:	cbz	w0, 4073c8 <ferror@plt+0x5128>
  4073b8:	ldr	w0, [sp, #60]
  4073bc:	cmp	x19, x20
  4073c0:	ccmp	w0, #0x1, #0x4, cs  // cs = hs, nlast
  4073c4:	b.gt	4073e8 <ferror@plt+0x5148>
  4073c8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4073cc:	ldr	w1, [x0, #944]
  4073d0:	ldr	w0, [sp, #60]
  4073d4:	sub	w0, w1, w0
  4073d8:	ldp	x19, x20, [sp, #16]
  4073dc:	ldr	x21, [sp, #32]
  4073e0:	ldp	x29, x30, [sp], #64
  4073e4:	ret
  4073e8:	add	x2, x20, #0x20, lsl #12
  4073ec:	cmp	x2, x19
  4073f0:	b.ls	4073c8 <ferror@plt+0x5128>  // b.plast
  4073f4:	sub	x1, x2, x19
  4073f8:	cmp	x1, #0x1
  4073fc:	b.le	4073c8 <ferror@plt+0x5128>
  407400:	ldr	x1, [x21, #464]
  407404:	cbz	x1, 4073c8 <ferror@plt+0x5128>
  407408:	ldr	x3, [x1]
  40740c:	cbz	x3, 4073c8 <ferror@plt+0x5128>
  407410:	mov	w3, #0x20                  	// #32
  407414:	strb	w3, [x19], #1
  407418:	sub	w0, w0, #0x1
  40741c:	str	w0, [sp, #60]
  407420:	cmp	x2, x19
  407424:	sub	x2, x2, x19
  407428:	ccmp	x20, x19, #0x2, hi  // hi = pmore
  40742c:	add	x3, sp, #0x3c
  407430:	csel	x2, x2, xzr, ls  // ls = plast
  407434:	mov	x0, x19
  407438:	bl	4021e0 <escape_strlist@plt>
  40743c:	b	4073c8 <ferror@plt+0x5128>
  407440:	stp	x29, x30, [sp, #-48]!
  407444:	mov	x29, sp
  407448:	stp	x19, x20, [sp, #16]
  40744c:	str	x21, [sp, #32]
  407450:	adrp	x19, 410000 <ferror@plt+0xdd60>
  407454:	add	x19, x19, #0x568
  407458:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  40745c:	add	x1, x1, #0x3a8
  407460:	adrp	x20, 404000 <ferror@plt+0x1d60>
  407464:	add	x20, x20, #0xfd0
  407468:	adrp	x21, 40e000 <ferror@plt+0xbd60>
  40746c:	add	x21, x21, #0x3b0
  407470:	b	407490 <ferror@plt+0x51f0>
  407474:	ldr	x2, [x19, #8]
  407478:	mov	x0, x21
  40747c:	bl	4021f0 <printf@plt>
  407480:	ldr	x1, [x19, #48]!
  407484:	ldrb	w0, [x1]
  407488:	cmp	w0, #0x7e
  40748c:	b.eq	4074a0 <ferror@plt+0x5200>  // b.none
  407490:	ldr	x0, [x19, #16]
  407494:	cmp	x0, x20
  407498:	b.ne	407474 <ferror@plt+0x51d4>  // b.any
  40749c:	b	407480 <ferror@plt+0x51e0>
  4074a0:	ldp	x19, x20, [sp, #16]
  4074a4:	ldr	x21, [sp, #32]
  4074a8:	ldp	x29, x30, [sp], #48
  4074ac:	ret
  4074b0:	mov	w2, w0
  4074b4:	adrp	x1, 40f000 <ferror@plt+0xcd60>
  4074b8:	add	x1, x1, #0xe70
  4074bc:	add	x0, x1, #0xb8
  4074c0:	mov	w1, #0x43                  	// #67
  4074c4:	cmp	w2, w1
  4074c8:	b.eq	4074dc <ferror@plt+0x523c>  // b.none
  4074cc:	ldr	w1, [x0, #16]!
  4074d0:	cmp	w1, #0x7e
  4074d4:	b.ne	4074c4 <ferror@plt+0x5224>  // b.any
  4074d8:	mov	x0, #0x0                   	// #0
  4074dc:	ret
  4074e0:	mov	w2, w0
  4074e4:	adrp	x1, 40f000 <ferror@plt+0xcd60>
  4074e8:	add	x1, x1, #0xe70
  4074ec:	add	x0, x1, #0x258
  4074f0:	mov	w1, #0x43                  	// #67
  4074f4:	cmp	w2, w1
  4074f8:	b.eq	40750c <ferror@plt+0x526c>  // b.none
  4074fc:	ldr	w1, [x0, #24]!
  407500:	cmp	w1, #0x7e
  407504:	b.ne	4074f4 <ferror@plt+0x5254>  // b.any
  407508:	mov	x0, #0x0                   	// #0
  40750c:	ret
  407510:	stp	x29, x30, [sp, #-64]!
  407514:	mov	x29, sp
  407518:	stp	x19, x20, [sp, #16]
  40751c:	stp	x21, x22, [sp, #32]
  407520:	stp	x23, x24, [sp, #48]
  407524:	mov	x23, x0
  407528:	mov	x21, #0x101                 	// #257
  40752c:	mov	x20, #0x0                   	// #0
  407530:	adrp	x22, 410000 <ferror@plt+0xdd60>
  407534:	add	x22, x22, #0x568
  407538:	b	407540 <ferror@plt+0x52a0>
  40753c:	mov	x21, x19
  407540:	cmp	x21, x20
  407544:	b.ls	407580 <ferror@plt+0x52e0>  // b.plast
  407548:	add	x1, x21, x20
  40754c:	lsr	x19, x1, #1
  407550:	and	x1, x1, #0xfffffffffffffffe
  407554:	add	x1, x1, x19
  407558:	lsl	x1, x1, #4
  40755c:	add	x24, x1, x22
  407560:	ldr	x1, [x22, x1]
  407564:	mov	x0, x23
  407568:	bl	4020a0 <strcmp@plt>
  40756c:	tbnz	w0, #31, 40753c <ferror@plt+0x529c>
  407570:	cmp	w0, #0x0
  407574:	b.le	407584 <ferror@plt+0x52e4>
  407578:	add	x20, x19, #0x1
  40757c:	b	407540 <ferror@plt+0x52a0>
  407580:	mov	x24, #0x0                   	// #0
  407584:	mov	x0, x24
  407588:	ldp	x19, x20, [sp, #16]
  40758c:	ldp	x21, x22, [sp, #32]
  407590:	ldp	x23, x24, [sp, #48]
  407594:	ldp	x29, x30, [sp], #64
  407598:	ret
  40759c:	stp	x29, x30, [sp, #-64]!
  4075a0:	mov	x29, sp
  4075a4:	stp	x19, x20, [sp, #16]
  4075a8:	stp	x21, x22, [sp, #32]
  4075ac:	stp	x23, x24, [sp, #48]
  4075b0:	mov	x23, x0
  4075b4:	mov	x21, #0x32                  	// #50
  4075b8:	mov	x20, #0x0                   	// #0
  4075bc:	adrp	x22, 40f000 <ferror@plt+0xcd60>
  4075c0:	add	x22, x22, #0xe70
  4075c4:	add	x22, x22, #0x3d8
  4075c8:	b	4075d0 <ferror@plt+0x5330>
  4075cc:	mov	x21, x19
  4075d0:	cmp	x21, x20
  4075d4:	b.ls	407608 <ferror@plt+0x5368>  // b.plast
  4075d8:	add	x19, x21, x20
  4075dc:	lsr	x19, x19, #1
  4075e0:	lsl	x1, x19, #4
  4075e4:	add	x24, x22, x1
  4075e8:	ldr	x1, [x22, x1]
  4075ec:	mov	x0, x23
  4075f0:	bl	4020a0 <strcmp@plt>
  4075f4:	tbnz	w0, #31, 4075cc <ferror@plt+0x532c>
  4075f8:	cmp	w0, #0x0
  4075fc:	b.le	40760c <ferror@plt+0x536c>
  407600:	add	x20, x19, #0x1
  407604:	b	4075d0 <ferror@plt+0x5330>
  407608:	mov	x24, #0x0                   	// #0
  40760c:	mov	x0, x24
  407610:	ldp	x19, x20, [sp, #16]
  407614:	ldp	x21, x22, [sp, #32]
  407618:	ldp	x23, x24, [sp, #48]
  40761c:	ldp	x29, x30, [sp], #64
  407620:	ret
  407624:	stp	x29, x30, [sp, #-128]!
  407628:	mov	x29, sp
  40762c:	stp	x21, x22, [sp, #32]
  407630:	stp	x25, x26, [sp, #64]
  407634:	stp	x27, x28, [sp, #80]
  407638:	mov	x28, x0
  40763c:	mov	x21, x1
  407640:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407644:	ldr	x25, [x0, #1232]
  407648:	cmn	x28, #0x1
  40764c:	b.eq	4076bc <ferror@plt+0x541c>  // b.none
  407650:	stp	x19, x20, [sp, #16]
  407654:	stp	x23, x24, [sp, #48]
  407658:	cbz	x28, 407670 <ferror@plt+0x53d0>
  40765c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407660:	ldr	w0, [x1, #888]
  407664:	sub	w0, w0, #0x1
  407668:	str	w0, [x1, #888]
  40766c:	cbz	w0, 40770c <ferror@plt+0x546c>
  407670:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407674:	add	x0, x0, #0x4c0
  407678:	mov	w1, #0x1                   	// #1
  40767c:	str	w1, [x0, #24]
  407680:	ldr	w0, [x0, #28]
  407684:	cmp	w0, #0x20, lsl #12
  407688:	b.hi	40772c <ferror@plt+0x548c>  // b.pmore
  40768c:	mov	w20, #0x0                   	// #0
  407690:	str	wzr, [sp, #116]
  407694:	mov	w26, #0x0                   	// #0
  407698:	mov	w23, #0x0                   	// #0
  40769c:	adrp	x27, 428000 <ferror@plt+0x25d60>
  4076a0:	add	x27, x27, #0x3b0
  4076a4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4076a8:	add	x0, x0, #0x4c0
  4076ac:	str	x0, [sp, #120]
  4076b0:	add	x0, x25, #0x1f, lsl #12
  4076b4:	str	x0, [sp, #104]
  4076b8:	b	4078bc <ferror@plt+0x561c>
  4076bc:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4076c0:	ldr	w0, [x0, #1240]
  4076c4:	cbnz	w0, 407a3c <ferror@plt+0x579c>
  4076c8:	stp	x19, x20, [sp, #16]
  4076cc:	stp	x23, x24, [sp, #48]
  4076d0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4076d4:	ldr	w0, [x1, #888]
  4076d8:	sub	w0, w0, #0x1
  4076dc:	str	w0, [x1, #888]
  4076e0:	cbz	w0, 4076ec <ferror@plt+0x544c>
  4076e4:	mov	w0, #0x1                   	// #1
  4076e8:	bl	401d80 <exit@plt>
  4076ec:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4076f0:	ldr	w1, [x0, #876]
  4076f4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4076f8:	str	w1, [x0, #888]
  4076fc:	mov	x1, x21
  407700:	mov	x0, #0x0                   	// #0
  407704:	bl	407624 <ferror@plt+0x5384>
  407708:	b	4076e4 <ferror@plt+0x5444>
  40770c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407710:	ldr	w1, [x0, #876]
  407714:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407718:	str	w1, [x0, #888]
  40771c:	mov	x1, x21
  407720:	mov	x0, #0x0                   	// #0
  407724:	bl	407624 <ferror@plt+0x5384>
  407728:	b	407670 <ferror@plt+0x53d0>
  40772c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407730:	ldr	x19, [x0, #968]
  407734:	mov	w2, #0x5                   	// #5
  407738:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  40773c:	add	x1, x1, #0x3c8
  407740:	mov	x0, #0x0                   	// #0
  407744:	bl	4021b0 <dcgettext@plt>
  407748:	mov	x1, x0
  40774c:	mov	x0, x19
  407750:	bl	402260 <fprintf@plt>
  407754:	b	40768c <ferror@plt+0x53ec>
  407758:	sub	w0, w23, w26
  40775c:	str	w0, [sp, #112]
  407760:	cmp	w0, #0x0
  407764:	b.le	407784 <ferror@plt+0x54e4>
  407768:	cmp	w23, w26
  40776c:	csel	w1, w23, w26, ge  // ge = tcont
  407770:	ldr	x0, [sp, #120]
  407774:	ldr	w0, [x0, #28]
  407778:	sub	w0, w0, w1
  40777c:	str	w0, [x27]
  407780:	b	4078d0 <ferror@plt+0x5630>
  407784:	add	w0, w26, w20
  407788:	ldr	x1, [sp, #120]
  40778c:	ldr	w1, [x1, #28]
  407790:	sub	w0, w1, w0
  407794:	str	w0, [x27]
  407798:	str	w20, [sp, #112]
  40779c:	b	4078d0 <ferror@plt+0x5630>
  4077a0:	ldr	x3, [x21, #8]
  4077a4:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  4077a8:	add	x2, x2, #0x2f8
  4077ac:	mov	x1, #0x20000               	// #131072
  4077b0:	mov	x0, x25
  4077b4:	bl	401eb0 <snprintf@plt>
  4077b8:	mov	w22, w0
  4077bc:	b	407900 <ferror@plt+0x5660>
  4077c0:	strb	wzr, [x25]
  4077c4:	mov	w22, #0x0                   	// #0
  4077c8:	ldr	w19, [x21, #36]
  4077cc:	and	w0, w19, #0xf
  4077d0:	cmp	w0, #0x3
  4077d4:	b.eq	407950 <ferror@plt+0x56b0>  // b.none
  4077d8:	ands	w24, w19, #0xc
  4077dc:	b.eq	407814 <ferror@plt+0x5574>  // b.none
  4077e0:	cmp	w0, #0x5
  4077e4:	b.eq	40798c <ferror@plt+0x56ec>  // b.none
  4077e8:	cmp	w0, #0x6
  4077ec:	b.ne	407920 <ferror@plt+0x5680>  // b.any
  4077f0:	ldr	x0, [sp, #120]
  4077f4:	ldr	w24, [x0]
  4077f8:	cbz	w24, 407964 <ferror@plt+0x56c4>
  4077fc:	mov	w19, #0x10                  	// #16
  407800:	sub	w19, w19, w22
  407804:	mov	w24, #0x7                   	// #7
  407808:	cmp	w19, #0x0
  40780c:	csel	w19, w19, wzr, ge  // ge = tcont
  407810:	b	40782c <ferror@plt+0x558c>
  407814:	cmp	w0, #0x1
  407818:	b.eq	407970 <ferror@plt+0x56d0>  // b.none
  40781c:	mov	w0, #0xd                   	// #13
  407820:	and	w19, w19, w0
  407824:	mov	w24, w19
  407828:	cbnz	w19, 4079d0 <ferror@plt+0x5730>
  40782c:	sub	w0, w23, w26
  407830:	add	w0, w0, w19
  407834:	cmp	w0, #0x0
  407838:	csel	w0, w0, w20, gt
  40783c:	cmp	w0, #0x90
  407840:	mov	w20, #0x90                  	// #144
  407844:	csel	w20, w0, w20, le
  407848:	ldr	x0, [sp, #104]
  40784c:	strb	wzr, [x0, #4095]
  407850:	mov	x0, x25
  407854:	bl	401d60 <strlen@plt>
  407858:	mov	w2, w0
  40785c:	ldr	x1, [x21]
  407860:	cbz	x1, 407a0c <ferror@plt+0x576c>
  407864:	add	w0, w20, w0
  407868:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40786c:	ldr	x3, [x1, #976]
  407870:	mov	x2, #0x1                   	// #1
  407874:	sxtw	x1, w0
  407878:	sub	x0, x25, w20, sxtw
  40787c:	bl	402130 <fwrite@plt>
  407880:	add	w20, w20, w22
  407884:	add	w26, w26, w20
  407888:	ldr	w0, [x21, #24]
  40788c:	add	w23, w23, w0
  407890:	add	w23, w24, w23
  407894:	ldr	x0, [x21, #16]
  407898:	mov	w20, #0x0                   	// #0
  40789c:	cbz	x0, 4078b4 <ferror@plt+0x5614>
  4078a0:	ldr	x0, [x21]
  4078a4:	ldr	x0, [x0, #16]
  4078a8:	cbz	x0, 4078b4 <ferror@plt+0x5614>
  4078ac:	add	w23, w23, #0x1
  4078b0:	mov	w20, #0x1                   	// #1
  4078b4:	ldr	x21, [x21]
  4078b8:	str	w19, [sp, #116]
  4078bc:	ldr	x0, [x21]
  4078c0:	cbz	x0, 407758 <ferror@plt+0x54b8>
  4078c4:	ldr	w0, [x21, #24]
  4078c8:	str	w0, [x27]
  4078cc:	str	wzr, [sp, #112]
  4078d0:	ldr	w1, [x27]
  4078d4:	mov	w0, #0x1ffff               	// #131071
  4078d8:	cmp	w1, w0
  4078dc:	b.ls	4078e4 <ferror@plt+0x5644>  // b.plast
  4078e0:	str	w0, [x27]
  4078e4:	cbz	x28, 4077a0 <ferror@plt+0x5500>
  4078e8:	ldr	x2, [x21, #16]
  4078ec:	cbz	x2, 4077a0 <ferror@plt+0x5500>
  4078f0:	mov	x1, x28
  4078f4:	mov	x0, x25
  4078f8:	blr	x2
  4078fc:	mov	w22, w0
  407900:	tbnz	w22, #31, 4077c0 <ferror@plt+0x5520>
  407904:	mov	w0, #0x1ffff               	// #131071
  407908:	cmp	w22, w0
  40790c:	b.le	4077c8 <ferror@plt+0x5528>
  407910:	ldr	x0, [sp, #104]
  407914:	strb	wzr, [x0, #4095]
  407918:	mov	w22, #0x1ffff               	// #131071
  40791c:	b	4077c8 <ferror@plt+0x5528>
  407920:	cmp	w0, #0x4
  407924:	b.ne	4079d0 <ferror@plt+0x5730>  // b.any
  407928:	ldr	x0, [sp, #120]
  40792c:	ldr	w0, [x0, #28]
  407930:	sub	w0, w0, w26
  407934:	mov	w24, #0x0                   	// #0
  407938:	mov	w19, #0x0                   	// #0
  40793c:	ldr	w1, [sp, #112]
  407940:	cmp	w0, w1
  407944:	b.ne	40782c <ferror@plt+0x558c>  // b.any
  407948:	strb	wzr, [x25, #1]
  40794c:	b	40782c <ferror@plt+0x558c>
  407950:	ldr	w19, [x21, #24]
  407954:	subs	w19, w19, w22
  407958:	csel	w19, w19, wzr, pl  // pl = nfrst
  40795c:	mov	w24, #0x0                   	// #0
  407960:	b	40782c <ferror@plt+0x558c>
  407964:	mov	w19, #0x9                   	// #9
  407968:	sub	w19, w19, w22
  40796c:	b	407808 <ferror@plt+0x5568>
  407970:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407974:	ldr	w19, [x0, #936]
  407978:	cbz	w19, 407a04 <ferror@plt+0x5764>
  40797c:	ldr	w19, [x21, #24]
  407980:	subs	w19, w19, w22
  407984:	csel	w19, w19, wzr, pl  // pl = nfrst
  407988:	b	40782c <ferror@plt+0x558c>
  40798c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407990:	ldr	w19, [x0, #940]
  407994:	cbz	w19, 4079ac <ferror@plt+0x570c>
  407998:	ldr	w19, [x21, #24]
  40799c:	subs	w19, w19, w22
  4079a0:	csel	w19, w19, wzr, pl  // pl = nfrst
  4079a4:	mov	w24, #0x0                   	// #0
  4079a8:	b	40782c <ferror@plt+0x558c>
  4079ac:	ldr	x0, [sp, #120]
  4079b0:	ldr	w0, [x0, #28]
  4079b4:	sub	w0, w0, w26
  4079b8:	mov	w24, w19
  4079bc:	ldr	w1, [sp, #112]
  4079c0:	cmp	w0, w1
  4079c4:	b.ne	40782c <ferror@plt+0x558c>  // b.any
  4079c8:	strb	wzr, [x25, #1]
  4079cc:	b	40782c <ferror@plt+0x558c>
  4079d0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4079d4:	ldr	x19, [x0, #968]
  4079d8:	mov	w2, #0x5                   	// #5
  4079dc:	adrp	x1, 40e000 <ferror@plt+0xbd60>
  4079e0:	add	x1, x1, #0x3e0
  4079e4:	mov	x0, #0x0                   	// #0
  4079e8:	bl	4021b0 <dcgettext@plt>
  4079ec:	mov	x1, x0
  4079f0:	mov	x0, x19
  4079f4:	bl	402260 <fprintf@plt>
  4079f8:	ldr	w19, [sp, #116]
  4079fc:	mov	w24, #0x0                   	// #0
  407a00:	b	40782c <ferror@plt+0x558c>
  407a04:	mov	w24, w19
  407a08:	b	40782c <ferror@plt+0x558c>
  407a0c:	mov	w0, #0xa                   	// #10
  407a10:	strb	w0, [x25, w2, sxtw]
  407a14:	add	w1, w20, w2
  407a18:	add	w1, w1, #0x1
  407a1c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407a20:	ldr	x3, [x0, #976]
  407a24:	mov	x2, #0x1                   	// #1
  407a28:	sxtw	x1, w1
  407a2c:	sub	x0, x25, w20, sxtw
  407a30:	bl	402130 <fwrite@plt>
  407a34:	ldp	x19, x20, [sp, #16]
  407a38:	ldp	x23, x24, [sp, #48]
  407a3c:	ldp	x21, x22, [sp, #32]
  407a40:	ldp	x25, x26, [sp, #64]
  407a44:	ldp	x27, x28, [sp, #80]
  407a48:	ldp	x29, x30, [sp], #128
  407a4c:	ret
  407a50:	stp	x29, x30, [sp, #-32]!
  407a54:	mov	x29, sp
  407a58:	stp	x19, x20, [sp, #16]
  407a5c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407a60:	ldr	w1, [x0, #896]
  407a64:	add	w0, w1, #0x20, lsl #12
  407a68:	add	w0, w0, #0x8f
  407a6c:	sdiv	w20, w0, w1
  407a70:	madd	w1, w20, w1, w1
  407a74:	mov	x5, #0x0                   	// #0
  407a78:	mov	w4, #0xffffffff            	// #-1
  407a7c:	mov	w3, #0x22                  	// #34
  407a80:	mov	w2, #0x3                   	// #3
  407a84:	sxtw	x1, w1
  407a88:	mov	x0, #0x0                   	// #0
  407a8c:	bl	4020c0 <mmap@plt>
  407a90:	mov	x19, x0
  407a94:	cmn	x0, #0x1
  407a98:	b.eq	407b18 <ferror@plt+0x5878>  // b.none
  407a9c:	mov	x2, #0x90                  	// #144
  407aa0:	mov	w1, #0x20                  	// #32
  407aa4:	mov	x0, x19
  407aa8:	bl	401f80 <memset@plt>
  407aac:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407ab0:	ldr	w0, [x0, #896]
  407ab4:	cmp	w0, #0x90
  407ab8:	b.eq	407b44 <ferror@plt+0x58a4>  // b.none
  407abc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407ac0:	ldr	w1, [x0, #896]
  407ac4:	mul	w0, w1, w20
  407ac8:	mov	w2, #0x0                   	// #0
  407acc:	sxtw	x1, w1
  407ad0:	add	x0, x19, w0, sxtw
  407ad4:	bl	402230 <mprotect@plt>
  407ad8:	adrp	x20, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407adc:	add	x20, x20, #0x4c0
  407ae0:	add	x19, x19, #0x90
  407ae4:	str	x19, [x20, #16]
  407ae8:	mov	x0, #0x0                   	// #0
  407aec:	bl	401f00 <time@plt>
  407af0:	str	x0, [x20, #8]
  407af4:	bl	401de0 <meminfo@plt>
  407af8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407afc:	ldr	x1, [x0, #864]
  407b00:	cbz	x1, 407c30 <ferror@plt+0x5990>
  407b04:	mov	w4, #0x0                   	// #0
  407b08:	mov	w2, #0x0                   	// #0
  407b0c:	mov	w0, #0x0                   	// #0
  407b10:	mov	w5, #0x1                   	// #1
  407b14:	b	407b74 <ferror@plt+0x58d4>
  407b18:	mov	w2, #0x5                   	// #5
  407b1c:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  407b20:	add	x1, x1, #0xc18
  407b24:	mov	x0, #0x0                   	// #0
  407b28:	bl	4021b0 <dcgettext@plt>
  407b2c:	mov	x2, x0
  407b30:	mov	w1, #0x87e                 	// #2174
  407b34:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  407b38:	add	x0, x0, #0x3f8
  407b3c:	bl	403d4c <ferror@plt+0x1aac>
  407b40:	b	407a9c <ferror@plt+0x57fc>
  407b44:	mov	w2, #0x1                   	// #1
  407b48:	mov	x1, #0x90                  	// #144
  407b4c:	mov	x0, x19
  407b50:	bl	402230 <mprotect@plt>
  407b54:	b	407abc <ferror@plt+0x581c>
  407b58:	add	w4, w4, #0x1
  407b5c:	add	w0, w2, w0
  407b60:	ldr	w2, [x1, #24]
  407b64:	add	w0, w0, w2
  407b68:	mov	w2, w5
  407b6c:	ldr	x1, [x1]
  407b70:	cbz	x1, 407bd4 <ferror@plt+0x5934>
  407b74:	ldr	w3, [x1, #36]
  407b78:	and	w3, w3, #0xf
  407b7c:	cmp	w3, #0x4
  407b80:	b.eq	407ba4 <ferror@plt+0x5904>  // b.none
  407b84:	cmp	w3, #0x6
  407b88:	b.eq	407b58 <ferror@plt+0x58b8>  // b.none
  407b8c:	cbz	w3, 407bc4 <ferror@plt+0x5924>
  407b90:	add	w0, w2, w0
  407b94:	ldr	w2, [x1, #24]
  407b98:	add	w0, w0, w2
  407b9c:	mov	w2, w5
  407ba0:	b	407b6c <ferror@plt+0x58cc>
  407ba4:	ldr	x6, [x1]
  407ba8:	add	w3, w0, #0x3
  407bac:	cbz	x6, 407bb8 <ferror@plt+0x5918>
  407bb0:	ldr	w3, [x1, #24]
  407bb4:	add	w3, w0, w3
  407bb8:	add	w0, w2, w3
  407bbc:	mov	w2, w5
  407bc0:	b	407b6c <ferror@plt+0x58cc>
  407bc4:	ldr	w2, [x1, #24]
  407bc8:	add	w0, w0, w2
  407bcc:	mov	w2, w3
  407bd0:	b	407b6c <ferror@plt+0x58cc>
  407bd4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407bd8:	ldr	w5, [x1, #824]
  407bdc:	mov	w1, w5
  407be0:	mov	w6, #0xffff                	// #65535
  407be4:	cmp	w1, w6
  407be8:	cset	w2, hi  // hi = pmore
  407bec:	cmp	w1, w0
  407bf0:	cset	w3, cs  // cs = hs, nlast
  407bf4:	orr	w2, w2, w3
  407bf8:	mov	w3, w1
  407bfc:	add	w1, w1, w5
  407c00:	cbz	w2, 407be4 <ferror@plt+0x5944>
  407c04:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c08:	str	w3, [x1, #1244]
  407c0c:	add	w0, w0, w4, lsl #3
  407c10:	sub	w0, w0, w4
  407c14:	cmp	w0, w3
  407c18:	cset	w1, ls  // ls = plast
  407c1c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c20:	str	w1, [x0, #1216]
  407c24:	ldp	x19, x20, [sp, #16]
  407c28:	ldp	x29, x30, [sp], #32
  407c2c:	ret
  407c30:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407c34:	ldr	w3, [x0, #824]
  407c38:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c3c:	str	w3, [x0, #1244]
  407c40:	mov	w4, #0x0                   	// #0
  407c44:	mov	w0, #0x0                   	// #0
  407c48:	b	407c0c <ferror@plt+0x596c>
  407c4c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c50:	ldr	x0, [x0, #1248]
  407c54:	ldrb	w1, [x0, #1]
  407c58:	add	x0, x0, #0x1
  407c5c:	cbnz	w1, 407ca0 <ferror@plt+0x5a00>
  407c60:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c64:	add	x1, x1, #0x4e0
  407c68:	ldr	w0, [x1, #8]
  407c6c:	add	w2, w0, #0x1
  407c70:	ldr	w1, [x1, #12]
  407c74:	cmp	w2, w1
  407c78:	b.ge	407ca4 <ferror@plt+0x5a04>  // b.tcont
  407c7c:	sxtw	x0, w0
  407c80:	add	x0, x0, #0x1
  407c84:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c88:	ldr	x1, [x1, #1264]
  407c8c:	ldr	x0, [x1, x0, lsl #3]
  407c90:	ldrb	w1, [x0]
  407c94:	cbz	w1, 407cac <ferror@plt+0x5a0c>
  407c98:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407c9c:	str	w2, [x1, #1256]
  407ca0:	ret
  407ca4:	mov	x0, #0x0                   	// #0
  407ca8:	b	407ca0 <ferror@plt+0x5a00>
  407cac:	mov	x0, #0x0                   	// #0
  407cb0:	b	407ca0 <ferror@plt+0x5a00>
  407cb4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407cb8:	ldr	x2, [x0, #1248]
  407cbc:	ldrb	w1, [x2]
  407cc0:	cmp	w1, #0x3a
  407cc4:	b.eq	407cdc <ferror@plt+0x5a3c>  // b.none
  407cc8:	cmp	w1, #0x3d
  407ccc:	b.eq	407cdc <ferror@plt+0x5a3c>  // b.none
  407cd0:	mov	x0, #0x0                   	// #0
  407cd4:	cbz	w1, 407cf8 <ferror@plt+0x5a58>
  407cd8:	ret
  407cdc:	add	x0, x2, #0x1
  407ce0:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407ce4:	str	x0, [x1, #1248]
  407ce8:	ldrb	w0, [x2, #1]!
  407cec:	cmp	w0, #0x0
  407cf0:	csel	x0, x2, xzr, ne  // ne = any
  407cf4:	b	407cd8 <ferror@plt+0x5a38>
  407cf8:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407cfc:	add	x1, x1, #0x4e0
  407d00:	ldr	w0, [x1, #8]
  407d04:	add	w2, w0, #0x1
  407d08:	ldr	w1, [x1, #12]
  407d0c:	cmp	w2, w1
  407d10:	b.ge	407d3c <ferror@plt+0x5a9c>  // b.tcont
  407d14:	sxtw	x0, w0
  407d18:	add	x0, x0, #0x1
  407d1c:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407d20:	ldr	x1, [x1, #1264]
  407d24:	ldr	x0, [x1, x0, lsl #3]
  407d28:	ldrb	w1, [x0]
  407d2c:	cbz	w1, 407d44 <ferror@plt+0x5aa4>
  407d30:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407d34:	str	w2, [x1, #1256]
  407d38:	b	407cd8 <ferror@plt+0x5a38>
  407d3c:	mov	x0, #0x0                   	// #0
  407d40:	b	407cd8 <ferror@plt+0x5a38>
  407d44:	mov	x0, #0x0                   	// #0
  407d48:	b	407cd8 <ferror@plt+0x5a38>
  407d4c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  407d50:	ldr	w0, [x0, #1272]
  407d54:	cbz	w0, 407d88 <ferror@plt+0x5ae8>
  407d58:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407d5c:	ldr	w1, [x1, #824]
  407d60:	cmp	w1, #0x83
  407d64:	b.gt	407d74 <ferror@plt+0x5ad4>
  407d68:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407d6c:	mov	w2, #0x84                  	// #132
  407d70:	str	w2, [x1, #824]
  407d74:	cmp	w0, #0x1
  407d78:	b.le	407d88 <ferror@plt+0x5ae8>
  407d7c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407d80:	mov	w1, #0x20000               	// #131072
  407d84:	str	w1, [x0, #824]
  407d88:	ret
  407d8c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407d90:	ldr	w0, [x0, #928]
  407d94:	cbz	w0, 407e20 <ferror@plt+0x5b80>
  407d98:	stp	x29, x30, [sp, #-16]!
  407d9c:	mov	x29, sp
  407da0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407da4:	ldr	w1, [x1, #856]
  407da8:	cbnz	w1, 407e34 <ferror@plt+0x5b94>
  407dac:	tbz	w0, #0, 407e68 <ferror@plt+0x5bc8>
  407db0:	tst	w0, #0x6
  407db4:	b.ne	407e50 <ferror@plt+0x5bb0>  // b.any
  407db8:	and	w1, w0, #0x18
  407dbc:	cmp	w1, #0x18
  407dc0:	b.eq	407e80 <ferror@plt+0x5be0>  // b.none
  407dc4:	mov	w1, #0x900                 	// #2304
  407dc8:	orr	w0, w0, w1
  407dcc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407dd0:	str	w0, [x1, #928]
  407dd4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407dd8:	ldr	w0, [x0, #928]
  407ddc:	tst	w0, #0x6
  407de0:	b.eq	407df0 <ferror@plt+0x5b50>  // b.none
  407de4:	orr	w0, w0, #0x700
  407de8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407dec:	str	w0, [x1, #928]
  407df0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407df4:	ldr	w1, [x0, #928]
  407df8:	mov	x0, #0x0                   	// #0
  407dfc:	tst	w1, #0x18
  407e00:	b.eq	407e48 <ferror@plt+0x5ba8>  // b.none
  407e04:	tst	x1, #0x7
  407e08:	b.eq	407eb0 <ferror@plt+0x5c10>  // b.none
  407e0c:	orr	w1, w1, #0x4000
  407e10:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407e14:	str	w1, [x0, #928]
  407e18:	mov	x0, #0x0                   	// #0
  407e1c:	b	407e48 <ferror@plt+0x5ba8>
  407e20:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407e24:	mov	w1, #0x100                 	// #256
  407e28:	str	w1, [x0, #928]
  407e2c:	mov	x0, #0x0                   	// #0
  407e30:	ret
  407e34:	mov	w2, #0x5                   	// #5
  407e38:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407e3c:	add	x1, x1, #0x598
  407e40:	mov	x0, #0x0                   	// #0
  407e44:	bl	4021b0 <dcgettext@plt>
  407e48:	ldp	x29, x30, [sp], #16
  407e4c:	ret
  407e50:	mov	w2, #0x5                   	// #5
  407e54:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407e58:	add	x1, x1, #0x5c8
  407e5c:	mov	x0, #0x0                   	// #0
  407e60:	bl	4021b0 <dcgettext@plt>
  407e64:	b	407e48 <ferror@plt+0x5ba8>
  407e68:	and	w1, w0, #0x6
  407e6c:	cmp	w1, #0x6
  407e70:	b.eq	407e98 <ferror@plt+0x5bf8>  // b.none
  407e74:	and	w0, w0, #0x18
  407e78:	cmp	w0, #0x18
  407e7c:	b.ne	407dd4 <ferror@plt+0x5b34>  // b.any
  407e80:	mov	w2, #0x5                   	// #5
  407e84:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407e88:	add	x1, x1, #0x628
  407e8c:	mov	x0, #0x0                   	// #0
  407e90:	bl	4021b0 <dcgettext@plt>
  407e94:	b	407e48 <ferror@plt+0x5ba8>
  407e98:	mov	w2, #0x5                   	// #5
  407e9c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407ea0:	add	x1, x1, #0x5f8
  407ea4:	mov	x0, #0x0                   	// #0
  407ea8:	bl	4021b0 <dcgettext@plt>
  407eac:	b	407e48 <ferror@plt+0x5ba8>
  407eb0:	orr	w1, w1, #0x200
  407eb4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407eb8:	str	w1, [x0, #928]
  407ebc:	mov	x0, #0x0                   	// #0
  407ec0:	b	407e48 <ferror@plt+0x5ba8>
  407ec4:	stp	x29, x30, [sp, #-32]!
  407ec8:	mov	x29, sp
  407ecc:	str	x19, [sp, #16]
  407ed0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  407ed4:	ldr	x19, [x0, #976]
  407ed8:	mov	w2, #0x5                   	// #5
  407edc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407ee0:	add	x1, x1, #0x658
  407ee4:	mov	x0, #0x0                   	// #0
  407ee8:	bl	4021b0 <dcgettext@plt>
  407eec:	adrp	x3, 413000 <ferror@plt+0x10d60>
  407ef0:	add	x3, x3, #0x668
  407ef4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  407ef8:	ldr	x2, [x1, #984]
  407efc:	mov	x1, x0
  407f00:	mov	x0, x19
  407f04:	bl	402260 <fprintf@plt>
  407f08:	ldr	x19, [sp, #16]
  407f0c:	ldp	x29, x30, [sp], #32
  407f10:	ret
  407f14:	stp	x29, x30, [sp, #-32]!
  407f18:	mov	x29, sp
  407f1c:	str	x19, [sp, #16]
  407f20:	mov	x19, x1
  407f24:	mov	x2, #0x40                  	// #64
  407f28:	mov	x1, x0
  407f2c:	mov	x0, x19
  407f30:	bl	4021c0 <strncpy@plt>
  407f34:	strb	wzr, [x19, #63]
  407f38:	mov	x0, #0x0                   	// #0
  407f3c:	ldr	x19, [sp, #16]
  407f40:	ldp	x29, x30, [sp], #32
  407f44:	ret
  407f48:	mov	x12, #0x10a0                	// #4256
  407f4c:	sub	sp, sp, x12
  407f50:	stp	x29, x30, [sp]
  407f54:	mov	x29, sp
  407f58:	stp	x19, x20, [sp, #16]
  407f5c:	mov	x19, x0
  407f60:	mov	x20, x1
  407f64:	ldrb	w0, [x0]
  407f68:	cmp	w0, #0x2f
  407f6c:	b.eq	407fd8 <ferror@plt+0x5d38>  // b.none
  407f70:	mov	x3, x19
  407f74:	adrp	x2, 413000 <ferror@plt+0x10d60>
  407f78:	add	x2, x2, #0x698
  407f7c:	mov	x1, #0x1000                	// #4096
  407f80:	add	x0, sp, #0x20
  407f84:	bl	401eb0 <snprintf@plt>
  407f88:	add	x2, sp, #0x1, lsl #12
  407f8c:	add	x2, x2, #0x20
  407f90:	add	x1, sp, #0x20
  407f94:	mov	w0, #0x0                   	// #0
  407f98:	bl	402220 <__xstat@plt>
  407f9c:	tbnz	w0, #31, 408008 <ferror@plt+0x5d68>
  407fa0:	ldr	w0, [sp, #4144]
  407fa4:	and	w0, w0, #0xf000
  407fa8:	cmp	w0, #0x2, lsl #12
  407fac:	b.eq	408148 <ferror@plt+0x5ea8>  // b.none
  407fb0:	mov	w2, #0x5                   	// #5
  407fb4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407fb8:	add	x1, x1, #0x6e8
  407fbc:	mov	x0, #0x0                   	// #0
  407fc0:	bl	4021b0 <dcgettext@plt>
  407fc4:	ldp	x19, x20, [sp, #16]
  407fc8:	ldp	x29, x30, [sp]
  407fcc:	mov	x12, #0x10a0                	// #4256
  407fd0:	add	sp, sp, x12
  407fd4:	ret
  407fd8:	add	x2, sp, #0x1, lsl #12
  407fdc:	add	x2, x2, #0x20
  407fe0:	mov	x1, x19
  407fe4:	mov	w0, #0x0                   	// #0
  407fe8:	bl	402220 <__xstat@plt>
  407fec:	tbz	w0, #31, 407fa0 <ferror@plt+0x5d00>
  407ff0:	mov	w2, #0x5                   	// #5
  407ff4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  407ff8:	add	x1, x1, #0x680
  407ffc:	mov	x0, #0x0                   	// #0
  408000:	bl	4021b0 <dcgettext@plt>
  408004:	b	407fc4 <ferror@plt+0x5d24>
  408008:	mov	x3, x19
  40800c:	adrp	x2, 413000 <ferror@plt+0x10d60>
  408010:	add	x2, x2, #0x6a8
  408014:	mov	x1, #0x1000                	// #4096
  408018:	add	x0, sp, #0x20
  40801c:	bl	401eb0 <snprintf@plt>
  408020:	add	x2, sp, #0x1, lsl #12
  408024:	add	x2, x2, #0x20
  408028:	add	x1, sp, #0x20
  40802c:	mov	w0, #0x0                   	// #0
  408030:	bl	402220 <__xstat@plt>
  408034:	tbz	w0, #31, 407fa0 <ferror@plt+0x5d00>
  408038:	mov	x3, x19
  40803c:	adrp	x2, 413000 <ferror@plt+0x10d60>
  408040:	add	x2, x2, #0x6b0
  408044:	mov	x1, #0x1000                	// #4096
  408048:	add	x0, sp, #0x20
  40804c:	bl	401eb0 <snprintf@plt>
  408050:	add	x2, sp, #0x1, lsl #12
  408054:	add	x2, x2, #0x20
  408058:	add	x1, sp, #0x20
  40805c:	mov	w0, #0x0                   	// #0
  408060:	bl	402220 <__xstat@plt>
  408064:	tbz	w0, #31, 407fa0 <ferror@plt+0x5d00>
  408068:	mov	x3, x19
  40806c:	adrp	x2, 413000 <ferror@plt+0x10d60>
  408070:	add	x2, x2, #0x6c0
  408074:	mov	x1, #0x1000                	// #4096
  408078:	add	x0, sp, #0x20
  40807c:	bl	401eb0 <snprintf@plt>
  408080:	add	x2, sp, #0x1, lsl #12
  408084:	add	x2, x2, #0x20
  408088:	add	x1, sp, #0x20
  40808c:	mov	w0, #0x0                   	// #0
  408090:	bl	402220 <__xstat@plt>
  408094:	tbz	w0, #31, 407fa0 <ferror@plt+0x5d00>
  408098:	mov	x3, x19
  40809c:	adrp	x2, 413000 <ferror@plt+0x10d60>
  4080a0:	add	x2, x2, #0x6d0
  4080a4:	mov	x1, #0x1000                	// #4096
  4080a8:	add	x0, sp, #0x20
  4080ac:	bl	401eb0 <snprintf@plt>
  4080b0:	add	x2, sp, #0x1, lsl #12
  4080b4:	add	x2, x2, #0x20
  4080b8:	add	x1, sp, #0x20
  4080bc:	mov	w0, #0x0                   	// #0
  4080c0:	bl	402220 <__xstat@plt>
  4080c4:	tbz	w0, #31, 407fa0 <ferror@plt+0x5d00>
  4080c8:	adrp	x1, 40f000 <ferror@plt+0xcd60>
  4080cc:	add	x1, x1, #0x2e8
  4080d0:	mov	x0, x19
  4080d4:	bl	4020a0 <strcmp@plt>
  4080d8:	cbz	w0, 408124 <ferror@plt+0x5e84>
  4080dc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4080e0:	add	x1, x1, #0x6e0
  4080e4:	mov	x0, x19
  4080e8:	bl	4020a0 <strcmp@plt>
  4080ec:	cbz	w0, 408130 <ferror@plt+0x5e90>
  4080f0:	ldrb	w0, [x19, #1]
  4080f4:	cbnz	w0, 40810c <ferror@plt+0x5e6c>
  4080f8:	add	x2, sp, #0x1, lsl #12
  4080fc:	add	x2, x2, #0x20
  408100:	mov	x1, x19
  408104:	bl	402220 <__xstat@plt>
  408108:	tbz	w0, #31, 40813c <ferror@plt+0x5e9c>
  40810c:	mov	w2, #0x5                   	// #5
  408110:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408114:	add	x1, x1, #0x680
  408118:	mov	x0, #0x0                   	// #0
  40811c:	bl	4021b0 <dcgettext@plt>
  408120:	b	407fc4 <ferror@plt+0x5d24>
  408124:	str	xzr, [x20]
  408128:	mov	x0, #0x0                   	// #0
  40812c:	b	407fc4 <ferror@plt+0x5d24>
  408130:	str	xzr, [x20]
  408134:	mov	x0, #0x0                   	// #0
  408138:	b	407fc4 <ferror@plt+0x5d24>
  40813c:	str	xzr, [x20]
  408140:	mov	x0, #0x0                   	// #0
  408144:	b	407fc4 <ferror@plt+0x5d24>
  408148:	ldr	x0, [sp, #4160]
  40814c:	str	x0, [x20]
  408150:	mov	x0, #0x0                   	// #0
  408154:	b	407fc4 <ferror@plt+0x5d24>
  408158:	stp	x29, x30, [sp, #-48]!
  40815c:	mov	x29, sp
  408160:	str	x19, [sp, #16]
  408164:	mov	x19, x1
  408168:	mov	w2, #0x0                   	// #0
  40816c:	add	x1, sp, #0x28
  408170:	bl	401d50 <strtoul@plt>
  408174:	ldr	x1, [sp, #40]
  408178:	ldrb	w1, [x1]
  40817c:	cbnz	w1, 4081a4 <ferror@plt+0x5f04>
  408180:	cbz	x0, 4081bc <ferror@plt+0x5f1c>
  408184:	mov	x1, #0x7fffffff            	// #2147483647
  408188:	cmp	x0, x1
  40818c:	b.hi	4081d0 <ferror@plt+0x5f30>  // b.pmore
  408190:	str	w0, [x19]
  408194:	mov	x0, #0x0                   	// #0
  408198:	ldr	x19, [sp, #16]
  40819c:	ldp	x29, x30, [sp], #48
  4081a0:	ret
  4081a4:	mov	w2, #0x5                   	// #5
  4081a8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4081ac:	add	x1, x1, #0x708
  4081b0:	mov	x0, #0x0                   	// #0
  4081b4:	bl	4021b0 <dcgettext@plt>
  4081b8:	b	408198 <ferror@plt+0x5ef8>
  4081bc:	mov	w2, #0x5                   	// #5
  4081c0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4081c4:	add	x1, x1, #0x728
  4081c8:	bl	4021b0 <dcgettext@plt>
  4081cc:	b	408198 <ferror@plt+0x5ef8>
  4081d0:	mov	w2, #0x5                   	// #5
  4081d4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4081d8:	add	x1, x1, #0x728
  4081dc:	mov	x0, #0x0                   	// #0
  4081e0:	bl	4021b0 <dcgettext@plt>
  4081e4:	b	408198 <ferror@plt+0x5ef8>
  4081e8:	stp	x29, x30, [sp, #-48]!
  4081ec:	mov	x29, sp
  4081f0:	stp	x19, x20, [sp, #16]
  4081f4:	mov	x19, x0
  4081f8:	mov	x20, x1
  4081fc:	mov	w2, #0x0                   	// #0
  408200:	add	x1, sp, #0x28
  408204:	bl	401d50 <strtoul@plt>
  408208:	ldr	x2, [sp, #40]
  40820c:	ldrb	w2, [x2]
  408210:	cbnz	w2, 408240 <ferror@plt+0x5fa0>
  408214:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408218:	ldr	w1, [x1, #892]
  40821c:	cmp	w1, #0x0
  408220:	mov	x1, #0xfffffffe            	// #4294967294
  408224:	ccmp	x0, x1, #0x0, eq  // eq = none
  408228:	b.hi	40827c <ferror@plt+0x5fdc>  // b.pmore
  40822c:	str	w0, [x20]
  408230:	mov	x0, #0x0                   	// #0
  408234:	ldp	x19, x20, [sp, #16]
  408238:	ldp	x29, x30, [sp], #48
  40823c:	ret
  408240:	mov	x0, x19
  408244:	bl	401fb0 <getpwnam@plt>
  408248:	cbz	x0, 408254 <ferror@plt+0x5fb4>
  40824c:	ldr	w0, [x0, #16]
  408250:	b	408214 <ferror@plt+0x5f74>
  408254:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408258:	ldr	w1, [x0, #892]
  40825c:	mov	x0, #0xffffffffffffffff    	// #-1
  408260:	cbnz	w1, 40822c <ferror@plt+0x5f8c>
  408264:	mov	w2, #0x5                   	// #5
  408268:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40826c:	add	x1, x1, #0x740
  408270:	mov	x0, #0x0                   	// #0
  408274:	bl	4021b0 <dcgettext@plt>
  408278:	b	408234 <ferror@plt+0x5f94>
  40827c:	mov	w2, #0x5                   	// #5
  408280:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408284:	add	x1, x1, #0x760
  408288:	mov	x0, #0x0                   	// #0
  40828c:	bl	4021b0 <dcgettext@plt>
  408290:	b	408234 <ferror@plt+0x5f94>
  408294:	stp	x29, x30, [sp, #-48]!
  408298:	mov	x29, sp
  40829c:	stp	x19, x20, [sp, #16]
  4082a0:	mov	x19, x0
  4082a4:	mov	x20, x1
  4082a8:	mov	w2, #0x0                   	// #0
  4082ac:	add	x1, sp, #0x28
  4082b0:	bl	401d50 <strtoul@plt>
  4082b4:	ldr	x2, [sp, #40]
  4082b8:	ldrb	w2, [x2]
  4082bc:	cbnz	w2, 4082ec <ferror@plt+0x604c>
  4082c0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4082c4:	ldr	w1, [x1, #892]
  4082c8:	cmp	w1, #0x0
  4082cc:	mov	x1, #0xfffffffe            	// #4294967294
  4082d0:	ccmp	x0, x1, #0x0, eq  // eq = none
  4082d4:	b.hi	408328 <ferror@plt+0x6088>  // b.pmore
  4082d8:	str	w0, [x20]
  4082dc:	mov	x0, #0x0                   	// #0
  4082e0:	ldp	x19, x20, [sp, #16]
  4082e4:	ldp	x29, x30, [sp], #48
  4082e8:	ret
  4082ec:	mov	x0, x19
  4082f0:	bl	401e00 <getgrnam@plt>
  4082f4:	cbz	x0, 408300 <ferror@plt+0x6060>
  4082f8:	ldr	w0, [x0, #16]
  4082fc:	b	4082c0 <ferror@plt+0x6020>
  408300:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408304:	ldr	w1, [x0, #892]
  408308:	mov	x0, #0xffffffffffffffff    	// #-1
  40830c:	cbnz	w1, 4082d8 <ferror@plt+0x6038>
  408310:	mov	w2, #0x5                   	// #5
  408314:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408318:	add	x1, x1, #0x778
  40831c:	mov	x0, #0x0                   	// #0
  408320:	bl	4021b0 <dcgettext@plt>
  408324:	b	4082e0 <ferror@plt+0x6040>
  408328:	mov	w2, #0x5                   	// #5
  40832c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408330:	add	x1, x1, #0x798
  408334:	mov	x0, #0x0                   	// #0
  408338:	bl	4021b0 <dcgettext@plt>
  40833c:	b	4082e0 <ferror@plt+0x6040>
  408340:	stp	x29, x30, [sp, #-80]!
  408344:	mov	x29, sp
  408348:	stp	x19, x20, [sp, #16]
  40834c:	stp	x21, x22, [sp, #32]
  408350:	stp	x23, x24, [sp, #48]
  408354:	mov	x19, x0
  408358:	mov	x22, x1
  40835c:	mov	x0, #0x18                  	// #24
  408360:	bl	401f10 <malloc@plt>
  408364:	mov	x21, x0
  408368:	mov	x0, x19
  40836c:	bl	401d60 <strlen@plt>
  408370:	lsl	x0, x0, #6
  408374:	bl	401f10 <malloc@plt>
  408378:	str	x0, [x21, #8]
  40837c:	str	wzr, [x21, #16]
  408380:	mov	x0, x19
  408384:	bl	402000 <strdup@plt>
  408388:	mov	x23, x0
  40838c:	mov	w2, #0x5                   	// #5
  408390:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408394:	add	x1, x1, #0x7b0
  408398:	mov	x0, #0x0                   	// #0
  40839c:	bl	4021b0 <dcgettext@plt>
  4083a0:	mov	x20, x0
  4083a4:	mov	x3, x23
  4083a8:	mov	w4, #0x1                   	// #1
  4083ac:	mov	w5, #0x0                   	// #0
  4083b0:	mov	w7, #0x0                   	// #0
  4083b4:	mov	x1, #0x1                   	// #1
  4083b8:	mov	x0, #0x201                 	// #513
  4083bc:	movk	x0, #0x1001, lsl #32
  4083c0:	mov	w6, w4
  4083c4:	b	4083d8 <ferror@plt+0x6138>
  4083c8:	cbnz	w4, 4084a8 <ferror@plt+0x6208>
  4083cc:	mov	w4, w6
  4083d0:	ldrb	w2, [x3, #1]!
  4083d4:	cbz	w2, 408400 <ferror@plt+0x6160>
  4083d8:	ldrb	w2, [x3]
  4083dc:	cmp	w2, #0x2c
  4083e0:	b.hi	4083f0 <ferror@plt+0x6150>  // b.pmore
  4083e4:	lsl	x2, x1, x2
  4083e8:	tst	x2, x0
  4083ec:	b.ne	4083c8 <ferror@plt+0x6128>  // b.any
  4083f0:	cbz	w4, 4083d0 <ferror@plt+0x6130>
  4083f4:	add	w5, w5, #0x1
  4083f8:	mov	w4, w7
  4083fc:	b	4083d0 <ferror@plt+0x6130>
  408400:	cbnz	w4, 4084a8 <ferror@plt+0x6208>
  408404:	str	w5, [x21, #16]
  408408:	sub	w24, w5, #0x1
  40840c:	cbz	w5, 408484 <ferror@plt+0x61e4>
  408410:	stp	x25, x26, [sp, #64]
  408414:	sbfiz	x24, x24, #6, #32
  408418:	sxtw	x25, w5
  40841c:	sub	w5, w5, #0x1
  408420:	sub	x5, x25, x5
  408424:	lsl	x25, x5, #6
  408428:	sub	x25, x25, #0x80
  40842c:	mov	x20, x23
  408430:	adrp	x26, 413000 <ferror@plt+0x10d60>
  408434:	add	x26, x26, #0x7c0
  408438:	b	408464 <ferror@plt+0x61c4>
  40843c:	ldr	x1, [x21, #8]
  408440:	add	x1, x1, x24
  408444:	mov	x0, x20
  408448:	blr	x22
  40844c:	mov	x20, x0
  408450:	cbnz	x0, 4084a4 <ferror@plt+0x6204>
  408454:	add	x20, x19, #0x1
  408458:	sub	x24, x24, #0x40
  40845c:	cmp	x24, x25
  408460:	b.eq	408480 <ferror@plt+0x61e0>  // b.none
  408464:	mov	x1, x26
  408468:	mov	x0, x20
  40846c:	bl	401fa0 <strpbrk@plt>
  408470:	mov	x19, x0
  408474:	cbz	x0, 40843c <ferror@plt+0x619c>
  408478:	strb	wzr, [x0]
  40847c:	b	40843c <ferror@plt+0x619c>
  408480:	ldp	x25, x26, [sp, #64]
  408484:	mov	x0, x23
  408488:	bl	4020e0 <free@plt>
  40848c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408490:	ldr	x1, [x0, #816]
  408494:	str	x1, [x21]
  408498:	str	x21, [x0, #816]
  40849c:	mov	x20, #0x0                   	// #0
  4084a0:	b	4084c0 <ferror@plt+0x6220>
  4084a4:	ldp	x25, x26, [sp, #64]
  4084a8:	mov	x0, x23
  4084ac:	bl	4020e0 <free@plt>
  4084b0:	ldr	x0, [x21, #8]
  4084b4:	bl	4020e0 <free@plt>
  4084b8:	mov	x0, x21
  4084bc:	bl	4020e0 <free@plt>
  4084c0:	mov	x0, x20
  4084c4:	ldp	x19, x20, [sp, #16]
  4084c8:	ldp	x21, x22, [sp, #32]
  4084cc:	ldp	x23, x24, [sp, #48]
  4084d0:	ldp	x29, x30, [sp], #80
  4084d4:	ret
  4084d8:	stp	x29, x30, [sp, #-112]!
  4084dc:	mov	x29, sp
  4084e0:	stp	x25, x26, [sp, #64]
  4084e4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4084e8:	add	x0, x0, #0x4e0
  4084ec:	ldr	x26, [x0, #16]
  4084f0:	ldrsw	x0, [x0, #8]
  4084f4:	ldr	x25, [x26, x0, lsl #3]
  4084f8:	add	x25, x25, #0x2
  4084fc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408500:	add	x1, x1, #0x7f8
  408504:	mov	x0, x25
  408508:	bl	4021d0 <strcspn@plt>
  40850c:	cmp	x0, #0xf
  408510:	b.hi	40855c <ferror@plt+0x62bc>  // b.pmore
  408514:	stp	x19, x20, [sp, #16]
  408518:	stp	x21, x22, [sp, #32]
  40851c:	stp	x23, x24, [sp, #48]
  408520:	mov	x24, x0
  408524:	add	x19, sp, #0x60
  408528:	mov	x2, x0
  40852c:	mov	x1, x25
  408530:	mov	x0, x19
  408534:	bl	4021c0 <strncpy@plt>
  408538:	strb	wzr, [x19, x24]
  40853c:	add	x0, x25, x24
  408540:	adrp	x1, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  408544:	str	x0, [x1, #1248]
  408548:	mov	x21, #0x22                  	// #34
  40854c:	mov	x20, #0x0                   	// #0
  408550:	adrp	x22, 414000 <ferror@plt+0x11d60>
  408554:	add	x22, x22, #0x3f0
  408558:	b	408580 <ferror@plt+0x62e0>
  40855c:	mov	w2, #0x5                   	// #5
  408560:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408564:	add	x1, x1, #0x800
  408568:	mov	x0, #0x0                   	// #0
  40856c:	bl	4021b0 <dcgettext@plt>
  408570:	ldp	x25, x26, [sp, #64]
  408574:	ldp	x29, x30, [sp], #112
  408578:	ret
  40857c:	mov	x21, x19
  408580:	cmp	x21, x20
  408584:	b.ls	408db8 <ferror@plt+0x6b18>  // b.plast
  408588:	add	x19, x21, x20
  40858c:	lsr	x19, x19, #1
  408590:	lsl	x0, x19, #4
  408594:	add	x23, x22, x0
  408598:	ldr	x1, [x22, x0]
  40859c:	add	x0, sp, #0x60
  4085a0:	bl	4020a0 <strcmp@plt>
  4085a4:	tbnz	w0, #31, 40857c <ferror@plt+0x62dc>
  4085a8:	cmp	w0, #0x0
  4085ac:	b.le	408db0 <ferror@plt+0x6b10>
  4085b0:	add	x20, x19, #0x1
  4085b4:	b	408580 <ferror@plt+0x62e0>
  4085b8:	bl	407cb4 <ferror@plt+0x5a14>
  4085bc:	mov	w1, #0x0                   	// #0
  4085c0:	bl	403d7c <ferror@plt+0x1adc>
  4085c4:	bl	407cb4 <ferror@plt+0x5a14>
  4085c8:	cbz	x0, 4085ec <ferror@plt+0x634c>
  4085cc:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4085d0:	add	x1, x1, #0x294
  4085d4:	bl	408340 <ferror@plt+0x60a0>
  4085d8:	cbz	x0, 40860c <ferror@plt+0x636c>
  4085dc:	ldp	x19, x20, [sp, #16]
  4085e0:	ldp	x21, x22, [sp, #32]
  4085e4:	ldp	x23, x24, [sp, #48]
  4085e8:	b	408570 <ferror@plt+0x62d0>
  4085ec:	mov	w2, #0x5                   	// #5
  4085f0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4085f4:	add	x1, x1, #0x818
  4085f8:	bl	4021b0 <dcgettext@plt>
  4085fc:	ldp	x19, x20, [sp, #16]
  408600:	ldp	x21, x22, [sp, #32]
  408604:	ldp	x23, x24, [sp, #48]
  408608:	b	408570 <ferror@plt+0x62d0>
  40860c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408610:	ldr	x1, [x1, #816]
  408614:	mov	w2, #0x5                   	// #5
  408618:	str	w2, [x1, #20]
  40861c:	ldp	x19, x20, [sp, #16]
  408620:	ldp	x21, x22, [sp, #32]
  408624:	ldp	x23, x24, [sp, #48]
  408628:	b	408570 <ferror@plt+0x62d0>
  40862c:	bl	407cb4 <ferror@plt+0x5a14>
  408630:	cbz	x0, 408654 <ferror@plt+0x63b4>
  408634:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408638:	add	x1, x1, #0x1e8
  40863c:	bl	408340 <ferror@plt+0x60a0>
  408640:	cbz	x0, 408674 <ferror@plt+0x63d4>
  408644:	ldp	x19, x20, [sp, #16]
  408648:	ldp	x21, x22, [sp, #32]
  40864c:	ldp	x23, x24, [sp, #48]
  408650:	b	408570 <ferror@plt+0x62d0>
  408654:	mov	w2, #0x5                   	// #5
  408658:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40865c:	add	x1, x1, #0x840
  408660:	bl	4021b0 <dcgettext@plt>
  408664:	ldp	x19, x20, [sp, #16]
  408668:	ldp	x21, x22, [sp, #32]
  40866c:	ldp	x23, x24, [sp, #48]
  408670:	b	408570 <ferror@plt+0x62d0>
  408674:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408678:	ldr	x1, [x1, #816]
  40867c:	mov	w2, #0x1                   	// #1
  408680:	str	w2, [x1, #20]
  408684:	ldp	x19, x20, [sp, #16]
  408688:	ldp	x21, x22, [sp, #32]
  40868c:	ldp	x23, x24, [sp, #48]
  408690:	b	408570 <ferror@plt+0x62d0>
  408694:	bl	407cb4 <ferror@plt+0x5a14>
  408698:	cbz	x0, 4086a4 <ferror@plt+0x6404>
  40869c:	ldrb	w1, [x0]
  4086a0:	cbnz	w1, 4086cc <ferror@plt+0x642c>
  4086a4:	mov	w2, #0x5                   	// #5
  4086a8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4086ac:	add	x1, x1, #0x868
  4086b0:	mov	x0, #0x0                   	// #0
  4086b4:	bl	4021b0 <dcgettext@plt>
  4086b8:	ldp	x19, x20, [sp, #16]
  4086bc:	ldp	x21, x22, [sp, #32]
  4086c0:	ldp	x23, x24, [sp, #48]
  4086c4:	b	408570 <ferror@plt+0x62d0>
  4086c8:	b	408694 <ferror@plt+0x63f4>
  4086cc:	mov	w2, #0x0                   	// #0
  4086d0:	add	x1, sp, #0x58
  4086d4:	bl	4020d0 <strtol@plt>
  4086d8:	ldr	x1, [sp, #88]
  4086dc:	ldrb	w1, [x1]
  4086e0:	cbnz	w1, 4086a4 <ferror@plt+0x6404>
  4086e4:	sub	x2, x0, #0x1
  4086e8:	mov	x1, #0x93fe                	// #37886
  4086ec:	movk	x1, #0x7735, lsl #16
  4086f0:	cmp	x2, x1
  4086f4:	b.hi	4086a4 <ferror@plt+0x6404>  // b.pmore
  4086f8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4086fc:	str	w0, [x1, #824]
  408700:	mov	x0, #0x0                   	// #0
  408704:	ldp	x19, x20, [sp, #16]
  408708:	ldp	x21, x22, [sp, #32]
  40870c:	ldp	x23, x24, [sp, #48]
  408710:	b	408570 <ferror@plt+0x62d0>
  408714:	ldrb	w0, [x25, x24]
  408718:	cbnz	w0, 40873c <ferror@plt+0x649c>
  40871c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408720:	mov	w1, #0x1                   	// #1
  408724:	str	w1, [x0, #884]
  408728:	mov	x0, #0x0                   	// #0
  40872c:	ldp	x19, x20, [sp, #16]
  408730:	ldp	x21, x22, [sp, #32]
  408734:	ldp	x23, x24, [sp, #48]
  408738:	b	408570 <ferror@plt+0x62d0>
  40873c:	mov	w2, #0x5                   	// #5
  408740:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408744:	add	x1, x1, #0x8a8
  408748:	mov	x0, #0x0                   	// #0
  40874c:	bl	4021b0 <dcgettext@plt>
  408750:	ldp	x19, x20, [sp, #16]
  408754:	ldp	x21, x22, [sp, #32]
  408758:	ldp	x23, x24, [sp, #48]
  40875c:	b	408570 <ferror@plt+0x62d0>
  408760:	ldrb	w0, [x25, x24]
  408764:	cbnz	w0, 408788 <ferror@plt+0x64e8>
  408768:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40876c:	mov	w1, #0x1                   	// #1
  408770:	str	w1, [x0, #892]
  408774:	mov	x0, #0x0                   	// #0
  408778:	ldp	x19, x20, [sp, #16]
  40877c:	ldp	x21, x22, [sp, #32]
  408780:	ldp	x23, x24, [sp, #48]
  408784:	b	408570 <ferror@plt+0x62d0>
  408788:	mov	w2, #0x5                   	// #5
  40878c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408790:	add	x1, x1, #0x8d8
  408794:	mov	x0, #0x0                   	// #0
  408798:	bl	4021b0 <dcgettext@plt>
  40879c:	ldp	x19, x20, [sp, #16]
  4087a0:	ldp	x21, x22, [sp, #32]
  4087a4:	ldp	x23, x24, [sp, #48]
  4087a8:	b	408570 <ferror@plt+0x62d0>
  4087ac:	ldrb	w0, [x25, x24]
  4087b0:	cbnz	w0, 4087f8 <ferror@plt+0x6558>
  4087b4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4087b8:	ldr	w0, [x0, #880]
  4087bc:	cbnz	w0, 40881c <ferror@plt+0x657c>
  4087c0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4087c4:	mov	w1, #0x1                   	// #1
  4087c8:	str	w1, [x0, #880]
  4087cc:	mov	x0, #0x0                   	// #0
  4087d0:	ldp	x19, x20, [sp, #16]
  4087d4:	ldp	x21, x22, [sp, #32]
  4087d8:	ldp	x23, x24, [sp, #48]
  4087dc:	b	408570 <ferror@plt+0x62d0>
  4087e0:	b	4087ac <ferror@plt+0x650c>
  4087e4:	b	4087ac <ferror@plt+0x650c>
  4087e8:	b	4087ac <ferror@plt+0x650c>
  4087ec:	b	4087ac <ferror@plt+0x650c>
  4087f0:	b	4087ac <ferror@plt+0x650c>
  4087f4:	b	4087ac <ferror@plt+0x650c>
  4087f8:	mov	w2, #0x5                   	// #5
  4087fc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408800:	add	x1, x1, #0x908
  408804:	mov	x0, #0x0                   	// #0
  408808:	bl	4021b0 <dcgettext@plt>
  40880c:	ldp	x19, x20, [sp, #16]
  408810:	ldp	x21, x22, [sp, #32]
  408814:	ldp	x23, x24, [sp, #48]
  408818:	b	408570 <ferror@plt+0x62d0>
  40881c:	mov	w2, #0x5                   	// #5
  408820:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408824:	add	x1, x1, #0x938
  408828:	mov	x0, #0x0                   	// #0
  40882c:	bl	4021b0 <dcgettext@plt>
  408830:	ldp	x19, x20, [sp, #16]
  408834:	ldp	x21, x22, [sp, #32]
  408838:	ldp	x23, x24, [sp, #48]
  40883c:	b	408570 <ferror@plt+0x62d0>
  408840:	ldrb	w0, [x25, x24]
  408844:	cbnz	w0, 40887c <ferror@plt+0x65dc>
  408848:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40884c:	ldr	w0, [x0, #880]
  408850:	cbnz	w0, 4088a0 <ferror@plt+0x6600>
  408854:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408858:	mov	w1, #0x2                   	// #2
  40885c:	str	w1, [x0, #880]
  408860:	mov	x0, #0x0                   	// #0
  408864:	ldp	x19, x20, [sp, #16]
  408868:	ldp	x21, x22, [sp, #32]
  40886c:	ldp	x23, x24, [sp, #48]
  408870:	b	408570 <ferror@plt+0x62d0>
  408874:	b	408840 <ferror@plt+0x65a0>
  408878:	b	408840 <ferror@plt+0x65a0>
  40887c:	mov	w2, #0x5                   	// #5
  408880:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408884:	add	x1, x1, #0x968
  408888:	mov	x0, #0x0                   	// #0
  40888c:	bl	4021b0 <dcgettext@plt>
  408890:	ldp	x19, x20, [sp, #16]
  408894:	ldp	x21, x22, [sp, #32]
  408898:	ldp	x23, x24, [sp, #48]
  40889c:	b	408570 <ferror@plt+0x62d0>
  4088a0:	mov	w2, #0x5                   	// #5
  4088a4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4088a8:	add	x1, x1, #0x938
  4088ac:	mov	x0, #0x0                   	// #0
  4088b0:	bl	4021b0 <dcgettext@plt>
  4088b4:	ldp	x19, x20, [sp, #16]
  4088b8:	ldp	x21, x22, [sp, #32]
  4088bc:	ldp	x23, x24, [sp, #48]
  4088c0:	b	408570 <ferror@plt+0x62d0>
  4088c4:	ldrb	w0, [x25, x24]
  4088c8:	cbnz	w0, 4088ec <ferror@plt+0x664c>
  4088cc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4088d0:	mov	w1, #0x67                  	// #103
  4088d4:	str	w1, [x0, #856]
  4088d8:	mov	x0, #0x0                   	// #0
  4088dc:	ldp	x19, x20, [sp, #16]
  4088e0:	ldp	x21, x22, [sp, #32]
  4088e4:	ldp	x23, x24, [sp, #48]
  4088e8:	b	408570 <ferror@plt+0x62d0>
  4088ec:	mov	w2, #0x5                   	// #5
  4088f0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4088f4:	add	x1, x1, #0x998
  4088f8:	mov	x0, #0x0                   	// #0
  4088fc:	bl	4021b0 <dcgettext@plt>
  408900:	ldp	x19, x20, [sp, #16]
  408904:	ldp	x21, x22, [sp, #32]
  408908:	ldp	x23, x24, [sp, #48]
  40890c:	b	408570 <ferror@plt+0x62d0>
  408910:	bl	407cb4 <ferror@plt+0x5a14>
  408914:	cbz	x0, 408934 <ferror@plt+0x6694>
  408918:	mov	w1, #0x7                   	// #7
  40891c:	bl	40b544 <ferror@plt+0x92a4>
  408920:	mov	x0, #0x0                   	// #0
  408924:	ldp	x19, x20, [sp, #16]
  408928:	ldp	x21, x22, [sp, #32]
  40892c:	ldp	x23, x24, [sp, #48]
  408930:	b	408570 <ferror@plt+0x62d0>
  408934:	mov	w2, #0x5                   	// #5
  408938:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40893c:	add	x1, x1, #0x9c8
  408940:	bl	4021b0 <dcgettext@plt>
  408944:	ldp	x19, x20, [sp, #16]
  408948:	ldp	x21, x22, [sp, #32]
  40894c:	ldp	x23, x24, [sp, #48]
  408950:	b	408570 <ferror@plt+0x62d0>
  408954:	bl	407cb4 <ferror@plt+0x5a14>
  408958:	cbz	x0, 40897c <ferror@plt+0x66dc>
  40895c:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408960:	add	x1, x1, #0x294
  408964:	bl	408340 <ferror@plt+0x60a0>
  408968:	cbz	x0, 40899c <ferror@plt+0x66fc>
  40896c:	ldp	x19, x20, [sp, #16]
  408970:	ldp	x21, x22, [sp, #32]
  408974:	ldp	x23, x24, [sp, #48]
  408978:	b	408570 <ferror@plt+0x62d0>
  40897c:	mov	w2, #0x5                   	// #5
  408980:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408984:	add	x1, x1, #0x9f8
  408988:	bl	4021b0 <dcgettext@plt>
  40898c:	ldp	x19, x20, [sp, #16]
  408990:	ldp	x21, x22, [sp, #32]
  408994:	ldp	x23, x24, [sp, #48]
  408998:	b	408570 <ferror@plt+0x62d0>
  40899c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4089a0:	ldr	x1, [x1, #816]
  4089a4:	mov	w2, #0x6                   	// #6
  4089a8:	str	w2, [x1, #20]
  4089ac:	ldp	x19, x20, [sp, #16]
  4089b0:	ldp	x21, x22, [sp, #32]
  4089b4:	ldp	x23, x24, [sp, #48]
  4089b8:	b	408570 <ferror@plt+0x62d0>
  4089bc:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  4089c0:	ldr	w0, [x0, #1260]
  4089c4:	cmp	w0, #0x2
  4089c8:	b.ne	4089e0 <ferror@plt+0x6740>  // b.any
  4089cc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4089d0:	add	x1, x1, #0xa28
  4089d4:	ldr	x0, [x26, #8]
  4089d8:	bl	4020a0 <strcmp@plt>
  4089dc:	cbz	w0, 408a04 <ferror@plt+0x6764>
  4089e0:	mov	w2, #0x5                   	// #5
  4089e4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4089e8:	add	x1, x1, #0xa30
  4089ec:	mov	x0, #0x0                   	// #0
  4089f0:	bl	4021b0 <dcgettext@plt>
  4089f4:	ldp	x19, x20, [sp, #16]
  4089f8:	ldp	x21, x22, [sp, #32]
  4089fc:	ldp	x23, x24, [sp, #48]
  408a00:	b	408570 <ferror@plt+0x62d0>
  408a04:	bl	403b1c <ferror@plt+0x187c>
  408a08:	mov	w0, #0x0                   	// #0
  408a0c:	bl	401d80 <exit@plt>
  408a10:	bl	407cb4 <ferror@plt+0x5a14>
  408a14:	cbz	x0, 408a38 <ferror@plt+0x6798>
  408a18:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408a1c:	add	x1, x1, #0x158
  408a20:	bl	408340 <ferror@plt+0x60a0>
  408a24:	cbz	x0, 408a58 <ferror@plt+0x67b8>
  408a28:	ldp	x19, x20, [sp, #16]
  408a2c:	ldp	x21, x22, [sp, #32]
  408a30:	ldp	x23, x24, [sp, #48]
  408a34:	b	408570 <ferror@plt+0x62d0>
  408a38:	mov	w2, #0x5                   	// #5
  408a3c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408a40:	add	x1, x1, #0xa50
  408a44:	bl	4021b0 <dcgettext@plt>
  408a48:	ldp	x19, x20, [sp, #16]
  408a4c:	ldp	x21, x22, [sp, #32]
  408a50:	ldp	x23, x24, [sp, #48]
  408a54:	b	408570 <ferror@plt+0x62d0>
  408a58:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408a5c:	ldr	x1, [x1, #816]
  408a60:	mov	w2, #0xa                   	// #10
  408a64:	str	w2, [x1, #20]
  408a68:	ldp	x19, x20, [sp, #16]
  408a6c:	ldp	x21, x22, [sp, #32]
  408a70:	ldp	x23, x24, [sp, #48]
  408a74:	b	408570 <ferror@plt+0x62d0>
  408a78:	bl	407cb4 <ferror@plt+0x5a14>
  408a7c:	cbz	x0, 408d98 <ferror@plt+0x6af8>
  408a80:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408a84:	add	x1, x1, #0x158
  408a88:	bl	408340 <ferror@plt+0x60a0>
  408a8c:	cbz	x0, 408aa0 <ferror@plt+0x6800>
  408a90:	ldp	x19, x20, [sp, #16]
  408a94:	ldp	x21, x22, [sp, #32]
  408a98:	ldp	x23, x24, [sp, #48]
  408a9c:	b	408570 <ferror@plt+0x62d0>
  408aa0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408aa4:	ldr	x1, [x1, #816]
  408aa8:	mov	w2, #0xf                   	// #15
  408aac:	str	w2, [x1, #20]
  408ab0:	ldp	x19, x20, [sp, #16]
  408ab4:	ldp	x21, x22, [sp, #32]
  408ab8:	ldp	x23, x24, [sp, #48]
  408abc:	b	408570 <ferror@plt+0x62d0>
  408ac0:	bl	407cb4 <ferror@plt+0x5a14>
  408ac4:	cbz	x0, 408ae8 <ferror@plt+0x6848>
  408ac8:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408acc:	add	x1, x1, #0x158
  408ad0:	bl	408340 <ferror@plt+0x60a0>
  408ad4:	cbz	x0, 408b08 <ferror@plt+0x6868>
  408ad8:	ldp	x19, x20, [sp, #16]
  408adc:	ldp	x21, x22, [sp, #32]
  408ae0:	ldp	x23, x24, [sp, #48]
  408ae4:	b	408570 <ferror@plt+0x62d0>
  408ae8:	mov	w2, #0x5                   	// #5
  408aec:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408af0:	add	x1, x1, #0xa78
  408af4:	bl	4021b0 <dcgettext@plt>
  408af8:	ldp	x19, x20, [sp, #16]
  408afc:	ldp	x21, x22, [sp, #32]
  408b00:	ldp	x23, x24, [sp, #48]
  408b04:	b	408570 <ferror@plt+0x62d0>
  408b08:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408b0c:	ldr	x1, [x1, #816]
  408b10:	mov	w2, #0xe                   	// #14
  408b14:	str	w2, [x1, #20]
  408b18:	ldp	x19, x20, [sp, #16]
  408b1c:	ldp	x21, x22, [sp, #32]
  408b20:	ldp	x23, x24, [sp, #48]
  408b24:	b	408570 <ferror@plt+0x62d0>
  408b28:	bl	407cb4 <ferror@plt+0x5a14>
  408b2c:	cbz	x0, 408b38 <ferror@plt+0x6898>
  408b30:	ldrb	w1, [x0]
  408b34:	cbnz	w1, 408b5c <ferror@plt+0x68bc>
  408b38:	mov	w2, #0x5                   	// #5
  408b3c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408b40:	add	x1, x1, #0xaa0
  408b44:	mov	x0, #0x0                   	// #0
  408b48:	bl	4021b0 <dcgettext@plt>
  408b4c:	ldp	x19, x20, [sp, #16]
  408b50:	ldp	x21, x22, [sp, #32]
  408b54:	ldp	x23, x24, [sp, #48]
  408b58:	b	408570 <ferror@plt+0x62d0>
  408b5c:	mov	w2, #0x0                   	// #0
  408b60:	add	x1, sp, #0x58
  408b64:	bl	4020d0 <strtol@plt>
  408b68:	ldr	x1, [sp, #88]
  408b6c:	ldrb	w1, [x1]
  408b70:	cbnz	w1, 408b38 <ferror@plt+0x6898>
  408b74:	sub	x2, x0, #0x1
  408b78:	mov	x1, #0x93fe                	// #37886
  408b7c:	movk	x1, #0x7735, lsl #16
  408b80:	cmp	x2, x1
  408b84:	b.hi	408b38 <ferror@plt+0x6898>  // b.pmore
  408b88:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408b8c:	str	w0, [x1, #828]
  408b90:	mov	x0, #0x0                   	// #0
  408b94:	ldp	x19, x20, [sp, #16]
  408b98:	ldp	x21, x22, [sp, #32]
  408b9c:	ldp	x23, x24, [sp, #48]
  408ba0:	b	408570 <ferror@plt+0x62d0>
  408ba4:	bl	407cb4 <ferror@plt+0x5a14>
  408ba8:	cbz	x0, 408bcc <ferror@plt+0x692c>
  408bac:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408bb0:	add	x1, x1, #0x158
  408bb4:	bl	408340 <ferror@plt+0x60a0>
  408bb8:	cbz	x0, 408bec <ferror@plt+0x694c>
  408bbc:	ldp	x19, x20, [sp, #16]
  408bc0:	ldp	x21, x22, [sp, #32]
  408bc4:	ldp	x23, x24, [sp, #48]
  408bc8:	b	408570 <ferror@plt+0x62d0>
  408bcc:	mov	w2, #0x5                   	// #5
  408bd0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408bd4:	add	x1, x1, #0xad0
  408bd8:	bl	4021b0 <dcgettext@plt>
  408bdc:	ldp	x19, x20, [sp, #16]
  408be0:	ldp	x21, x22, [sp, #32]
  408be4:	ldp	x23, x24, [sp, #48]
  408be8:	b	408570 <ferror@plt+0x62d0>
  408bec:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408bf0:	ldr	x1, [x1, #816]
  408bf4:	mov	w2, #0xc                   	// #12
  408bf8:	str	w2, [x1, #20]
  408bfc:	ldp	x19, x20, [sp, #16]
  408c00:	ldp	x21, x22, [sp, #32]
  408c04:	ldp	x23, x24, [sp, #48]
  408c08:	b	408570 <ferror@plt+0x62d0>
  408c0c:	bl	407cb4 <ferror@plt+0x5a14>
  408c10:	cbz	x0, 408c30 <ferror@plt+0x6990>
  408c14:	mov	w1, #0x6                   	// #6
  408c18:	bl	40b544 <ferror@plt+0x92a4>
  408c1c:	mov	x0, #0x0                   	// #0
  408c20:	ldp	x19, x20, [sp, #16]
  408c24:	ldp	x21, x22, [sp, #32]
  408c28:	ldp	x23, x24, [sp, #48]
  408c2c:	b	408570 <ferror@plt+0x62d0>
  408c30:	mov	w2, #0x5                   	// #5
  408c34:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408c38:	add	x1, x1, #0xaf8
  408c3c:	bl	4021b0 <dcgettext@plt>
  408c40:	ldp	x19, x20, [sp, #16]
  408c44:	ldp	x21, x22, [sp, #32]
  408c48:	ldp	x23, x24, [sp, #48]
  408c4c:	b	408570 <ferror@plt+0x62d0>
  408c50:	bl	407cb4 <ferror@plt+0x5a14>
  408c54:	cbz	x0, 408c78 <ferror@plt+0x69d8>
  408c58:	adrp	x1, 407000 <ferror@plt+0x4d60>
  408c5c:	add	x1, x1, #0xf48
  408c60:	bl	408340 <ferror@plt+0x60a0>
  408c64:	cbz	x0, 408c98 <ferror@plt+0x69f8>
  408c68:	ldp	x19, x20, [sp, #16]
  408c6c:	ldp	x21, x22, [sp, #32]
  408c70:	ldp	x23, x24, [sp, #48]
  408c74:	b	408570 <ferror@plt+0x62d0>
  408c78:	mov	w2, #0x5                   	// #5
  408c7c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408c80:	add	x1, x1, #0xb28
  408c84:	bl	4021b0 <dcgettext@plt>
  408c88:	ldp	x19, x20, [sp, #16]
  408c8c:	ldp	x21, x22, [sp, #32]
  408c90:	ldp	x23, x24, [sp, #48]
  408c94:	b	408570 <ferror@plt+0x62d0>
  408c98:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408c9c:	ldr	x1, [x1, #816]
  408ca0:	mov	w2, #0xb                   	// #11
  408ca4:	str	w2, [x1, #20]
  408ca8:	ldp	x19, x20, [sp, #16]
  408cac:	ldp	x21, x22, [sp, #32]
  408cb0:	ldp	x23, x24, [sp, #48]
  408cb4:	b	408570 <ferror@plt+0x62d0>
  408cb8:	bl	407cb4 <ferror@plt+0x5a14>
  408cbc:	cbz	x0, 408ce0 <ferror@plt+0x6a40>
  408cc0:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408cc4:	add	x1, x1, #0x1e8
  408cc8:	bl	408340 <ferror@plt+0x60a0>
  408ccc:	cbz	x0, 408d00 <ferror@plt+0x6a60>
  408cd0:	ldp	x19, x20, [sp, #16]
  408cd4:	ldp	x21, x22, [sp, #32]
  408cd8:	ldp	x23, x24, [sp, #48]
  408cdc:	b	408570 <ferror@plt+0x62d0>
  408ce0:	mov	w2, #0x5                   	// #5
  408ce4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408ce8:	add	x1, x1, #0xb48
  408cec:	bl	4021b0 <dcgettext@plt>
  408cf0:	ldp	x19, x20, [sp, #16]
  408cf4:	ldp	x21, x22, [sp, #32]
  408cf8:	ldp	x23, x24, [sp, #48]
  408cfc:	b	408570 <ferror@plt+0x62d0>
  408d00:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408d04:	ldr	x1, [x1, #816]
  408d08:	mov	w2, #0x2                   	// #2
  408d0c:	str	w2, [x1, #20]
  408d10:	ldp	x19, x20, [sp, #16]
  408d14:	ldp	x21, x22, [sp, #32]
  408d18:	ldp	x23, x24, [sp, #48]
  408d1c:	b	408570 <ferror@plt+0x62d0>
  408d20:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  408d24:	ldr	w0, [x0, #1260]
  408d28:	cmp	w0, #0x2
  408d2c:	b.ne	408d44 <ferror@plt+0x6aa4>  // b.any
  408d30:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408d34:	add	x1, x1, #0xb78
  408d38:	ldr	x0, [x26, #8]
  408d3c:	bl	4020a0 <strcmp@plt>
  408d40:	cbz	w0, 408d68 <ferror@plt+0x6ac8>
  408d44:	mov	w2, #0x5                   	// #5
  408d48:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408d4c:	add	x1, x1, #0xb88
  408d50:	mov	x0, #0x0                   	// #0
  408d54:	bl	4021b0 <dcgettext@plt>
  408d58:	ldp	x19, x20, [sp, #16]
  408d5c:	ldp	x21, x22, [sp, #32]
  408d60:	ldp	x23, x24, [sp, #48]
  408d64:	b	408570 <ferror@plt+0x62d0>
  408d68:	bl	407ec4 <ferror@plt+0x5c24>
  408d6c:	mov	w0, #0x0                   	// #0
  408d70:	bl	401d80 <exit@plt>
  408d74:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408d78:	ldr	w0, [x1, #860]
  408d7c:	orr	w0, w0, #0x400
  408d80:	str	w0, [x1, #860]
  408d84:	mov	x0, #0x0                   	// #0
  408d88:	ldp	x19, x20, [sp, #16]
  408d8c:	ldp	x21, x22, [sp, #32]
  408d90:	ldp	x23, x24, [sp, #48]
  408d94:	b	408570 <ferror@plt+0x62d0>
  408d98:	adrp	x0, 413000 <ferror@plt+0x10d60>
  408d9c:	add	x0, x0, #0x7c8
  408da0:	ldp	x19, x20, [sp, #16]
  408da4:	ldp	x21, x22, [sp, #32]
  408da8:	ldp	x23, x24, [sp, #48]
  408dac:	b	408570 <ferror@plt+0x62d0>
  408db0:	ldr	x0, [x23, #8]
  408db4:	br	x0
  408db8:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  408dbc:	ldr	x1, [x0, #1408]
  408dc0:	add	x0, sp, #0x60
  408dc4:	bl	4020a0 <strcmp@plt>
  408dc8:	cbz	w0, 4085b8 <ferror@plt+0x6318>
  408dcc:	mov	w2, #0x5                   	// #5
  408dd0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408dd4:	add	x1, x1, #0x800
  408dd8:	mov	x0, #0x0                   	// #0
  408ddc:	bl	4021b0 <dcgettext@plt>
  408de0:	ldp	x19, x20, [sp, #16]
  408de4:	ldp	x21, x22, [sp, #32]
  408de8:	ldp	x23, x24, [sp, #48]
  408dec:	b	408570 <ferror@plt+0x62d0>
  408df0:	stp	x29, x30, [sp, #-96]!
  408df4:	mov	x29, sp
  408df8:	stp	x19, x20, [sp, #16]
  408dfc:	stp	x21, x22, [sp, #32]
  408e00:	stp	x25, x26, [sp, #64]
  408e04:	adrp	x20, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  408e08:	add	x20, x20, #0x4e0
  408e0c:	adrp	x26, 428000 <ferror@plt+0x25d60>
  408e10:	adrp	x25, 414000 <ferror@plt+0x11d60>
  408e14:	add	x25, x25, #0x2fc
  408e18:	b	409b40 <ferror@plt+0x78a0>
  408e1c:	add	x4, x4, #0x1
  408e20:	str	x4, [x20]
  408e24:	cbz	w1, 409b40 <ferror@plt+0x78a0>
  408e28:	adrp	x19, 414000 <ferror@plt+0x11d60>
  408e2c:	add	x19, x19, #0x208
  408e30:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  408e34:	add	x21, x0, #0xc18
  408e38:	mov	w22, #0x5                   	// #5
  408e3c:	b	408e60 <ferror@plt+0x6bc0>
  408e40:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408e44:	mov	w1, #0x1                   	// #1
  408e48:	str	w1, [x0, #832]
  408e4c:	ldr	x0, [x20]
  408e50:	add	x1, x0, #0x1
  408e54:	str	x1, [x20]
  408e58:	ldrb	w1, [x0, #1]
  408e5c:	cbz	w1, 409b40 <ferror@plt+0x78a0>
  408e60:	cmp	w1, #0x79
  408e64:	b.hi	4093c4 <ferror@plt+0x7124>  // b.pmore
  408e68:	ldrh	w0, [x19, w1, uxtw #1]
  408e6c:	adr	x1, 408e78 <ferror@plt+0x6bd8>
  408e70:	add	x0, x1, w0, sxth #2
  408e74:	br	x0
  408e78:	bl	407c4c <ferror@plt+0x59ac>
  408e7c:	cbz	x0, 408ea4 <ferror@plt+0x6c04>
  408e80:	adrp	x1, 407000 <ferror@plt+0x4d60>
  408e84:	add	x1, x1, #0xf14
  408e88:	bl	408340 <ferror@plt+0x60a0>
  408e8c:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  408e90:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408e94:	ldr	x0, [x0, #816]
  408e98:	mov	w1, #0xd                   	// #13
  408e9c:	str	w1, [x0, #20]
  408ea0:	b	409b40 <ferror@plt+0x78a0>
  408ea4:	mov	w2, #0x5                   	// #5
  408ea8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408eac:	add	x1, x1, #0xc00
  408eb0:	bl	4021b0 <dcgettext@plt>
  408eb4:	b	409b3c <ferror@plt+0x789c>
  408eb8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408ebc:	ldr	w0, [x1, #872]
  408ec0:	orr	w0, w0, #0x80
  408ec4:	str	w0, [x1, #872]
  408ec8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408ecc:	ldr	w0, [x1, #860]
  408ed0:	orr	w0, w0, #0x1
  408ed4:	str	w0, [x1, #860]
  408ed8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408edc:	mov	w1, #0x1                   	// #1
  408ee0:	str	w1, [x0, #932]
  408ee4:	b	408e4c <ferror@plt+0x6bac>
  408ee8:	bl	407c4c <ferror@plt+0x59ac>
  408eec:	cbz	x0, 408f14 <ferror@plt+0x6c74>
  408ef0:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408ef4:	add	x1, x1, #0x294
  408ef8:	bl	408340 <ferror@plt+0x60a0>
  408efc:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  408f00:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408f04:	ldr	x0, [x0, #816]
  408f08:	mov	w1, #0x5                   	// #5
  408f0c:	str	w1, [x0, #20]
  408f10:	b	409b40 <ferror@plt+0x78a0>
  408f14:	mov	w2, #0x5                   	// #5
  408f18:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408f1c:	add	x1, x1, #0xc28
  408f20:	bl	4021b0 <dcgettext@plt>
  408f24:	b	409b3c <ferror@plt+0x789c>
  408f28:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408f2c:	mov	w1, #0x75                  	// #117
  408f30:	str	w1, [x0, #856]
  408f34:	b	408e4c <ferror@plt+0x6bac>
  408f38:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408f3c:	ldr	w0, [x1, #928]
  408f40:	orr	w0, w0, #0x10
  408f44:	str	w0, [x1, #928]
  408f48:	b	408e4c <ferror@plt+0x6bac>
  408f4c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408f50:	ldr	w0, [x1, #872]
  408f54:	orr	w0, w0, #0x20
  408f58:	str	w0, [x1, #872]
  408f5c:	b	408e4c <ferror@plt+0x6bac>
  408f60:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408f64:	mov	w1, #0x1                   	// #1
  408f68:	str	w1, [x0, #892]
  408f6c:	b	408e4c <ferror@plt+0x6bac>
  408f70:	bl	407c4c <ferror@plt+0x59ac>
  408f74:	cbz	x0, 408f84 <ferror@plt+0x6ce4>
  408f78:	mov	w1, #0x1                   	// #1
  408f7c:	bl	40b544 <ferror@plt+0x92a4>
  408f80:	b	409b40 <ferror@plt+0x78a0>
  408f84:	mov	w2, #0x5                   	// #5
  408f88:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408f8c:	add	x1, x1, #0xc50
  408f90:	bl	4021b0 <dcgettext@plt>
  408f94:	b	409b3c <ferror@plt+0x789c>
  408f98:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408f9c:	ldr	w0, [x1, #872]
  408fa0:	orr	w0, w0, #0x10
  408fa4:	str	w0, [x1, #872]
  408fa8:	b	408e4c <ferror@plt+0x6bac>
  408fac:	adrp	x1, 428000 <ferror@plt+0x25d60>
  408fb0:	ldr	w0, [x1, #928]
  408fb4:	orr	w0, w0, #0x8
  408fb8:	str	w0, [x1, #928]
  408fbc:	b	408e4c <ferror@plt+0x6bac>
  408fc0:	bl	407c4c <ferror@plt+0x59ac>
  408fc4:	cbz	x0, 408fec <ferror@plt+0x6d4c>
  408fc8:	adrp	x1, 408000 <ferror@plt+0x5d60>
  408fcc:	add	x1, x1, #0x1e8
  408fd0:	bl	408340 <ferror@plt+0x60a0>
  408fd4:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  408fd8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  408fdc:	ldr	x0, [x0, #816]
  408fe0:	mov	w1, #0x1                   	// #1
  408fe4:	str	w1, [x0, #20]
  408fe8:	b	409b40 <ferror@plt+0x78a0>
  408fec:	mov	w2, #0x5                   	// #5
  408ff0:	adrp	x1, 413000 <ferror@plt+0x10d60>
  408ff4:	add	x1, x1, #0xc80
  408ff8:	bl	4021b0 <dcgettext@plt>
  408ffc:	b	409b3c <ferror@plt+0x789c>
  409000:	ldr	w0, [x20, #12]
  409004:	cmp	w0, #0x2
  409008:	b.ne	409024 <ferror@plt+0x6d84>  // b.any
  40900c:	ldr	x0, [x20, #16]
  409010:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409014:	add	x1, x1, #0xca8
  409018:	ldr	x0, [x0, #8]
  40901c:	bl	4020a0 <strcmp@plt>
  409020:	cbz	w0, 40903c <ferror@plt+0x6d9c>
  409024:	mov	w2, #0x5                   	// #5
  409028:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40902c:	add	x1, x1, #0xcb0
  409030:	mov	x0, #0x0                   	// #0
  409034:	bl	4021b0 <dcgettext@plt>
  409038:	b	409b3c <ferror@plt+0x789c>
  40903c:	stp	x23, x24, [sp, #48]
  409040:	str	x27, [sp, #80]
  409044:	bl	407ec4 <ferror@plt+0x5c24>
  409048:	mov	w0, #0x0                   	// #0
  40904c:	bl	401d80 <exit@plt>
  409050:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409054:	ldr	w0, [x1, #872]
  409058:	orr	w0, w0, #0x20
  40905c:	str	w0, [x1, #872]
  409060:	b	408e4c <ferror@plt+0x6bac>
  409064:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409068:	ldr	w0, [x1, #912]
  40906c:	orr	w0, w0, #0x8
  409070:	str	w0, [x1, #912]
  409074:	b	408e4c <ferror@plt+0x6bac>
  409078:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40907c:	ldr	w0, [x1, #872]
  409080:	orr	w0, w0, #0x1
  409084:	str	w0, [x1, #872]
  409088:	b	408e4c <ferror@plt+0x6bac>
  40908c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409090:	ldr	w0, [x1, #912]
  409094:	orr	w0, w0, #0x4
  409098:	str	w0, [x1, #912]
  40909c:	b	408e4c <ferror@plt+0x6bac>
  4090a0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4090a4:	mov	w1, #0x1                   	// #1
  4090a8:	str	w1, [x0, #832]
  4090ac:	b	408e4c <ferror@plt+0x6bac>
  4090b0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4090b4:	ldr	w0, [x1, #860]
  4090b8:	orr	w0, w0, #0x1
  4090bc:	str	w0, [x1, #860]
  4090c0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4090c4:	mov	w1, #0x1                   	// #1
  4090c8:	str	w1, [x0, #932]
  4090cc:	b	408e4c <ferror@plt+0x6bac>
  4090d0:	bl	407c4c <ferror@plt+0x59ac>
  4090d4:	mov	x19, x0
  4090d8:	cbz	x0, 409118 <ferror@plt+0x6e78>
  4090dc:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4090e0:	add	x1, x1, #0x158
  4090e4:	bl	408340 <ferror@plt+0x60a0>
  4090e8:	cbz	x0, 409130 <ferror@plt+0x6e90>
  4090ec:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4090f0:	add	x1, x1, #0x294
  4090f4:	mov	x0, x19
  4090f8:	bl	408340 <ferror@plt+0x60a0>
  4090fc:	cbz	x0, 409144 <ferror@plt+0x6ea4>
  409100:	mov	w2, #0x5                   	// #5
  409104:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409108:	add	x1, x1, #0xd10
  40910c:	mov	x0, #0x0                   	// #0
  409110:	bl	4021b0 <dcgettext@plt>
  409114:	b	409b3c <ferror@plt+0x789c>
  409118:	mov	w2, #0x5                   	// #5
  40911c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409120:	add	x1, x1, #0xcd0
  409124:	mov	x0, #0x0                   	// #0
  409128:	bl	4021b0 <dcgettext@plt>
  40912c:	b	409b3c <ferror@plt+0x789c>
  409130:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409134:	ldr	x0, [x0, #816]
  409138:	mov	w1, #0xc                   	// #12
  40913c:	str	w1, [x0, #20]
  409140:	b	409b40 <ferror@plt+0x78a0>
  409144:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409148:	ldr	x0, [x0, #816]
  40914c:	mov	w1, #0x6                   	// #6
  409150:	str	w1, [x0, #20]
  409154:	b	409b40 <ferror@plt+0x78a0>
  409158:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40915c:	ldr	x0, [x0, #792]
  409160:	cbz	x0, 409178 <ferror@plt+0x6ed8>
  409164:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409168:	ldr	w0, [x1, #860]
  40916c:	orr	w0, w0, #0x2
  409170:	str	w0, [x1, #860]
  409174:	b	408e4c <ferror@plt+0x6bac>
  409178:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40917c:	ldr	w0, [x1, #872]
  409180:	orr	w0, w0, #0x2
  409184:	str	w0, [x1, #872]
  409188:	b	408e4c <ferror@plt+0x6bac>
  40918c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409190:	ldr	w0, [x1, #860]
  409194:	orr	w0, w0, #0x4
  409198:	str	w0, [x1, #860]
  40919c:	b	408e4c <ferror@plt+0x6bac>
  4091a0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4091a4:	ldr	w0, [x1, #928]
  4091a8:	orr	w0, w0, #0x4
  4091ac:	str	w0, [x1, #928]
  4091b0:	b	408e4c <ferror@plt+0x6bac>
  4091b4:	bl	407c4c <ferror@plt+0x59ac>
  4091b8:	cbz	x0, 4091c8 <ferror@plt+0x6f28>
  4091bc:	mov	w1, #0x2                   	// #2
  4091c0:	bl	40b544 <ferror@plt+0x92a4>
  4091c4:	b	409b40 <ferror@plt+0x78a0>
  4091c8:	mov	w2, #0x5                   	// #5
  4091cc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4091d0:	add	x1, x1, #0xd50
  4091d4:	bl	4021b0 <dcgettext@plt>
  4091d8:	b	409b3c <ferror@plt+0x789c>
  4091dc:	bl	407c4c <ferror@plt+0x59ac>
  4091e0:	cbz	x0, 409208 <ferror@plt+0x6f68>
  4091e4:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4091e8:	add	x1, x1, #0x158
  4091ec:	bl	408340 <ferror@plt+0x60a0>
  4091f0:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  4091f4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4091f8:	ldr	x0, [x0, #816]
  4091fc:	mov	w1, #0xa                   	// #10
  409200:	str	w1, [x0, #20]
  409204:	b	409b40 <ferror@plt+0x78a0>
  409208:	mov	w2, #0x5                   	// #5
  40920c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409210:	add	x1, x1, #0xd78
  409214:	bl	4021b0 <dcgettext@plt>
  409218:	b	409b3c <ferror@plt+0x789c>
  40921c:	bl	407c4c <ferror@plt+0x59ac>
  409220:	cbz	x0, 409abc <ferror@plt+0x781c>
  409224:	adrp	x1, 408000 <ferror@plt+0x5d60>
  409228:	add	x1, x1, #0x158
  40922c:	bl	408340 <ferror@plt+0x60a0>
  409230:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409234:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409238:	ldr	x0, [x0, #816]
  40923c:	mov	w1, #0xf                   	// #15
  409240:	str	w1, [x0, #20]
  409244:	b	409b40 <ferror@plt+0x78a0>
  409248:	bl	407c4c <ferror@plt+0x59ac>
  40924c:	cbz	x0, 409274 <ferror@plt+0x6fd4>
  409250:	adrp	x1, 408000 <ferror@plt+0x5d60>
  409254:	add	x1, x1, #0x158
  409258:	bl	408340 <ferror@plt+0x60a0>
  40925c:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409260:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409264:	ldr	x0, [x0, #816]
  409268:	mov	w1, #0xc                   	// #12
  40926c:	str	w1, [x0, #20]
  409270:	b	409b40 <ferror@plt+0x78a0>
  409274:	mov	w2, #0x5                   	// #5
  409278:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40927c:	add	x1, x1, #0xda0
  409280:	bl	4021b0 <dcgettext@plt>
  409284:	b	409b3c <ferror@plt+0x789c>
  409288:	bl	407c4c <ferror@plt+0x59ac>
  40928c:	cbz	x0, 4092b4 <ferror@plt+0x7014>
  409290:	adrp	x1, 407000 <ferror@plt+0x4d60>
  409294:	add	x1, x1, #0xf48
  409298:	bl	408340 <ferror@plt+0x60a0>
  40929c:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  4092a0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4092a4:	ldr	x0, [x0, #816]
  4092a8:	mov	w1, #0xb                   	// #11
  4092ac:	str	w1, [x0, #20]
  4092b0:	b	409b40 <ferror@plt+0x78a0>
  4092b4:	mov	w2, #0x5                   	// #5
  4092b8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4092bc:	add	x1, x1, #0xdc8
  4092c0:	bl	4021b0 <dcgettext@plt>
  4092c4:	b	409b3c <ferror@plt+0x789c>
  4092c8:	bl	407c4c <ferror@plt+0x59ac>
  4092cc:	cbz	x0, 4092f4 <ferror@plt+0x7054>
  4092d0:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4092d4:	add	x1, x1, #0x1e8
  4092d8:	bl	408340 <ferror@plt+0x60a0>
  4092dc:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  4092e0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4092e4:	ldr	x0, [x0, #816]
  4092e8:	mov	w1, #0x2                   	// #2
  4092ec:	str	w1, [x0, #20]
  4092f0:	b	409b40 <ferror@plt+0x78a0>
  4092f4:	mov	w2, #0x5                   	// #5
  4092f8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4092fc:	add	x1, x1, #0xdf8
  409300:	bl	4021b0 <dcgettext@plt>
  409304:	b	409b3c <ferror@plt+0x789c>
  409308:	ldr	w0, [x20, #24]
  40930c:	add	w0, w0, #0x1
  409310:	str	w0, [x20, #24]
  409314:	b	408e4c <ferror@plt+0x6bac>
  409318:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40931c:	ldr	w0, [x0, #728]
  409320:	tbz	w0, #11, 409338 <ferror@plt+0x7098>
  409324:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409328:	ldr	w0, [x1, #872]
  40932c:	orr	w0, w0, #0x4
  409330:	str	w0, [x1, #872]
  409334:	b	408e4c <ferror@plt+0x6bac>
  409338:	tbz	w0, #10, 409358 <ferror@plt+0x70b8>
  40933c:	ldr	w0, [x20, #24]
  409340:	add	w0, w0, #0x2
  409344:	str	w0, [x20, #24]
  409348:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40934c:	mov	w1, #0x1                   	// #1
  409350:	str	w1, [x0, #932]
  409354:	b	408e4c <ferror@plt+0x6bac>
  409358:	mov	w2, #0x5                   	// #5
  40935c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409360:	add	x1, x1, #0xe18
  409364:	mov	x0, #0x0                   	// #0
  409368:	bl	4021b0 <dcgettext@plt>
  40936c:	b	409b3c <ferror@plt+0x789c>
  409370:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409374:	ldr	w0, [x1, #872]
  409378:	orr	w0, w0, #0x4
  40937c:	str	w0, [x1, #872]
  409380:	b	408e4c <ferror@plt+0x6bac>
  409384:	mov	w2, #0x5                   	// #5
  409388:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40938c:	add	x1, x1, #0xe40
  409390:	mov	x0, #0x0                   	// #0
  409394:	bl	4021b0 <dcgettext@plt>
  409398:	b	409b3c <ferror@plt+0x789c>
  40939c:	mov	w2, w22
  4093a0:	mov	x1, x21
  4093a4:	mov	x0, #0x0                   	// #0
  4093a8:	bl	4021b0 <dcgettext@plt>
  4093ac:	mov	x2, x0
  4093b0:	mov	w1, #0x1ef                 	// #495
  4093b4:	adrp	x0, 413000 <ferror@plt+0x10d60>
  4093b8:	add	x0, x0, #0xe70
  4093bc:	bl	403d4c <ferror@plt+0x1aac>
  4093c0:	b	408e4c <ferror@plt+0x6bac>
  4093c4:	mov	w2, #0x5                   	// #5
  4093c8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4093cc:	add	x1, x1, #0xe80
  4093d0:	mov	x0, #0x0                   	// #0
  4093d4:	bl	4021b0 <dcgettext@plt>
  4093d8:	b	409b3c <ferror@plt+0x789c>
  4093dc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4093e0:	ldr	w0, [x0, #728]
  4093e4:	tbz	w0, #4, 40942c <ferror@plt+0x718c>
  4093e8:	mov	w0, #0x1                   	// #1
  4093ec:	str	w0, [x26, #732]
  4093f0:	ldr	x0, [x2, x5, lsl #3]
  4093f4:	str	x0, [x20]
  4093f8:	ldrb	w1, [x0]
  4093fc:	cmp	w1, #0x2d
  409400:	b.eq	409b14 <ferror@plt+0x7874>  // b.none
  409404:	sub	x0, x0, #0x1
  409408:	str	x0, [x20]
  40940c:	ldr	w0, [x20, #28]
  409410:	cbnz	w0, 409b14 <ferror@plt+0x7874>
  409414:	mov	w2, #0x5                   	// #5
  409418:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40941c:	add	x1, x1, #0xec0
  409420:	mov	x0, #0x0                   	// #0
  409424:	bl	4021b0 <dcgettext@plt>
  409428:	b	409b3c <ferror@plt+0x789c>
  40942c:	mov	w2, #0x5                   	// #5
  409430:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409434:	add	x1, x1, #0xe98
  409438:	mov	x0, #0x0                   	// #0
  40943c:	bl	4021b0 <dcgettext@plt>
  409440:	b	409bf4 <ferror@plt+0x7954>
  409444:	mov	w2, #0x5                   	// #5
  409448:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40944c:	add	x1, x1, #0xea0
  409450:	mov	x0, #0x0                   	// #0
  409454:	bl	4021b0 <dcgettext@plt>
  409458:	b	409b3c <ferror@plt+0x789c>
  40945c:	mov	w2, #0x5                   	// #5
  409460:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409464:	add	x1, x1, #0xee0
  409468:	mov	x0, #0x0                   	// #0
  40946c:	bl	4021b0 <dcgettext@plt>
  409470:	b	409b3c <ferror@plt+0x789c>
  409474:	adrp	x1, 408000 <ferror@plt+0x5d60>
  409478:	add	x1, x1, #0x158
  40947c:	bl	408340 <ferror@plt+0x60a0>
  409480:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409484:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409488:	ldr	x0, [x0, #816]
  40948c:	mov	w1, #0xa                   	// #10
  409490:	str	w1, [x0, #20]
  409494:	b	409b40 <ferror@plt+0x78a0>
  409498:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40949c:	ldr	w0, [x1, #928]
  4094a0:	orr	w0, w0, #0x1
  4094a4:	str	w0, [x1, #928]
  4094a8:	ldr	x1, [x20]
  4094ac:	add	x0, x1, #0x1
  4094b0:	str	x0, [x20]
  4094b4:	ldrb	w1, [x1, #1]
  4094b8:	cbz	w1, 409b40 <ferror@plt+0x78a0>
  4094bc:	cmp	w1, #0x78
  4094c0:	b.hi	40999c <ferror@plt+0x76fc>  // b.pmore
  4094c4:	ldrh	w1, [x25, w1, uxtw #1]
  4094c8:	adr	x2, 4094d4 <ferror@plt+0x7234>
  4094cc:	add	x1, x2, w1, sxth #2
  4094d0:	br	x1
  4094d4:	ldr	w0, [x20, #12]
  4094d8:	cmp	w0, #0x2
  4094dc:	b.ne	4094f8 <ferror@plt+0x7258>  // b.any
  4094e0:	ldr	x0, [x20, #16]
  4094e4:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4094e8:	add	x1, x1, #0xf10
  4094ec:	ldr	x0, [x0, #8]
  4094f0:	bl	4020a0 <strcmp@plt>
  4094f4:	cbz	w0, 409510 <ferror@plt+0x7270>
  4094f8:	mov	w2, #0x5                   	// #5
  4094fc:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409500:	add	x1, x1, #0xf18
  409504:	mov	x0, #0x0                   	// #0
  409508:	bl	4021b0 <dcgettext@plt>
  40950c:	b	409b3c <ferror@plt+0x789c>
  409510:	stp	x23, x24, [sp, #48]
  409514:	str	x27, [sp, #80]
  409518:	bl	407440 <ferror@plt+0x51a0>
  40951c:	mov	w0, #0x0                   	// #0
  409520:	bl	401d80 <exit@plt>
  409524:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409528:	ldr	w0, [x1, #928]
  40952c:	orr	w0, w0, #0x2
  409530:	str	w0, [x1, #928]
  409534:	b	4094a8 <ferror@plt+0x7208>
  409538:	bl	407c4c <ferror@plt+0x59ac>
  40953c:	cbz	x0, 40954c <ferror@plt+0x72ac>
  409540:	mov	w1, #0x3                   	// #3
  409544:	bl	40b544 <ferror@plt+0x92a4>
  409548:	b	409b40 <ferror@plt+0x78a0>
  40954c:	mov	w2, #0x5                   	// #5
  409550:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409554:	add	x1, x1, #0xf38
  409558:	bl	4021b0 <dcgettext@plt>
  40955c:	b	409b3c <ferror@plt+0x789c>
  409560:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409564:	mov	w1, #0x1                   	// #1
  409568:	str	w1, [x0, #884]
  40956c:	b	4094a8 <ferror@plt+0x7208>
  409570:	mov	x0, #0x18                  	// #24
  409574:	bl	401f10 <malloc@plt>
  409578:	mov	x22, x0
  40957c:	mov	x0, #0x40                  	// #64
  409580:	bl	401f10 <malloc@plt>
  409584:	str	x0, [x22, #8]
  409588:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40958c:	ldr	x1, [x1, #848]
  409590:	str	x1, [x0]
  409594:	mov	w0, #0xb                   	// #11
  409598:	str	w0, [x22, #20]
  40959c:	mov	w0, #0x1                   	// #1
  4095a0:	str	w0, [x22, #16]
  4095a4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4095a8:	ldr	x1, [x0, #816]
  4095ac:	str	x1, [x22]
  4095b0:	str	x22, [x0, #816]
  4095b4:	b	4094a8 <ferror@plt+0x7208>
  4095b8:	bl	407c4c <ferror@plt+0x59ac>
  4095bc:	cbz	x0, 4095e4 <ferror@plt+0x7344>
  4095c0:	adrp	x1, 408000 <ferror@plt+0x5d60>
  4095c4:	add	x1, x1, #0x1e8
  4095c8:	bl	408340 <ferror@plt+0x60a0>
  4095cc:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  4095d0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4095d4:	ldr	x0, [x0, #816]
  4095d8:	mov	w1, #0x2                   	// #2
  4095dc:	str	w1, [x0, #20]
  4095e0:	b	409b40 <ferror@plt+0x78a0>
  4095e4:	mov	w2, #0x5                   	// #5
  4095e8:	adrp	x1, 413000 <ferror@plt+0x10d60>
  4095ec:	add	x1, x1, #0xf68
  4095f0:	bl	4021b0 <dcgettext@plt>
  4095f4:	b	409b3c <ferror@plt+0x789c>
  4095f8:	ldr	w0, [x20, #12]
  4095fc:	cmp	w0, #0x2
  409600:	b.ne	40961c <ferror@plt+0x737c>  // b.any
  409604:	ldr	x0, [x20, #16]
  409608:	adrp	x1, 413000 <ferror@plt+0x10d60>
  40960c:	add	x1, x1, #0xf88
  409610:	ldr	x0, [x0, #8]
  409614:	bl	4020a0 <strcmp@plt>
  409618:	cbz	w0, 409634 <ferror@plt+0x7394>
  40961c:	mov	w2, #0x5                   	// #5
  409620:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409624:	add	x1, x1, #0xf90
  409628:	mov	x0, #0x0                   	// #0
  40962c:	bl	4021b0 <dcgettext@plt>
  409630:	b	409b3c <ferror@plt+0x789c>
  409634:	stp	x23, x24, [sp, #48]
  409638:	str	x27, [sp, #80]
  40963c:	bl	407ec4 <ferror@plt+0x5c24>
  409640:	mov	w0, #0x0                   	// #0
  409644:	bl	401d80 <exit@plt>
  409648:	mov	w2, #0x5                   	// #5
  40964c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409650:	add	x1, x1, #0xfb0
  409654:	mov	x0, #0x0                   	// #0
  409658:	bl	4021b0 <dcgettext@plt>
  40965c:	b	409b3c <ferror@plt+0x789c>
  409660:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409664:	ldr	w0, [x1, #860]
  409668:	orr	w0, w0, #0x100
  40966c:	str	w0, [x1, #860]
  409670:	b	4094a8 <ferror@plt+0x7208>
  409674:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409678:	ldr	w0, [x1, #872]
  40967c:	orr	w0, w0, #0x20
  409680:	str	w0, [x1, #872]
  409684:	b	4094a8 <ferror@plt+0x7208>
  409688:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40968c:	ldr	w0, [x1, #912]
  409690:	orr	w0, w0, #0x10
  409694:	str	w0, [x1, #912]
  409698:	b	4094a8 <ferror@plt+0x7208>
  40969c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096a0:	mov	w1, #0x1                   	// #1
  4096a4:	str	w1, [x0, #836]
  4096a8:	b	4094a8 <ferror@plt+0x7208>
  4096ac:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096b0:	mov	w1, #0x1                   	// #1
  4096b4:	str	w1, [x0, #840]
  4096b8:	b	4094a8 <ferror@plt+0x7208>
  4096bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096c0:	mov	w1, #0x62                  	// #98
  4096c4:	str	w1, [x0, #856]
  4096c8:	b	4094a8 <ferror@plt+0x7208>
  4096cc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4096d0:	ldr	w0, [x1, #912]
  4096d4:	orr	w0, w0, #0x2
  4096d8:	str	w0, [x1, #912]
  4096dc:	b	4094a8 <ferror@plt+0x7208>
  4096e0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096e4:	ldr	w0, [x0, #880]
  4096e8:	cbnz	w0, 409708 <ferror@plt+0x7468>
  4096ec:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096f0:	ldr	w0, [x0, #728]
  4096f4:	tbz	w0, #1, 409720 <ferror@plt+0x7480>
  4096f8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4096fc:	mov	w1, #0x2                   	// #2
  409700:	str	w1, [x0, #880]
  409704:	b	4094a8 <ferror@plt+0x7208>
  409708:	mov	w2, #0x5                   	// #5
  40970c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409710:	add	x1, x1, #0x938
  409714:	mov	x0, #0x0                   	// #0
  409718:	bl	4021b0 <dcgettext@plt>
  40971c:	b	409b3c <ferror@plt+0x789c>
  409720:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409724:	mov	w1, #0x1                   	// #1
  409728:	str	w1, [x0, #880]
  40972c:	b	4094a8 <ferror@plt+0x7208>
  409730:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409734:	ldr	w0, [x1, #860]
  409738:	orr	w0, w0, #0x8
  40973c:	str	w0, [x1, #860]
  409740:	b	4094a8 <ferror@plt+0x7208>
  409744:	bl	407c4c <ferror@plt+0x59ac>
  409748:	cbz	x0, 409758 <ferror@plt+0x74b8>
  40974c:	mov	w1, #0x6                   	// #6
  409750:	bl	40b544 <ferror@plt+0x92a4>
  409754:	b	409b40 <ferror@plt+0x78a0>
  409758:	mov	w2, #0x5                   	// #5
  40975c:	adrp	x1, 413000 <ferror@plt+0x10d60>
  409760:	add	x1, x1, #0xfe8
  409764:	bl	4021b0 <dcgettext@plt>
  409768:	b	409b3c <ferror@plt+0x789c>
  40976c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409770:	ldr	w0, [x1, #860]
  409774:	orr	w0, w0, #0x10
  409778:	str	w0, [x1, #860]
  40977c:	b	4094a8 <ferror@plt+0x7208>
  409780:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409784:	ldr	w0, [x0, #728]
  409788:	tbz	w0, #6, 4097a0 <ferror@plt+0x7500>
  40978c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409790:	ldr	w0, [x1, #860]
  409794:	orr	w0, w0, #0x200
  409798:	str	w0, [x1, #860]
  40979c:	b	4094a8 <ferror@plt+0x7208>
  4097a0:	tbnz	w0, #2, 4097b8 <ferror@plt+0x7518>
  4097a4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4097a8:	ldr	w0, [x1, #928]
  4097ac:	orr	w0, w0, #0x2
  4097b0:	str	w0, [x1, #928]
  4097b4:	b	4094a8 <ferror@plt+0x7208>
  4097b8:	mov	w1, w21
  4097bc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  4097c0:	add	x0, x0, #0x870
  4097c4:	bl	40b544 <ferror@plt+0x92a4>
  4097c8:	b	4094a8 <ferror@plt+0x7208>
  4097cc:	mov	w0, #0x1                   	// #1
  4097d0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4097d4:	str	w0, [x1, #940]
  4097d8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4097dc:	str	w0, [x1, #936]
  4097e0:	b	4094a8 <ferror@plt+0x7208>
  4097e4:	bl	407c4c <ferror@plt+0x59ac>
  4097e8:	cbz	x0, 4097f8 <ferror@plt+0x7558>
  4097ec:	mov	w1, #0x4                   	// #4
  4097f0:	bl	40b544 <ferror@plt+0x92a4>
  4097f4:	b	409b40 <ferror@plt+0x78a0>
  4097f8:	mov	w2, #0x5                   	// #5
  4097fc:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409800:	add	x1, x1, #0x10
  409804:	bl	4021b0 <dcgettext@plt>
  409808:	b	409b3c <ferror@plt+0x789c>
  40980c:	bl	407c4c <ferror@plt+0x59ac>
  409810:	cbz	x0, 409838 <ferror@plt+0x7598>
  409814:	adrp	x1, 408000 <ferror@plt+0x5d60>
  409818:	add	x1, x1, #0x158
  40981c:	bl	408340 <ferror@plt+0x60a0>
  409820:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409824:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409828:	ldr	x0, [x0, #816]
  40982c:	mov	w1, #0xa                   	// #10
  409830:	str	w1, [x0, #20]
  409834:	b	409b40 <ferror@plt+0x78a0>
  409838:	mov	w2, #0x5                   	// #5
  40983c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409840:	add	x1, x1, #0x38
  409844:	bl	4021b0 <dcgettext@plt>
  409848:	b	409b3c <ferror@plt+0x789c>
  40984c:	bl	407c4c <ferror@plt+0x59ac>
  409850:	cbz	x0, 409ac8 <ferror@plt+0x7828>
  409854:	adrp	x1, 408000 <ferror@plt+0x5d60>
  409858:	add	x1, x1, #0x158
  40985c:	bl	408340 <ferror@plt+0x60a0>
  409860:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409864:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409868:	ldr	x0, [x0, #816]
  40986c:	mov	w1, #0xf                   	// #15
  409870:	str	w1, [x0, #20]
  409874:	b	409b40 <ferror@plt+0x78a0>
  409878:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40987c:	mov	w1, #0x1                   	// #1
  409880:	str	w1, [x0, #900]
  409884:	b	4094a8 <ferror@plt+0x7208>
  409888:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40988c:	ldr	w0, [x1, #860]
  409890:	orr	w0, w0, #0x20
  409894:	str	w0, [x1, #860]
  409898:	b	4094a8 <ferror@plt+0x7208>
  40989c:	bl	407c4c <ferror@plt+0x59ac>
  4098a0:	cbz	x0, 4098c8 <ferror@plt+0x7628>
  4098a4:	adrp	x1, 407000 <ferror@plt+0x4d60>
  4098a8:	add	x1, x1, #0xf48
  4098ac:	bl	408340 <ferror@plt+0x60a0>
  4098b0:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  4098b4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  4098b8:	ldr	x0, [x0, #816]
  4098bc:	mov	w1, #0xb                   	// #11
  4098c0:	str	w1, [x0, #20]
  4098c4:	b	409b40 <ferror@plt+0x78a0>
  4098c8:	mov	x0, #0x18                  	// #24
  4098cc:	bl	401f10 <malloc@plt>
  4098d0:	mov	x19, x0
  4098d4:	mov	x0, #0x40                  	// #64
  4098d8:	bl	401f10 <malloc@plt>
  4098dc:	str	x0, [x19, #8]
  4098e0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  4098e4:	ldr	x1, [x1, #848]
  4098e8:	str	x1, [x0]
  4098ec:	mov	w0, #0xb                   	// #11
  4098f0:	str	w0, [x19, #20]
  4098f4:	mov	w0, #0x1                   	// #1
  4098f8:	str	w0, [x19, #16]
  4098fc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409900:	ldr	x1, [x0, #816]
  409904:	str	x1, [x19]
  409908:	str	x19, [x0, #816]
  40990c:	b	409b40 <ferror@plt+0x78a0>
  409910:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409914:	ldr	w0, [x1, #860]
  409918:	orr	w0, w0, #0x40
  40991c:	str	w0, [x1, #860]
  409920:	b	4094a8 <ferror@plt+0x7208>
  409924:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409928:	ldr	w0, [x1, #860]
  40992c:	orr	w0, w0, #0x80
  409930:	str	w0, [x1, #860]
  409934:	b	4094a8 <ferror@plt+0x7208>
  409938:	ldr	w0, [x20, #24]
  40993c:	add	w0, w0, #0x1
  409940:	str	w0, [x20, #24]
  409944:	b	4094a8 <ferror@plt+0x7208>
  409948:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40994c:	ldr	w0, [x1, #912]
  409950:	orr	w0, w0, #0x1
  409954:	str	w0, [x1, #912]
  409958:	b	4094a8 <ferror@plt+0x7208>
  40995c:	mov	w2, #0x5                   	// #5
  409960:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409964:	add	x1, x1, #0x60
  409968:	mov	x0, #0x0                   	// #0
  40996c:	bl	4021b0 <dcgettext@plt>
  409970:	b	409b3c <ferror@plt+0x789c>
  409974:	mov	w2, w21
  409978:	mov	x1, x19
  40997c:	mov	x0, #0x0                   	// #0
  409980:	bl	4021b0 <dcgettext@plt>
  409984:	mov	x2, x0
  409988:	mov	w1, #0x2e6                 	// #742
  40998c:	adrp	x0, 413000 <ferror@plt+0x10d60>
  409990:	add	x0, x0, #0xe70
  409994:	bl	403d4c <ferror@plt+0x1aac>
  409998:	b	4094a8 <ferror@plt+0x7208>
  40999c:	mov	w2, #0x5                   	// #5
  4099a0:	adrp	x1, 414000 <ferror@plt+0x11d60>
  4099a4:	add	x1, x1, #0x90
  4099a8:	mov	x0, #0x0                   	// #0
  4099ac:	bl	4021b0 <dcgettext@plt>
  4099b0:	b	409b3c <ferror@plt+0x789c>
  4099b4:	ldr	x1, [x23, #8]
  4099b8:	ldr	w2, [x23, #16]
  4099bc:	add	w3, w2, #0x1
  4099c0:	str	w3, [x23, #16]
  4099c4:	sbfiz	x2, x2, #6, #32
  4099c8:	add	x1, x1, x2
  4099cc:	add	x0, x0, #0x1
  4099d0:	bl	408158 <ferror@plt+0x5eb8>
  4099d4:	cbnz	x0, 409cc0 <ferror@plt+0x7a20>
  4099d8:	cmp	x21, x19
  4099dc:	b.eq	409a3c <ferror@plt+0x779c>  // b.none
  4099e0:	ldr	x0, [x21], #8
  4099e4:	ldrb	w1, [x0]
  4099e8:	cmp	w1, #0x2b
  4099ec:	b.eq	409a18 <ferror@plt+0x7778>  // b.none
  4099f0:	cmp	w1, #0x2d
  4099f4:	b.eq	4099b4 <ferror@plt+0x7714>  // b.none
  4099f8:	ldr	x1, [x24, #8]
  4099fc:	ldr	w2, [x24, #16]
  409a00:	add	w3, w2, #0x1
  409a04:	str	w3, [x24, #16]
  409a08:	sbfiz	x2, x2, #6, #32
  409a0c:	add	x1, x1, x2
  409a10:	bl	408158 <ferror@plt+0x5eb8>
  409a14:	b	4099d4 <ferror@plt+0x7734>
  409a18:	ldr	x1, [x22, #8]
  409a1c:	ldr	w2, [x22, #16]
  409a20:	add	w3, w2, #0x1
  409a24:	str	w3, [x22, #16]
  409a28:	sbfiz	x2, x2, #6, #32
  409a2c:	add	x1, x1, x2
  409a30:	add	x0, x0, #0x1
  409a34:	bl	408158 <ferror@plt+0x5eb8>
  409a38:	b	4099d4 <ferror@plt+0x7734>
  409a3c:	ldr	w0, [x24, #16]
  409a40:	cbz	w0, 409a5c <ferror@plt+0x77bc>
  409a44:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409a48:	ldr	x1, [x0, #816]
  409a4c:	str	x1, [x24]
  409a50:	str	x24, [x0, #816]
  409a54:	mov	w0, #0xa                   	// #10
  409a58:	str	w0, [x24, #20]
  409a5c:	ldr	w0, [x23, #16]
  409a60:	cbz	w0, 409a7c <ferror@plt+0x77dc>
  409a64:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409a68:	ldr	x1, [x0, #816]
  409a6c:	str	x1, [x23]
  409a70:	str	x23, [x0, #816]
  409a74:	mov	w0, #0x9                   	// #9
  409a78:	str	w0, [x23, #20]
  409a7c:	ldr	w0, [x22, #16]
  409a80:	cbz	w0, 409aa8 <ferror@plt+0x7808>
  409a84:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409a88:	ldr	x1, [x0, #816]
  409a8c:	str	x1, [x22]
  409a90:	str	x22, [x0, #816]
  409a94:	mov	w0, #0xc                   	// #12
  409a98:	str	w0, [x22, #20]
  409a9c:	ldp	x23, x24, [sp, #48]
  409aa0:	ldr	x27, [sp, #80]
  409aa4:	b	409b40 <ferror@plt+0x78a0>
  409aa8:	ldp	x23, x24, [sp, #48]
  409aac:	ldr	x27, [sp, #80]
  409ab0:	b	409b40 <ferror@plt+0x78a0>
  409ab4:	mov	x0, #0x0                   	// #0
  409ab8:	b	409bf4 <ferror@plt+0x7954>
  409abc:	adrp	x0, 413000 <ferror@plt+0x10d60>
  409ac0:	add	x0, x0, #0xbb0
  409ac4:	b	409bf4 <ferror@plt+0x7954>
  409ac8:	adrp	x0, 413000 <ferror@plt+0x10d60>
  409acc:	add	x0, x0, #0xbd8
  409ad0:	b	409bf4 <ferror@plt+0x7954>
  409ad4:	ldr	w0, [x20, #28]
  409ad8:	cbnz	w0, 4093dc <ferror@plt+0x713c>
  409adc:	mov	w0, #0x1                   	// #1
  409ae0:	str	w0, [x26, #732]
  409ae4:	ldr	x0, [x2, x5, lsl #3]
  409ae8:	str	x0, [x20]
  409aec:	ldrb	w1, [x0]
  409af0:	cmp	w1, #0x2d
  409af4:	b.eq	409444 <ferror@plt+0x71a4>  // b.none
  409af8:	sub	x0, x0, #0x1
  409afc:	str	x0, [x20]
  409b00:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409b04:	ldr	w0, [x0, #728]
  409b08:	tbnz	w0, #4, 409414 <ferror@plt+0x7174>
  409b0c:	ldr	w0, [x20, #28]
  409b10:	cbnz	w0, 40945c <ferror@plt+0x71bc>
  409b14:	ldr	x1, [x20]
  409b18:	add	x0, x1, #0x1
  409b1c:	str	x0, [x20]
  409b20:	ldrb	w1, [x1, #1]
  409b24:	cbz	w1, 409b40 <ferror@plt+0x78a0>
  409b28:	adrp	x2, 40c000 <ferror@plt+0x9d60>
  409b2c:	add	x19, x2, #0xc18
  409b30:	mov	w21, #0x5                   	// #5
  409b34:	b	4094bc <ferror@plt+0x721c>
  409b38:	bl	4084d8 <ferror@plt+0x6238>
  409b3c:	cbnz	x0, 409bf4 <ferror@plt+0x7954>
  409b40:	ldr	w19, [x20, #8]
  409b44:	add	w19, w19, #0x1
  409b48:	str	w19, [x20, #8]
  409b4c:	ldr	w3, [x20, #12]
  409b50:	cmp	w19, w3
  409b54:	b.ge	409ab4 <ferror@plt+0x7814>  // b.tcont
  409b58:	sxtw	x5, w19
  409b5c:	ldr	x2, [x20, #16]
  409b60:	add	x21, x2, w19, sxtw #3
  409b64:	ldr	x4, [x2, x5, lsl #3]
  409b68:	ldrb	w1, [x4]
  409b6c:	and	w0, w1, #0xffffffdf
  409b70:	sub	w0, w0, #0x41
  409b74:	and	w0, w0, #0xff
  409b78:	cmp	w0, #0x19
  409b7c:	b.ls	409ad4 <ferror@plt+0x7834>  // b.plast
  409b80:	sub	w0, w1, #0x30
  409b84:	cmp	w0, #0x9
  409b88:	b.ls	409c44 <ferror@plt+0x79a4>  // b.plast
  409b8c:	cmp	w1, #0x2b
  409b90:	b.eq	409c44 <ferror@plt+0x79a4>  // b.none
  409b94:	cmp	w1, #0x2d
  409b98:	b.ne	409be0 <ferror@plt+0x7940>  // b.any
  409b9c:	ldrb	w1, [x4, #1]
  409ba0:	and	w0, w1, #0xffffffdf
  409ba4:	sub	w0, w0, #0x41
  409ba8:	and	w0, w0, #0xff
  409bac:	cmp	w0, #0x19
  409bb0:	b.ls	409c08 <ferror@plt+0x7968>  // b.plast
  409bb4:	sub	w0, w1, #0x30
  409bb8:	cmp	w0, #0x9
  409bbc:	b.ls	409c44 <ferror@plt+0x79a4>  // b.plast
  409bc0:	cmp	w1, #0x2d
  409bc4:	b.ne	409be0 <ferror@plt+0x7940>  // b.any
  409bc8:	ldrb	w0, [x4, #2]
  409bcc:	and	w0, w0, #0xffffffdf
  409bd0:	sub	w0, w0, #0x41
  409bd4:	and	w0, w0, #0xff
  409bd8:	cmp	w0, #0x19
  409bdc:	b.ls	409b38 <ferror@plt+0x7898>  // b.plast
  409be0:	mov	w2, #0x5                   	// #5
  409be4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409be8:	add	x1, x1, #0xb0
  409bec:	mov	x0, #0x0                   	// #0
  409bf0:	bl	4021b0 <dcgettext@plt>
  409bf4:	ldp	x19, x20, [sp, #16]
  409bf8:	ldp	x21, x22, [sp, #32]
  409bfc:	ldp	x25, x26, [sp, #64]
  409c00:	ldp	x29, x30, [sp], #96
  409c04:	ret
  409c08:	ldr	w0, [x20, #28]
  409c0c:	cbz	w0, 408e1c <ferror@plt+0x6b7c>
  409c10:	mov	w0, #0x1                   	// #1
  409c14:	str	w0, [x26, #732]
  409c18:	ldr	x0, [x2, x5, lsl #3]
  409c1c:	str	x0, [x20]
  409c20:	ldrb	w1, [x0]
  409c24:	cmp	w1, #0x2d
  409c28:	b.eq	409b14 <ferror@plt+0x7874>  // b.none
  409c2c:	sub	x0, x0, #0x1
  409c30:	str	x0, [x20]
  409c34:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409c38:	ldr	w0, [x0, #728]
  409c3c:	tbz	w0, #4, 409b0c <ferror@plt+0x786c>
  409c40:	b	409b14 <ferror@plt+0x7874>
  409c44:	stp	x23, x24, [sp, #48]
  409c48:	str	x27, [sp, #80]
  409c4c:	mov	w0, #0x1                   	// #1
  409c50:	str	w0, [x26, #732]
  409c54:	sub	w19, w3, w19
  409c58:	sub	w3, w3, #0x1
  409c5c:	str	w3, [x20, #8]
  409c60:	mov	x0, #0x18                  	// #24
  409c64:	bl	401f10 <malloc@plt>
  409c68:	mov	x24, x0
  409c6c:	sbfiz	x27, x19, #6, #32
  409c70:	mov	x0, x27
  409c74:	bl	401f10 <malloc@plt>
  409c78:	str	x0, [x24, #8]
  409c7c:	str	wzr, [x24, #16]
  409c80:	mov	x0, #0x18                  	// #24
  409c84:	bl	401f10 <malloc@plt>
  409c88:	mov	x23, x0
  409c8c:	mov	x0, x27
  409c90:	bl	401f10 <malloc@plt>
  409c94:	str	x0, [x23, #8]
  409c98:	str	wzr, [x23, #16]
  409c9c:	mov	x0, #0x18                  	// #24
  409ca0:	bl	401f10 <malloc@plt>
  409ca4:	mov	x22, x0
  409ca8:	mov	x0, x27
  409cac:	bl	401f10 <malloc@plt>
  409cb0:	str	x0, [x22, #8]
  409cb4:	str	wzr, [x22, #16]
  409cb8:	add	x19, x21, w19, uxtw #3
  409cbc:	b	4099d8 <ferror@plt+0x7738>
  409cc0:	ldp	x23, x24, [sp, #48]
  409cc4:	ldr	x27, [sp, #80]
  409cc8:	b	409bf4 <ferror@plt+0x7954>
  409ccc:	stp	x29, x30, [sp, #-48]!
  409cd0:	mov	x29, sp
  409cd4:	stp	x19, x20, [sp, #16]
  409cd8:	stp	x21, x22, [sp, #32]
  409cdc:	mov	w22, w0
  409ce0:	mov	x20, x1
  409ce4:	adrp	x2, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409ce8:	add	x2, x2, #0x4e0
  409cec:	str	w0, [x2, #12]
  409cf0:	str	x1, [x2, #16]
  409cf4:	str	wzr, [x2, #8]
  409cf8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409cfc:	ldr	w1, [x1, #728]
  409d00:	mov	x21, #0x0                   	// #0
  409d04:	tbz	w1, #4, 409da8 <ferror@plt+0x7b08>
  409d08:	bl	403804 <ferror@plt+0x1564>
  409d0c:	adrp	x19, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409d10:	add	x19, x19, #0x4e0
  409d14:	str	wzr, [x19, #24]
  409d18:	bl	40b694 <ferror@plt+0x93f4>
  409d1c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409d20:	str	wzr, [x0, #860]
  409d24:	str	w22, [x19, #12]
  409d28:	str	x20, [x19, #16]
  409d2c:	str	wzr, [x19, #8]
  409d30:	mov	w0, #0x1                   	// #1
  409d34:	str	w0, [x19, #28]
  409d38:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409d3c:	str	w0, [x1, #732]
  409d40:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409d44:	ldr	w0, [x0, #728]
  409d48:	mov	w1, #0x44                  	// #68
  409d4c:	tst	w0, w1
  409d50:	b.ne	409d60 <ferror@plt+0x7ac0>  // b.any
  409d54:	orr	w0, w0, #0x40
  409d58:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409d5c:	str	w0, [x1, #728]
  409d60:	bl	408df0 <ferror@plt+0x6b50>
  409d64:	mov	x19, x0
  409d68:	cbnz	x0, 409de0 <ferror@plt+0x7b40>
  409d6c:	bl	407d8c <ferror@plt+0x5aec>
  409d70:	mov	x19, x0
  409d74:	cbnz	x0, 409de0 <ferror@plt+0x7b40>
  409d78:	bl	40b6c0 <ferror@plt+0x9420>
  409d7c:	mov	x19, x0
  409d80:	cbnz	x0, 409de0 <ferror@plt+0x7b40>
  409d84:	bl	409e5c <ferror@plt+0x7bbc>
  409d88:	mov	x19, x0
  409d8c:	cbnz	x0, 409de0 <ferror@plt+0x7b40>
  409d90:	bl	407d4c <ferror@plt+0x5aac>
  409d94:	mov	w0, #0x0                   	// #0
  409d98:	ldp	x19, x20, [sp, #16]
  409d9c:	ldp	x21, x22, [sp, #32]
  409da0:	ldp	x29, x30, [sp], #48
  409da4:	ret
  409da8:	bl	408df0 <ferror@plt+0x6b50>
  409dac:	mov	x21, x0
  409db0:	cbnz	x0, 409d08 <ferror@plt+0x7a68>
  409db4:	bl	407d8c <ferror@plt+0x5aec>
  409db8:	mov	x21, x0
  409dbc:	cbnz	x0, 409d08 <ferror@plt+0x7a68>
  409dc0:	bl	40b6c0 <ferror@plt+0x9420>
  409dc4:	mov	x21, x0
  409dc8:	cbnz	x0, 409d08 <ferror@plt+0x7a68>
  409dcc:	bl	409e5c <ferror@plt+0x7bbc>
  409dd0:	mov	x21, x0
  409dd4:	cbnz	x0, 409d08 <ferror@plt+0x7a68>
  409dd8:	bl	407d4c <ferror@plt+0x5aac>
  409ddc:	b	409d94 <ferror@plt+0x7af4>
  409de0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409de4:	str	wzr, [x0, #1272]
  409de8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409dec:	ldr	w0, [x0, #728]
  409df0:	tbz	w0, #4, 409e2c <ferror@plt+0x7b8c>
  409df4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409df8:	ldr	x20, [x0, #968]
  409dfc:	mov	w2, #0x5                   	// #5
  409e00:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409e04:	add	x1, x1, #0xc0
  409e08:	mov	x0, #0x0                   	// #0
  409e0c:	bl	4021b0 <dcgettext@plt>
  409e10:	mov	x2, x19
  409e14:	mov	x1, x0
  409e18:	mov	x0, x20
  409e1c:	bl	402260 <fprintf@plt>
  409e20:	mov	w1, #0x1                   	// #1
  409e24:	mov	x0, #0x0                   	// #0
  409e28:	bl	403d7c <ferror@plt+0x1adc>
  409e2c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409e30:	ldr	x19, [x0, #968]
  409e34:	mov	w2, #0x5                   	// #5
  409e38:	adrp	x1, 414000 <ferror@plt+0x11d60>
  409e3c:	add	x1, x1, #0xc0
  409e40:	mov	x0, #0x0                   	// #0
  409e44:	bl	4021b0 <dcgettext@plt>
  409e48:	mov	x2, x21
  409e4c:	mov	x1, x0
  409e50:	mov	x0, x19
  409e54:	bl	402260 <fprintf@plt>
  409e58:	b	409e20 <ferror@plt+0x7b80>
  409e5c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409e60:	ldr	w0, [x0, #912]
  409e64:	cbnz	w0, 409e9c <ferror@plt+0x7bfc>
  409e68:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409e6c:	ldr	w1, [x1, #732]
  409e70:	cbz	w1, 409e88 <ferror@plt+0x7be8>
  409e74:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409e78:	ldr	w1, [x1, #728]
  409e7c:	tbnz	w1, #7, 409eb4 <ferror@plt+0x7c14>
  409e80:	orr	w0, w0, #0x2
  409e84:	b	409eb4 <ferror@plt+0x7c14>
  409e88:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409e8c:	mov	x1, #0xaa00                	// #43520
  409e90:	str	x1, [x0, #1280]
  409e94:	mov	x0, #0x0                   	// #0
  409e98:	ret
  409e9c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  409ea0:	ldr	w1, [x1, #728]
  409ea4:	and	w1, w1, #0x80
  409ea8:	and	w2, w0, #0xc
  409eac:	orr	w1, w1, w2
  409eb0:	cbz	w1, 409e80 <ferror@plt+0x7be0>
  409eb4:	cmp	w0, #0x8
  409eb8:	b.eq	409f8c <ferror@plt+0x7cec>  // b.none
  409ebc:	cmp	w0, #0x8
  409ec0:	b.le	409f00 <ferror@plt+0x7c60>
  409ec4:	cmp	w0, #0x11
  409ec8:	b.eq	409fb4 <ferror@plt+0x7d14>  // b.none
  409ecc:	cmp	w0, #0x11
  409ed0:	b.le	409f54 <ferror@plt+0x7cb4>
  409ed4:	cmp	w0, #0x12
  409ed8:	b.eq	409fdc <ferror@plt+0x7d3c>  // b.none
  409edc:	cmp	w0, #0x13
  409ee0:	b.ne	40a004 <ferror@plt+0x7d64>  // b.any
  409ee4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409ee8:	mov	w1, #0x1                   	// #1
  409eec:	str	w1, [x0, #832]
  409ef0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  409ef4:	str	wzr, [x0, #912]
  409ef8:	mov	x0, #0x0                   	// #0
  409efc:	ret
  409f00:	cmp	w0, #0x2
  409f04:	b.eq	409fc8 <ferror@plt+0x7d28>  // b.none
  409f08:	cmp	w0, #0x2
  409f0c:	b.le	409f34 <ferror@plt+0x7c94>
  409f10:	cmp	w0, #0x3
  409f14:	b.eq	409ff0 <ferror@plt+0x7d50>  // b.none
  409f18:	cmp	w0, #0x4
  409f1c:	b.ne	40a004 <ferror@plt+0x7d64>  // b.any
  409f20:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409f24:	mov	x1, #0x3333                	// #13107
  409f28:	str	x1, [x0, #1280]
  409f2c:	mov	x0, #0x0                   	// #0
  409f30:	ret
  409f34:	cbz	w0, 409fa0 <ferror@plt+0x7d00>
  409f38:	cmp	w0, #0x1
  409f3c:	b.ne	40a004 <ferror@plt+0x7d64>  // b.any
  409f40:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409f44:	mov	x1, #0x2222                	// #8738
  409f48:	str	x1, [x0, #1280]
  409f4c:	mov	x0, #0x0                   	// #0
  409f50:	ret
  409f54:	cmp	w0, #0xc
  409f58:	b.eq	409f78 <ferror@plt+0x7cd8>  // b.none
  409f5c:	cmp	w0, #0x10
  409f60:	b.ne	40a004 <ferror@plt+0x7d64>  // b.any
  409f64:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409f68:	mov	x1, #0x303                 	// #771
  409f6c:	str	x1, [x0, #1280]
  409f70:	mov	x0, #0x0                   	// #0
  409f74:	ret
  409f78:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409f7c:	mov	x1, #0x3f3f                	// #16191
  409f80:	str	x1, [x0, #1280]
  409f84:	mov	x0, #0x0                   	// #0
  409f88:	ret
  409f8c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409f90:	mov	x1, #0x303                 	// #771
  409f94:	str	x1, [x0, #1280]
  409f98:	mov	x0, #0x0                   	// #0
  409f9c:	ret
  409fa0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409fa4:	mov	x1, #0x202                 	// #514
  409fa8:	str	x1, [x0, #1280]
  409fac:	mov	x0, #0x0                   	// #0
  409fb0:	ret
  409fb4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409fb8:	mov	x1, #0x3333                	// #13107
  409fbc:	str	x1, [x0, #1280]
  409fc0:	mov	x0, #0x0                   	// #0
  409fc4:	ret
  409fc8:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409fcc:	mov	x1, #0xa0a                 	// #2570
  409fd0:	str	x1, [x0, #1280]
  409fd4:	mov	x0, #0x0                   	// #0
  409fd8:	ret
  409fdc:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409fe0:	mov	x1, #0xf0f                 	// #3855
  409fe4:	str	x1, [x0, #1280]
  409fe8:	mov	x0, #0x0                   	// #0
  409fec:	ret
  409ff0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  409ff4:	mov	x1, #0xaaaa                	// #43690
  409ff8:	str	x1, [x0, #1280]
  409ffc:	mov	x0, #0x0                   	// #0
  40a000:	ret
  40a004:	stp	x29, x30, [sp, #-16]!
  40a008:	mov	x29, sp
  40a00c:	mov	w2, #0x5                   	// #5
  40a010:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a014:	add	x1, x1, #0x610
  40a018:	mov	x0, #0x0                   	// #0
  40a01c:	bl	4021b0 <dcgettext@plt>
  40a020:	ldp	x29, x30, [sp], #16
  40a024:	ret
  40a028:	stp	x29, x30, [sp, #-96]!
  40a02c:	mov	x29, sp
  40a030:	stp	x19, x20, [sp, #16]
  40a034:	stp	x21, x22, [sp, #32]
  40a038:	mov	x19, x0
  40a03c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a040:	ldr	w21, [x0, #832]
  40a044:	mov	w0, #0x1                   	// #1
  40a048:	cbnz	w21, 40a10c <ferror@plt+0x7e6c>
  40a04c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a050:	ldr	w0, [x0, #912]
  40a054:	cbnz	w0, 40a084 <ferror@plt+0x7de4>
  40a058:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a05c:	ldr	x20, [x0, #816]
  40a060:	cbz	x20, 40a084 <ferror@plt+0x7de4>
  40a064:	stp	x23, x24, [sp, #48]
  40a068:	stp	x25, x26, [sp, #64]
  40a06c:	adrp	x24, 40c000 <ferror@plt+0x9d60>
  40a070:	add	x24, x24, #0xc18
  40a074:	mov	w25, #0x5                   	// #5
  40a078:	adrp	x23, 414000 <ferror@plt+0x11d60>
  40a07c:	add	x23, x23, #0x638
  40a080:	b	40a3f8 <ferror@plt+0x8158>
  40a084:	ldr	w1, [x19, #876]
  40a088:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a08c:	ldr	w0, [x0, #844]
  40a090:	cmp	w1, w0
  40a094:	cset	w0, eq  // eq = none
  40a098:	ldr	w2, [x19, #860]
  40a09c:	ldr	w1, [x19, #868]
  40a0a0:	cmp	w2, w1
  40a0a4:	mov	w1, #0x2                   	// #2
  40a0a8:	csel	w1, w21, w1, ne  // ne = any
  40a0ac:	orr	w1, w0, w1
  40a0b0:	ldr	w2, [x19, #872]
  40a0b4:	cmp	w2, #0x0
  40a0b8:	mov	w0, #0x4                   	// #4
  40a0bc:	csel	w0, w21, w0, ne  // ne = any
  40a0c0:	adrp	x3, 428000 <ferror@plt+0x25d60>
  40a0c4:	ldr	x3, [x3, #848]
  40a0c8:	cmp	w2, w3
  40a0cc:	mov	w2, #0x8                   	// #8
  40a0d0:	csel	w2, w21, w2, ne  // ne = any
  40a0d4:	orr	w0, w0, w2
  40a0d8:	orr	w0, w0, w1
  40a0dc:	mov	w1, #0x1                   	// #1
  40a0e0:	lsl	w1, w1, w0
  40a0e4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40a0e8:	ldr	x2, [x0, #1280]
  40a0ec:	mov	w0, #0x1                   	// #1
  40a0f0:	tst	w1, w2
  40a0f4:	b.ne	40a10c <ferror@plt+0x7e6c>  // b.any
  40a0f8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a0fc:	ldr	x20, [x0, #816]
  40a100:	cbnz	x20, 40a064 <ferror@plt+0x7dc4>
  40a104:	cmp	w21, #0x0
  40a108:	cset	w0, ne  // ne = any
  40a10c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40a110:	ldr	w1, [x1, #900]
  40a114:	cbz	w1, 40a12c <ferror@plt+0x7e8c>
  40a118:	ldrb	w1, [x19, #28]
  40a11c:	cmp	w1, #0x52
  40a120:	mov	w2, #0x44                  	// #68
  40a124:	ccmp	w1, w2, #0x4, ne  // ne = any
  40a128:	csel	w0, w0, wzr, eq  // eq = none
  40a12c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40a130:	ldr	w1, [x1, #892]
  40a134:	cbnz	w1, 40a6a0 <ferror@plt+0x8400>
  40a138:	ldp	x19, x20, [sp, #16]
  40a13c:	ldp	x21, x22, [sp, #32]
  40a140:	ldp	x29, x30, [sp], #96
  40a144:	ret
  40a148:	cmp	w1, #0x2
  40a14c:	b.eq	40a478 <ferror@plt+0x81d8>  // b.none
  40a150:	cmp	w1, #0x3
  40a154:	b.ne	40a1a4 <ferror@plt+0x7f04>  // b.any
  40a158:	ldr	w3, [x20, #16]
  40a15c:	sxtw	x1, w3
  40a160:	sub	x0, x1, #0x1
  40a164:	lsl	x0, x0, #6
  40a168:	sub	x3, x1, w3, uxtw
  40a16c:	lsl	x3, x3, #6
  40a170:	sub	x3, x3, #0x40
  40a174:	cmp	x0, x3
  40a178:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a17c:	ldr	x1, [x20, #8]
  40a180:	ldr	w1, [x1, x0]
  40a184:	sub	x0, x0, #0x40
  40a188:	ldr	w2, [x19, #892]
  40a18c:	cmp	w2, w1
  40a190:	b.ne	40a174 <ferror@plt+0x7ed4>  // b.any
  40a194:	mov	w21, #0x1                   	// #1
  40a198:	ldp	x23, x24, [sp, #48]
  40a19c:	ldp	x25, x26, [sp, #64]
  40a1a0:	b	40a104 <ferror@plt+0x7e64>
  40a1a4:	cmp	w1, #0x1
  40a1a8:	b.ne	40a3d0 <ferror@plt+0x8130>  // b.any
  40a1ac:	ldr	w4, [x20, #16]
  40a1b0:	sxtw	x2, w4
  40a1b4:	sub	x0, x2, #0x1
  40a1b8:	lsl	x0, x0, #6
  40a1bc:	sub	x4, x2, w4, uxtw
  40a1c0:	lsl	x4, x4, #6
  40a1c4:	sub	x4, x4, #0x40
  40a1c8:	cmp	x0, x4
  40a1cc:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a1d0:	ldr	x2, [x20, #8]
  40a1d4:	ldr	w2, [x2, x0]
  40a1d8:	sub	x0, x0, #0x40
  40a1dc:	ldr	w3, [x19, #884]
  40a1e0:	cmp	w3, w2
  40a1e4:	b.ne	40a1c8 <ferror@plt+0x7f28>  // b.any
  40a1e8:	mov	w21, w1
  40a1ec:	ldp	x23, x24, [sp, #48]
  40a1f0:	ldp	x25, x26, [sp, #64]
  40a1f4:	b	40a104 <ferror@plt+0x7e64>
  40a1f8:	cmp	w1, #0x5
  40a1fc:	b.ne	40a3d0 <ferror@plt+0x8130>  // b.any
  40a200:	ldr	w3, [x20, #16]
  40a204:	sxtw	x1, w3
  40a208:	sub	x0, x1, #0x1
  40a20c:	lsl	x0, x0, #6
  40a210:	sub	x3, x1, w3, uxtw
  40a214:	lsl	x3, x3, #6
  40a218:	sub	x3, x3, #0x40
  40a21c:	cmp	x0, x3
  40a220:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a224:	ldr	x1, [x20, #8]
  40a228:	ldr	w1, [x1, x0]
  40a22c:	sub	x0, x0, #0x40
  40a230:	ldr	w2, [x19, #888]
  40a234:	cmp	w2, w1
  40a238:	b.ne	40a21c <ferror@plt+0x7f7c>  // b.any
  40a23c:	mov	w21, #0x1                   	// #1
  40a240:	ldp	x23, x24, [sp, #48]
  40a244:	ldp	x25, x26, [sp, #64]
  40a248:	b	40a104 <ferror@plt+0x7e64>
  40a24c:	cmp	w1, #0xc
  40a250:	b.eq	40a640 <ferror@plt+0x83a0>  // b.none
  40a254:	cmp	w1, #0xc
  40a258:	b.le	40a2b8 <ferror@plt+0x8018>
  40a25c:	cmp	w1, #0xe
  40a260:	b.eq	40a5f4 <ferror@plt+0x8354>  // b.none
  40a264:	cmp	w1, #0xf
  40a268:	b.ne	40a368 <ferror@plt+0x80c8>  // b.any
  40a26c:	ldr	w3, [x20, #16]
  40a270:	sxtw	x1, w3
  40a274:	sub	x0, x1, #0x1
  40a278:	lsl	x0, x0, #6
  40a27c:	sub	x3, x1, w3, uxtw
  40a280:	lsl	x3, x3, #6
  40a284:	sub	x3, x3, #0x40
  40a288:	cmp	x0, x3
  40a28c:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a290:	ldr	x1, [x20, #8]
  40a294:	ldr	w1, [x1, x0]
  40a298:	sub	x0, x0, #0x40
  40a29c:	ldr	w2, [x19, #868]
  40a2a0:	cmp	w2, w1
  40a2a4:	b.ne	40a288 <ferror@plt+0x7fe8>  // b.any
  40a2a8:	mov	w21, #0x1                   	// #1
  40a2ac:	ldp	x23, x24, [sp, #48]
  40a2b0:	ldp	x25, x26, [sp, #64]
  40a2b4:	b	40a104 <ferror@plt+0x7e64>
  40a2b8:	cmp	w1, #0xa
  40a2bc:	b.eq	40a5a8 <ferror@plt+0x8308>  // b.none
  40a2c0:	cmp	w1, #0xb
  40a2c4:	b.ne	40a314 <ferror@plt+0x8074>  // b.any
  40a2c8:	ldr	w3, [x20, #16]
  40a2cc:	sxtw	x1, w3
  40a2d0:	sub	x0, x1, #0x1
  40a2d4:	lsl	x0, x0, #6
  40a2d8:	sub	x3, x1, w3, uxtw
  40a2dc:	lsl	x3, x3, #6
  40a2e0:	sub	x3, x3, #0x40
  40a2e4:	cmp	x0, x3
  40a2e8:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a2ec:	ldr	x1, [x20, #8]
  40a2f0:	ldr	x1, [x1, x0]
  40a2f4:	sub	x0, x0, #0x40
  40a2f8:	ldr	w2, [x19, #872]
  40a2fc:	cmp	w2, w1
  40a300:	b.ne	40a2e4 <ferror@plt+0x8044>  // b.any
  40a304:	mov	w21, #0x1                   	// #1
  40a308:	ldp	x23, x24, [sp, #48]
  40a30c:	ldp	x25, x26, [sp, #64]
  40a310:	b	40a104 <ferror@plt+0x7e64>
  40a314:	cmp	w1, #0x9
  40a318:	b.ne	40a3d0 <ferror@plt+0x8130>  // b.any
  40a31c:	ldr	w3, [x20, #16]
  40a320:	sxtw	x1, w3
  40a324:	sub	x0, x1, #0x1
  40a328:	lsl	x0, x0, #6
  40a32c:	sub	x3, x1, w3, uxtw
  40a330:	lsl	x3, x3, #6
  40a334:	sub	x3, x3, #0x40
  40a338:	cmp	x0, x3
  40a33c:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a340:	ldr	x1, [x20, #8]
  40a344:	ldr	w1, [x1, x0]
  40a348:	sub	x0, x0, #0x40
  40a34c:	ldr	w2, [x19, #856]
  40a350:	cmp	w2, w1
  40a354:	b.ne	40a338 <ferror@plt+0x8098>  // b.any
  40a358:	mov	w21, #0x1                   	// #1
  40a35c:	ldp	x23, x24, [sp, #48]
  40a360:	ldp	x25, x26, [sp, #64]
  40a364:	b	40a104 <ferror@plt+0x7e64>
  40a368:	cmp	w1, #0xd
  40a36c:	b.ne	40a3d0 <ferror@plt+0x8130>  // b.any
  40a370:	stp	x27, x28, [sp, #80]
  40a374:	ldr	w26, [x20, #16]
  40a378:	sxtw	x0, w26
  40a37c:	sub	x22, x0, #0x1
  40a380:	lsl	x22, x22, #6
  40a384:	sub	x26, x0, w26, uxtw
  40a388:	lsl	x26, x26, #6
  40a38c:	sub	x26, x26, #0x40
  40a390:	add	x28, x19, #0x308
  40a394:	mov	x27, #0x3f                  	// #63
  40a398:	cmp	x22, x26
  40a39c:	b.eq	40a68c <ferror@plt+0x83ec>  // b.none
  40a3a0:	ldr	x1, [x20, #8]
  40a3a4:	mov	x2, x27
  40a3a8:	add	x1, x1, x22
  40a3ac:	mov	x0, x28
  40a3b0:	bl	401f50 <strncmp@plt>
  40a3b4:	sub	x22, x22, #0x40
  40a3b8:	cbnz	w0, 40a398 <ferror@plt+0x80f8>
  40a3bc:	mov	w21, #0x1                   	// #1
  40a3c0:	ldp	x23, x24, [sp, #48]
  40a3c4:	ldp	x25, x26, [sp, #64]
  40a3c8:	ldp	x27, x28, [sp, #80]
  40a3cc:	b	40a104 <ferror@plt+0x7e64>
  40a3d0:	mov	w2, w25
  40a3d4:	mov	x1, x24
  40a3d8:	mov	x0, #0x0                   	// #0
  40a3dc:	bl	4021b0 <dcgettext@plt>
  40a3e0:	mov	x2, x0
  40a3e4:	mov	w1, #0x5f                  	// #95
  40a3e8:	mov	x0, x23
  40a3ec:	bl	403d4c <ferror@plt+0x1aac>
  40a3f0:	ldr	x20, [x20]
  40a3f4:	cbz	x20, 40a694 <ferror@plt+0x83f4>
  40a3f8:	ldr	w1, [x20, #20]
  40a3fc:	cmp	w1, #0x8
  40a400:	b.eq	40a55c <ferror@plt+0x82bc>  // b.none
  40a404:	cmp	w1, #0x8
  40a408:	b.gt	40a24c <ferror@plt+0x7fac>
  40a40c:	cmp	w1, #0x4
  40a410:	b.eq	40a4c4 <ferror@plt+0x8224>  // b.none
  40a414:	cmp	w1, #0x4
  40a418:	b.le	40a148 <ferror@plt+0x7ea8>
  40a41c:	cmp	w1, #0x6
  40a420:	b.eq	40a510 <ferror@plt+0x8270>  // b.none
  40a424:	cmp	w1, #0x7
  40a428:	b.ne	40a1f8 <ferror@plt+0x7f58>  // b.any
  40a42c:	ldr	w3, [x20, #16]
  40a430:	sxtw	x1, w3
  40a434:	sub	x0, x1, #0x1
  40a438:	lsl	x0, x0, #6
  40a43c:	sub	x3, x1, w3, uxtw
  40a440:	lsl	x3, x3, #6
  40a444:	sub	x3, x3, #0x40
  40a448:	cmp	x0, x3
  40a44c:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a450:	ldr	x1, [x20, #8]
  40a454:	ldr	w1, [x1, x0]
  40a458:	sub	x0, x0, #0x40
  40a45c:	ldr	w2, [x19, #896]
  40a460:	cmp	w2, w1
  40a464:	b.ne	40a448 <ferror@plt+0x81a8>  // b.any
  40a468:	mov	w21, #0x1                   	// #1
  40a46c:	ldp	x23, x24, [sp, #48]
  40a470:	ldp	x25, x26, [sp, #64]
  40a474:	b	40a104 <ferror@plt+0x7e64>
  40a478:	ldr	w3, [x20, #16]
  40a47c:	sxtw	x1, w3
  40a480:	sub	x0, x1, #0x1
  40a484:	lsl	x0, x0, #6
  40a488:	sub	x3, x1, w3, uxtw
  40a48c:	lsl	x3, x3, #6
  40a490:	sub	x3, x3, #0x40
  40a494:	cmp	x0, x3
  40a498:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a49c:	ldr	x1, [x20, #8]
  40a4a0:	ldr	w1, [x1, x0]
  40a4a4:	sub	x0, x0, #0x40
  40a4a8:	ldr	w2, [x19, #876]
  40a4ac:	cmp	w2, w1
  40a4b0:	b.ne	40a494 <ferror@plt+0x81f4>  // b.any
  40a4b4:	mov	w21, #0x1                   	// #1
  40a4b8:	ldp	x23, x24, [sp, #48]
  40a4bc:	ldp	x25, x26, [sp, #64]
  40a4c0:	b	40a104 <ferror@plt+0x7e64>
  40a4c4:	ldr	w3, [x20, #16]
  40a4c8:	sxtw	x1, w3
  40a4cc:	sub	x0, x1, #0x1
  40a4d0:	lsl	x0, x0, #6
  40a4d4:	sub	x3, x1, w3, uxtw
  40a4d8:	lsl	x3, x3, #6
  40a4dc:	sub	x3, x3, #0x40
  40a4e0:	cmp	x0, x3
  40a4e4:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a4e8:	ldr	x1, [x20, #8]
  40a4ec:	ldr	w1, [x1, x0]
  40a4f0:	sub	x0, x0, #0x40
  40a4f4:	ldr	w2, [x19, #900]
  40a4f8:	cmp	w2, w1
  40a4fc:	b.ne	40a4e0 <ferror@plt+0x8240>  // b.any
  40a500:	mov	w21, #0x1                   	// #1
  40a504:	ldp	x23, x24, [sp, #48]
  40a508:	ldp	x25, x26, [sp, #64]
  40a50c:	b	40a104 <ferror@plt+0x7e64>
  40a510:	ldr	w3, [x20, #16]
  40a514:	sxtw	x1, w3
  40a518:	sub	x0, x1, #0x1
  40a51c:	lsl	x0, x0, #6
  40a520:	sub	x3, x1, w3, uxtw
  40a524:	lsl	x3, x3, #6
  40a528:	sub	x3, x3, #0x40
  40a52c:	cmp	x0, x3
  40a530:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a534:	ldr	x1, [x20, #8]
  40a538:	ldr	w1, [x1, x0]
  40a53c:	sub	x0, x0, #0x40
  40a540:	ldr	w2, [x19, #880]
  40a544:	cmp	w2, w1
  40a548:	b.ne	40a52c <ferror@plt+0x828c>  // b.any
  40a54c:	mov	w21, #0x1                   	// #1
  40a550:	ldp	x23, x24, [sp, #48]
  40a554:	ldp	x25, x26, [sp, #64]
  40a558:	b	40a104 <ferror@plt+0x7e64>
  40a55c:	ldr	w3, [x20, #16]
  40a560:	sxtw	x1, w3
  40a564:	sub	x0, x1, #0x1
  40a568:	lsl	x0, x0, #6
  40a56c:	sub	x3, x1, w3, uxtw
  40a570:	lsl	x3, x3, #6
  40a574:	sub	x3, x3, #0x40
  40a578:	cmp	x0, x3
  40a57c:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a580:	ldr	x1, [x20, #8]
  40a584:	ldr	w1, [x1, x0]
  40a588:	sub	x0, x0, #0x40
  40a58c:	ldr	w2, [x19, #904]
  40a590:	cmp	w2, w1
  40a594:	b.ne	40a578 <ferror@plt+0x82d8>  // b.any
  40a598:	mov	w21, #0x1                   	// #1
  40a59c:	ldp	x23, x24, [sp, #48]
  40a5a0:	ldp	x25, x26, [sp, #64]
  40a5a4:	b	40a104 <ferror@plt+0x7e64>
  40a5a8:	ldr	w3, [x20, #16]
  40a5ac:	sxtw	x1, w3
  40a5b0:	sub	x0, x1, #0x1
  40a5b4:	lsl	x0, x0, #6
  40a5b8:	sub	x3, x1, w3, uxtw
  40a5bc:	lsl	x3, x3, #6
  40a5c0:	sub	x3, x3, #0x40
  40a5c4:	cmp	x0, x3
  40a5c8:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a5cc:	ldr	x1, [x20, #8]
  40a5d0:	ldr	w1, [x1, x0]
  40a5d4:	sub	x0, x0, #0x40
  40a5d8:	ldr	w2, [x19, #868]
  40a5dc:	cmp	w2, w1
  40a5e0:	b.ne	40a5c4 <ferror@plt+0x8324>  // b.any
  40a5e4:	mov	w21, #0x1                   	// #1
  40a5e8:	ldp	x23, x24, [sp, #48]
  40a5ec:	ldp	x25, x26, [sp, #64]
  40a5f0:	b	40a104 <ferror@plt+0x7e64>
  40a5f4:	ldr	w3, [x20, #16]
  40a5f8:	sxtw	x1, w3
  40a5fc:	sub	x0, x1, #0x1
  40a600:	lsl	x0, x0, #6
  40a604:	sub	x3, x1, w3, uxtw
  40a608:	lsl	x3, x3, #6
  40a60c:	sub	x3, x3, #0x40
  40a610:	cmp	x0, x3
  40a614:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a618:	ldr	x1, [x20, #8]
  40a61c:	ldr	w1, [x1, x0]
  40a620:	sub	x0, x0, #0x40
  40a624:	ldr	w2, [x19, #4]
  40a628:	cmp	w2, w1
  40a62c:	b.ne	40a610 <ferror@plt+0x8370>  // b.any
  40a630:	mov	w21, #0x1                   	// #1
  40a634:	ldp	x23, x24, [sp, #48]
  40a638:	ldp	x25, x26, [sp, #64]
  40a63c:	b	40a104 <ferror@plt+0x7e64>
  40a640:	ldr	w3, [x20, #16]
  40a644:	sxtw	x1, w3
  40a648:	sub	x0, x1, #0x1
  40a64c:	lsl	x0, x0, #6
  40a650:	sub	x3, x1, w3, uxtw
  40a654:	lsl	x3, x3, #6
  40a658:	sub	x3, x3, #0x40
  40a65c:	cmp	x0, x3
  40a660:	b.eq	40a3f0 <ferror@plt+0x8150>  // b.none
  40a664:	ldr	x1, [x20, #8]
  40a668:	ldr	w1, [x1, x0]
  40a66c:	sub	x0, x0, #0x40
  40a670:	ldr	w2, [x19, #860]
  40a674:	cmp	w2, w1
  40a678:	b.ne	40a65c <ferror@plt+0x83bc>  // b.any
  40a67c:	mov	w21, #0x1                   	// #1
  40a680:	ldp	x23, x24, [sp, #48]
  40a684:	ldp	x25, x26, [sp, #64]
  40a688:	b	40a104 <ferror@plt+0x7e64>
  40a68c:	ldp	x27, x28, [sp, #80]
  40a690:	b	40a3f0 <ferror@plt+0x8150>
  40a694:	ldp	x23, x24, [sp, #48]
  40a698:	ldp	x25, x26, [sp, #64]
  40a69c:	b	40a104 <ferror@plt+0x7e64>
  40a6a0:	cmp	w0, #0x0
  40a6a4:	cset	w0, eq  // eq = none
  40a6a8:	b	40a138 <ferror@plt+0x7e98>
  40a6ac:	stp	x29, x30, [sp, #-32]!
  40a6b0:	mov	x29, sp
  40a6b4:	stp	x19, x20, [sp, #16]
  40a6b8:	ldrb	w1, [x0]
  40a6bc:	cmp	w1, #0x2d
  40a6c0:	b.eq	40a710 <ferror@plt+0x8470>  // b.none
  40a6c4:	mov	w20, #0x0                   	// #0
  40a6c8:	cmp	w1, #0x2b
  40a6cc:	b.eq	40a71c <ferror@plt+0x847c>  // b.none
  40a6d0:	bl	407510 <ferror@plt+0x5270>
  40a6d4:	mov	x19, x0
  40a6d8:	cbz	x0, 40a700 <ferror@plt+0x8460>
  40a6dc:	mov	x0, #0x20                  	// #32
  40a6e0:	bl	401f10 <malloc@plt>
  40a6e4:	ldr	x1, [x19, #24]
  40a6e8:	str	x1, [x0, #8]
  40a6ec:	ldr	w1, [x19, #36]
  40a6f0:	str	w1, [x0, #24]
  40a6f4:	str	w20, [x0, #16]
  40a6f8:	str	xzr, [x0]
  40a6fc:	mov	x19, x0
  40a700:	mov	x0, x19
  40a704:	ldp	x19, x20, [sp, #16]
  40a708:	ldp	x29, x30, [sp], #32
  40a70c:	ret
  40a710:	add	x0, x0, #0x1
  40a714:	mov	w20, #0x1                   	// #1
  40a718:	b	40a6d0 <ferror@plt+0x8430>
  40a71c:	add	x0, x0, #0x1
  40a720:	b	40a6d0 <ferror@plt+0x8430>
  40a724:	stp	x29, x30, [sp, #-320]!
  40a728:	mov	x29, sp
  40a72c:	stp	x19, x20, [sp, #16]
  40a730:	mov	x19, x0
  40a734:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a738:	add	x1, x1, #0x688
  40a73c:	ldp	x2, x3, [x1]
  40a740:	stp	x2, x3, [sp, #288]
  40a744:	ldr	x2, [x1, #16]
  40a748:	str	x2, [sp, #304]
  40a74c:	ldur	x1, [x1, #21]
  40a750:	add	x2, sp, #0x200
  40a754:	stur	x1, [x2, #-203]
  40a758:	add	x1, sp, #0x120
  40a75c:	bl	402100 <strspn@plt>
  40a760:	mov	x20, x0
  40a764:	mov	x0, x19
  40a768:	bl	401d60 <strlen@plt>
  40a76c:	add	x3, sp, #0x20
  40a770:	add	x1, x3, #0xff
  40a774:	cmp	x20, x0
  40a778:	b.ne	40a7a0 <ferror@plt+0x8500>  // b.any
  40a77c:	strb	wzr, [x1]
  40a780:	cmp	x1, x3
  40a784:	sub	x1, x1, #0x1
  40a788:	b.ne	40a77c <ferror@plt+0x84dc>  // b.any
  40a78c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40a790:	ldr	w4, [x0, #856]
  40a794:	add	x0, sp, #0x20
  40a798:	mov	w3, #0x1                   	// #1
  40a79c:	b	40a7d4 <ferror@plt+0x8534>
  40a7a0:	mov	w2, #0x5                   	// #5
  40a7a4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a7a8:	add	x1, x1, #0x648
  40a7ac:	mov	x0, #0x0                   	// #0
  40a7b0:	bl	4021b0 <dcgettext@plt>
  40a7b4:	b	40a854 <ferror@plt+0x85b4>
  40a7b8:	cmp	w1, #0x50
  40a7bc:	b.ne	40a7c4 <ferror@plt+0x8524>  // b.any
  40a7c0:	cbnz	w4, 40a820 <ferror@plt+0x8580>
  40a7c4:	ldrb	w2, [x0, w1, sxtw]
  40a7c8:	cbnz	w2, 40a838 <ferror@plt+0x8598>
  40a7cc:	strb	w3, [x0, w1, sxtw]
  40a7d0:	add	x19, x19, #0x1
  40a7d4:	ldrb	w1, [x19]
  40a7d8:	cmp	w1, #0x2d
  40a7dc:	b.eq	40a7f0 <ferror@plt+0x8550>  // b.none
  40a7e0:	b.hi	40a7b8 <ferror@plt+0x8518>  // b.pmore
  40a7e4:	cbz	w1, 40a850 <ferror@plt+0x85b0>
  40a7e8:	cmp	w1, #0x2b
  40a7ec:	b.ne	40a7c4 <ferror@plt+0x8524>  // b.any
  40a7f0:	ldrb	w2, [x19, #1]
  40a7f4:	sub	w1, w2, #0x2b
  40a7f8:	and	w1, w1, #0xfffffffd
  40a7fc:	tst	w1, #0xff
  40a800:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40a804:	b.ne	40a7d0 <ferror@plt+0x8530>  // b.any
  40a808:	mov	w2, #0x5                   	// #5
  40a80c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a810:	add	x1, x1, #0x648
  40a814:	mov	x0, #0x0                   	// #0
  40a818:	bl	4021b0 <dcgettext@plt>
  40a81c:	b	40a854 <ferror@plt+0x85b4>
  40a820:	mov	w2, #0x5                   	// #5
  40a824:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a828:	add	x1, x1, #0x660
  40a82c:	mov	x0, #0x0                   	// #0
  40a830:	bl	4021b0 <dcgettext@plt>
  40a834:	b	40a854 <ferror@plt+0x85b4>
  40a838:	mov	w2, #0x5                   	// #5
  40a83c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40a840:	add	x1, x1, #0x648
  40a844:	mov	x0, #0x0                   	// #0
  40a848:	bl	4021b0 <dcgettext@plt>
  40a84c:	b	40a854 <ferror@plt+0x85b4>
  40a850:	mov	x0, #0x0                   	// #0
  40a854:	ldp	x19, x20, [sp, #16]
  40a858:	ldp	x29, x30, [sp], #320
  40a85c:	ret
  40a860:	stp	x29, x30, [sp, #-96]!
  40a864:	mov	x29, sp
  40a868:	stp	x19, x20, [sp, #16]
  40a86c:	stp	x21, x22, [sp, #32]
  40a870:	mov	x20, x0
  40a874:	mov	x22, x1
  40a878:	bl	407510 <ferror@plt+0x5270>
  40a87c:	mov	x19, x0
  40a880:	cbz	x0, 40a928 <ferror@plt+0x8688>
  40a884:	mov	x0, #0x30                  	// #48
  40a888:	bl	401f10 <malloc@plt>
  40a88c:	mov	x20, x0
  40a890:	ldr	w0, [x19, #44]
  40a894:	tbz	w0, #4, 40a90c <ferror@plt+0x866c>
  40a898:	bl	402120 <get_pid_digits@plt>
  40a89c:	mov	w21, w0
  40a8a0:	ldr	x0, [x19, #8]
  40a8a4:	bl	401d60 <strlen@plt>
  40a8a8:	cmp	w21, w0
  40a8ac:	csel	w21, w21, w0, ge  // ge = tcont
  40a8b0:	cbz	x22, 40a914 <ferror@plt+0x8674>
  40a8b4:	mov	x0, x22
  40a8b8:	bl	401d60 <strlen@plt>
  40a8bc:	cmp	w21, w0
  40a8c0:	csel	w21, w21, w0, gt
  40a8c4:	str	w21, [x20, #24]
  40a8c8:	mov	x0, x22
  40a8cc:	bl	402000 <strdup@plt>
  40a8d0:	str	x0, [x20, #8]
  40a8d4:	ldr	x0, [x19, #16]
  40a8d8:	str	x0, [x20, #16]
  40a8dc:	ldr	w0, [x19, #36]
  40a8e0:	str	w0, [x20, #28]
  40a8e4:	ldr	w0, [x19, #40]
  40a8e8:	str	w0, [x20, #32]
  40a8ec:	ldr	w0, [x19, #44]
  40a8f0:	str	w0, [x20, #36]
  40a8f4:	str	xzr, [x20]
  40a8f8:	mov	x0, x20
  40a8fc:	ldp	x19, x20, [sp, #16]
  40a900:	ldp	x21, x22, [sp, #32]
  40a904:	ldp	x29, x30, [sp], #96
  40a908:	ret
  40a90c:	ldr	w21, [x19, #32]
  40a910:	b	40a8b0 <ferror@plt+0x8610>
  40a914:	str	w21, [x20, #24]
  40a918:	ldr	x0, [x19, #8]
  40a91c:	bl	402000 <strdup@plt>
  40a920:	str	x0, [x20, #8]
  40a924:	b	40a8d4 <ferror@plt+0x8634>
  40a928:	mov	x0, x20
  40a92c:	bl	40759c <ferror@plt+0x52fc>
  40a930:	mov	x20, x0
  40a934:	cbz	x0, 40a8f8 <ferror@plt+0x8658>
  40a938:	ldr	x21, [x0, #8]
  40a93c:	ldrb	w0, [x21]
  40a940:	cbz	w0, 40a9b8 <ferror@plt+0x8718>
  40a944:	stp	x23, x24, [sp, #48]
  40a948:	str	x25, [sp, #64]
  40a94c:	adrp	x25, 414000 <ferror@plt+0x11d60>
  40a950:	add	x25, x25, #0x6a8
  40a954:	add	x23, sp, #0x50
  40a958:	b	40a968 <ferror@plt+0x86c8>
  40a95c:	add	x21, x0, #0x1
  40a960:	ldrb	w0, [x0, #1]
  40a964:	cbz	w0, 40a9c0 <ferror@plt+0x8720>
  40a968:	mov	x1, x25
  40a96c:	mov	x0, x21
  40a970:	bl	4021d0 <strcspn@plt>
  40a974:	sxtw	x20, w0
  40a978:	mov	x2, x20
  40a97c:	mov	x1, x21
  40a980:	mov	x0, x23
  40a984:	bl	4021c0 <strncpy@plt>
  40a988:	strb	wzr, [x23, x20]
  40a98c:	mov	x24, x19
  40a990:	mov	x1, x22
  40a994:	mov	x0, x23
  40a998:	bl	40a860 <ferror@plt+0x85c0>
  40a99c:	mov	x19, x0
  40a9a0:	str	x24, [x0]
  40a9a4:	add	x0, x21, x20
  40a9a8:	ldrb	w1, [x21, x20]
  40a9ac:	cbnz	w1, 40a95c <ferror@plt+0x86bc>
  40a9b0:	ldp	x23, x24, [sp, #48]
  40a9b4:	ldr	x25, [sp, #64]
  40a9b8:	mov	x20, x19
  40a9bc:	b	40a8f8 <ferror@plt+0x8658>
  40a9c0:	ldp	x23, x24, [sp, #48]
  40a9c4:	ldr	x25, [sp, #64]
  40a9c8:	b	40a9b8 <ferror@plt+0x8718>
  40a9cc:	stp	x29, x30, [sp, #-48]!
  40a9d0:	mov	x29, sp
  40a9d4:	stp	x19, x20, [sp, #16]
  40a9d8:	str	x21, [sp, #32]
  40a9dc:	mov	x19, x0
  40a9e0:	adrp	x20, 40e000 <ferror@plt+0xbd60>
  40a9e4:	add	x0, x20, #0x6f0
  40a9e8:	adrp	x20, 40e000 <ferror@plt+0xbd60>
  40a9ec:	add	x20, x20, #0x6c8
  40a9f0:	cmp	w1, #0x62
  40a9f4:	csel	x20, x20, x0, eq  // eq = none
  40a9f8:	mov	x1, #0x0                   	// #0
  40a9fc:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40aa00:	add	x0, x0, #0x560
  40aa04:	bl	40a860 <ferror@plt+0x85c0>
  40aa08:	mov	x21, x0
  40aa0c:	cbz	x0, 40aa60 <ferror@plt+0x87c0>
  40aa10:	ldr	x1, [x19, #8]
  40aa14:	mov	x2, x1
  40aa18:	ldr	x1, [x1]
  40aa1c:	cbnz	x1, 40aa14 <ferror@plt+0x8774>
  40aa20:	str	x21, [x2]
  40aa24:	mov	x0, x20
  40aa28:	bl	40a860 <ferror@plt+0x85c0>
  40aa2c:	mov	x20, x0
  40aa30:	cbz	x0, 40aa8c <ferror@plt+0x87ec>
  40aa34:	mov	x1, x20
  40aa38:	mov	x2, x1
  40aa3c:	ldr	x1, [x1]
  40aa40:	cbnz	x1, 40aa38 <ferror@plt+0x8798>
  40aa44:	ldr	x0, [x19, #8]
  40aa48:	str	x0, [x2]
  40aa4c:	str	x20, [x19, #8]
  40aa50:	ldp	x19, x20, [sp, #16]
  40aa54:	ldr	x21, [sp, #32]
  40aa58:	ldp	x29, x30, [sp], #48
  40aa5c:	ret
  40aa60:	mov	w2, #0x5                   	// #5
  40aa64:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40aa68:	add	x1, x1, #0x6b0
  40aa6c:	mov	x0, #0x0                   	// #0
  40aa70:	bl	4021b0 <dcgettext@plt>
  40aa74:	mov	x2, x0
  40aa78:	mov	w1, #0x6b                  	// #107
  40aa7c:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40aa80:	add	x0, x0, #0x6d8
  40aa84:	bl	403d4c <ferror@plt+0x1aac>
  40aa88:	b	40aa10 <ferror@plt+0x8770>
  40aa8c:	mov	w2, #0x5                   	// #5
  40aa90:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40aa94:	add	x1, x1, #0x6b0
  40aa98:	mov	x0, #0x0                   	// #0
  40aa9c:	bl	4021b0 <dcgettext@plt>
  40aaa0:	mov	x2, x0
  40aaa4:	mov	w1, #0x70                  	// #112
  40aaa8:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40aaac:	add	x0, x0, #0x6d8
  40aab0:	bl	403d4c <ferror@plt+0x1aac>
  40aab4:	b	40aa34 <ferror@plt+0x8794>
  40aab8:	stp	x29, x30, [sp, #-112]!
  40aabc:	mov	x29, sp
  40aac0:	stp	x19, x20, [sp, #16]
  40aac4:	stp	x21, x22, [sp, #32]
  40aac8:	stp	x23, x24, [sp, #48]
  40aacc:	mov	x21, x0
  40aad0:	ldr	x0, [x0, #24]
  40aad4:	bl	402000 <strdup@plt>
  40aad8:	str	x0, [sp, #96]
  40aadc:	mov	x3, x0
  40aae0:	mov	w4, #0x1                   	// #1
  40aae4:	mov	w23, #0x0                   	// #0
  40aae8:	mov	w6, #0x0                   	// #0
  40aaec:	mov	x2, #0x1                   	// #1
  40aaf0:	mov	x1, #0x601                 	// #1537
  40aaf4:	movk	x1, #0x1001, lsl #32
  40aaf8:	mov	w5, w4
  40aafc:	b	40ab10 <ferror@plt+0x8870>
  40ab00:	cbnz	w4, 40ab38 <ferror@plt+0x8898>
  40ab04:	mov	w4, w5
  40ab08:	ldrb	w0, [x3, #1]!
  40ab0c:	cbz	w0, 40ab78 <ferror@plt+0x88d8>
  40ab10:	ldrb	w0, [x3]
  40ab14:	cmp	w0, #0x2c
  40ab18:	b.hi	40ab28 <ferror@plt+0x8888>  // b.pmore
  40ab1c:	lsl	x0, x2, x0
  40ab20:	tst	x0, x1
  40ab24:	b.ne	40ab00 <ferror@plt+0x8860>  // b.any
  40ab28:	cbz	w4, 40ab08 <ferror@plt+0x8868>
  40ab2c:	add	w23, w23, #0x1
  40ab30:	mov	w4, w6
  40ab34:	b	40ab08 <ferror@plt+0x8868>
  40ab38:	ldr	x0, [sp, #96]
  40ab3c:	bl	4020e0 <free@plt>
  40ab40:	mov	w2, #0x5                   	// #5
  40ab44:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ab48:	add	x1, x1, #0x6e8
  40ab4c:	mov	x0, #0x0                   	// #0
  40ab50:	bl	4021b0 <dcgettext@plt>
  40ab54:	mov	x24, x0
  40ab58:	ldr	x20, [x21, #24]
  40ab5c:	mov	w1, #0x25                  	// #37
  40ab60:	mov	x0, x20
  40ab64:	bl	402110 <strchr@plt>
  40ab68:	cbz	x0, 40ae94 <ferror@plt+0x8bf4>
  40ab6c:	mov	x0, x20
  40ab70:	mov	w22, #0x0                   	// #0
  40ab74:	b	40acd8 <ferror@plt+0x8a38>
  40ab78:	cbz	w23, 40abb4 <ferror@plt+0x8914>
  40ab7c:	stp	x25, x26, [sp, #64]
  40ab80:	stp	x27, x28, [sp, #80]
  40ab84:	cbz	w4, 40ab8c <ferror@plt+0x88ec>
  40ab88:	sturb	wzr, [x3, #-1]
  40ab8c:	sub	w23, w23, #0x1
  40ab90:	ldr	x22, [sp, #96]
  40ab94:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  40ab98:	add	x0, x0, #0xc18
  40ab9c:	str	x0, [sp, #104]
  40aba0:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40aba4:	add	x28, x0, #0x6d8
  40aba8:	adrp	x27, 414000 <ferror@plt+0x11d60>
  40abac:	add	x27, x27, #0x718
  40abb0:	b	40aef0 <ferror@plt+0x8c50>
  40abb4:	ldr	x0, [sp, #96]
  40abb8:	bl	4020e0 <free@plt>
  40abbc:	mov	w2, #0x5                   	// #5
  40abc0:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40abc4:	add	x1, x1, #0x700
  40abc8:	mov	x0, #0x0                   	// #0
  40abcc:	bl	4021b0 <dcgettext@plt>
  40abd0:	mov	x24, x0
  40abd4:	b	40ab58 <ferror@plt+0x88b8>
  40abd8:	mov	w2, #0x5                   	// #5
  40abdc:	ldr	x1, [sp, #104]
  40abe0:	mov	x0, #0x0                   	// #0
  40abe4:	bl	4021b0 <dcgettext@plt>
  40abe8:	mov	x2, x0
  40abec:	mov	w1, #0x107                 	// #263
  40abf0:	mov	x0, x28
  40abf4:	bl	403d4c <ferror@plt+0x1aac>
  40abf8:	b	40aef4 <ferror@plt+0x8c54>
  40abfc:	ldr	x0, [sp, #96]
  40ac00:	bl	4020e0 <free@plt>
  40ac04:	mov	w2, #0x5                   	// #5
  40ac08:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ac0c:	add	x1, x1, #0x730
  40ac10:	mov	x0, #0x0                   	// #0
  40ac14:	bl	4021b0 <dcgettext@plt>
  40ac18:	mov	x24, x0
  40ac1c:	ldp	x25, x26, [sp, #64]
  40ac20:	ldp	x27, x28, [sp, #80]
  40ac24:	b	40ab58 <ferror@plt+0x88b8>
  40ac28:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40ac2c:	ldrb	w0, [x0, #1288]
  40ac30:	cbz	w0, 40ac50 <ferror@plt+0x89b0>
  40ac34:	ldr	x0, [sp, #96]
  40ac38:	bl	4020e0 <free@plt>
  40ac3c:	adrp	x24, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40ac40:	add	x24, x24, #0x508
  40ac44:	ldp	x25, x26, [sp, #64]
  40ac48:	ldp	x27, x28, [sp, #80]
  40ac4c:	b	40ab58 <ferror@plt+0x88b8>
  40ac50:	mov	w2, #0x5                   	// #5
  40ac54:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ac58:	add	x1, x1, #0x760
  40ac5c:	mov	x0, #0x0                   	// #0
  40ac60:	bl	4021b0 <dcgettext@plt>
  40ac64:	mov	x3, x22
  40ac68:	mov	x2, x0
  40ac6c:	mov	x1, #0x50                  	// #80
  40ac70:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40ac74:	add	x0, x0, #0x508
  40ac78:	bl	401eb0 <snprintf@plt>
  40ac7c:	b	40ac34 <ferror@plt+0x8994>
  40ac80:	ldr	x0, [sp, #96]
  40ac84:	bl	4020e0 <free@plt>
  40ac88:	mov	w2, #0x5                   	// #5
  40ac8c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ac90:	add	x1, x1, #0x790
  40ac94:	mov	x0, #0x0                   	// #0
  40ac98:	bl	4021b0 <dcgettext@plt>
  40ac9c:	mov	x24, x0
  40aca0:	ldp	x25, x26, [sp, #64]
  40aca4:	ldp	x27, x28, [sp, #80]
  40aca8:	b	40ab58 <ferror@plt+0x88b8>
  40acac:	ldr	x0, [sp, #96]
  40acb0:	bl	4020e0 <free@plt>
  40acb4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40acb8:	mov	w1, #0x1                   	// #1
  40acbc:	str	w1, [x0, #1368]
  40acc0:	ldp	x25, x26, [sp, #64]
  40acc4:	ldp	x27, x28, [sp, #80]
  40acc8:	b	40ae94 <ferror@plt+0x8bf4>
  40accc:	add	w22, w22, #0x1
  40acd0:	ldrb	w1, [x0], #1
  40acd4:	cbz	w1, 40ad2c <ferror@plt+0x8a8c>
  40acd8:	ldrb	w1, [x0], #1
  40acdc:	cmp	w1, #0x25
  40ace0:	b.eq	40accc <ferror@plt+0x8a2c>  // b.none
  40ace4:	cbz	w1, 40acfc <ferror@plt+0x8a5c>
  40ace8:	add	w22, w22, #0x1
  40acec:	ldrb	w1, [x0], #1
  40acf0:	cmp	w1, #0x25
  40acf4:	b.eq	40accc <ferror@plt+0x8a2c>  // b.none
  40acf8:	cbnz	w1, 40acec <ferror@plt+0x8a4c>
  40acfc:	mov	x0, x20
  40ad00:	bl	402000 <strdup@plt>
  40ad04:	mov	x23, x0
  40ad08:	cbz	w22, 40ae7c <ferror@plt+0x8bdc>
  40ad0c:	stp	x25, x26, [sp, #64]
  40ad10:	stp	x27, x28, [sp, #80]
  40ad14:	mov	x26, #0x30                  	// #48
  40ad18:	mov	x24, #0x7fffffff            	// #2147483647
  40ad1c:	mov	w25, #0x3                   	// #3
  40ad20:	adrp	x27, 414000 <ferror@plt+0x11d60>
  40ad24:	add	x27, x27, #0x838
  40ad28:	b	40ae2c <ferror@plt+0x8b8c>
  40ad2c:	mov	w2, #0x5                   	// #5
  40ad30:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ad34:	add	x1, x1, #0x7d0
  40ad38:	mov	x0, #0x0                   	// #0
  40ad3c:	bl	4021b0 <dcgettext@plt>
  40ad40:	mov	x24, x0
  40ad44:	b	40ae94 <ferror@plt+0x8bf4>
  40ad48:	add	x20, x20, #0x1
  40ad4c:	strb	w0, [x23]
  40ad50:	mov	x28, #0x1                   	// #1
  40ad54:	b	40add0 <ferror@plt+0x8b30>
  40ad58:	mov	x0, x23
  40ad5c:	bl	4020e0 <free@plt>
  40ad60:	mov	w2, #0x5                   	// #5
  40ad64:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ad68:	add	x1, x1, #0x7f0
  40ad6c:	mov	x0, #0x0                   	// #0
  40ad70:	bl	4021b0 <dcgettext@plt>
  40ad74:	mov	x24, x0
  40ad78:	ldp	x25, x26, [sp, #64]
  40ad7c:	ldp	x27, x28, [sp, #80]
  40ad80:	b	40ae94 <ferror@plt+0x8bf4>
  40ad84:	mov	x0, x23
  40ad88:	bl	4020e0 <free@plt>
  40ad8c:	mov	w2, #0x5                   	// #5
  40ad90:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ad94:	add	x1, x1, #0x810
  40ad98:	mov	x0, #0x0                   	// #0
  40ad9c:	bl	4021b0 <dcgettext@plt>
  40ada0:	mov	x24, x0
  40ada4:	ldp	x25, x26, [sp, #64]
  40ada8:	ldp	x27, x28, [sp, #80]
  40adac:	b	40ae94 <ferror@plt+0x8bf4>
  40adb0:	mov	x1, x27
  40adb4:	mov	x0, x20
  40adb8:	bl	4021d0 <strcspn@plt>
  40adbc:	mov	x28, x0
  40adc0:	mov	x2, x0
  40adc4:	mov	x1, x20
  40adc8:	mov	x0, x23
  40adcc:	bl	401d20 <memcpy@plt>
  40add0:	strb	wzr, [x23, x28]
  40add4:	add	x20, x20, x28
  40add8:	mov	x0, x26
  40addc:	bl	401f10 <malloc@plt>
  40ade0:	mov	x19, x0
  40ade4:	cmp	x28, x24
  40ade8:	csel	x28, x28, x24, ls  // ls = plast
  40adec:	str	w28, [x0, #24]
  40adf0:	mov	x0, x23
  40adf4:	bl	402000 <strdup@plt>
  40adf8:	str	x0, [x19, #8]
  40adfc:	str	xzr, [x19, #16]
  40ae00:	str	wzr, [x19, #28]
  40ae04:	str	w25, [x19, #32]
  40ae08:	mov	w0, #0x40000000            	// #1073741824
  40ae0c:	str	w0, [x19, #36]
  40ae10:	str	xzr, [x19]
  40ae14:	mov	x0, x19
  40ae18:	ldr	x1, [x21, #8]
  40ae1c:	str	x1, [x19]
  40ae20:	str	x0, [x21, #8]
  40ae24:	subs	w22, w22, #0x1
  40ae28:	b.eq	40ae74 <ferror@plt+0x8bd4>  // b.none
  40ae2c:	ldrb	w0, [x20]
  40ae30:	cmp	w0, #0x25
  40ae34:	b.ne	40adb0 <ferror@plt+0x8b10>  // b.any
  40ae38:	ldrb	w0, [x20, #1]
  40ae3c:	cmp	w0, #0x25
  40ae40:	b.eq	40ad48 <ferror@plt+0x8aa8>  // b.none
  40ae44:	bl	4074e0 <ferror@plt+0x5240>
  40ae48:	add	x20, x20, #0x2
  40ae4c:	cbz	x0, 40ad58 <ferror@plt+0x8ab8>
  40ae50:	ldr	x1, [x0, #16]
  40ae54:	ldr	x0, [x0, #8]
  40ae58:	bl	40a860 <ferror@plt+0x85c0>
  40ae5c:	cbz	x0, 40ad84 <ferror@plt+0x8ae4>
  40ae60:	mov	x1, x0
  40ae64:	mov	x19, x1
  40ae68:	ldr	x1, [x1]
  40ae6c:	cbnz	x1, 40ae64 <ferror@plt+0x8bc4>
  40ae70:	b	40ae18 <ferror@plt+0x8b78>
  40ae74:	ldp	x25, x26, [sp, #64]
  40ae78:	ldp	x27, x28, [sp, #80]
  40ae7c:	mov	x0, x23
  40ae80:	bl	4020e0 <free@plt>
  40ae84:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40ae88:	mov	w1, #0x1                   	// #1
  40ae8c:	str	w1, [x0, #1368]
  40ae90:	mov	x24, #0x0                   	// #0
  40ae94:	mov	x0, x24
  40ae98:	ldp	x19, x20, [sp, #16]
  40ae9c:	ldp	x21, x22, [sp, #32]
  40aea0:	ldp	x23, x24, [sp, #48]
  40aea4:	ldp	x29, x30, [sp], #112
  40aea8:	ret
  40aeac:	mov	x1, x19
  40aeb0:	mov	x0, x22
  40aeb4:	bl	40a860 <ferror@plt+0x85c0>
  40aeb8:	mov	x19, x0
  40aebc:	cbz	x0, 40ac28 <ferror@plt+0x8988>
  40aec0:	mov	x24, x19
  40aec4:	mov	x0, x24
  40aec8:	ldr	x24, [x24]
  40aecc:	cbnz	x24, 40aec4 <ferror@plt+0x8c24>
  40aed0:	ldr	x1, [x21, #8]
  40aed4:	str	x1, [x0]
  40aed8:	str	x19, [x21, #8]
  40aedc:	cmp	x20, #0x0
  40aee0:	cinc	x22, x20, ne  // ne = any
  40aee4:	sub	w0, w23, #0x1
  40aee8:	cbz	w23, 40acac <ferror@plt+0x8a0c>
  40aeec:	mov	w23, w0
  40aef0:	cbz	x22, 40abd8 <ferror@plt+0x8938>
  40aef4:	mov	x1, x27
  40aef8:	mov	x0, x22
  40aefc:	bl	401fa0 <strpbrk@plt>
  40af00:	mov	x20, x0
  40af04:	cmp	w23, #0x0
  40af08:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40af0c:	b.eq	40af14 <ferror@plt+0x8c74>  // b.none
  40af10:	strb	wzr, [x0]
  40af14:	mov	w1, #0x3d                  	// #61
  40af18:	mov	x0, x22
  40af1c:	bl	402110 <strchr@plt>
  40af20:	mov	x19, x0
  40af24:	cbz	x0, 40af2c <ferror@plt+0x8c8c>
  40af28:	strb	wzr, [x19], #1
  40af2c:	mov	w1, #0x3a                  	// #58
  40af30:	mov	x0, x22
  40af34:	bl	402110 <strchr@plt>
  40af38:	mov	x24, x0
  40af3c:	cbz	x0, 40aeac <ferror@plt+0x8c0c>
  40af40:	mov	x25, x0
  40af44:	strb	wzr, [x25], #1
  40af48:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40af4c:	add	x1, x1, #0x720
  40af50:	mov	x0, x25
  40af54:	bl	402100 <strspn@plt>
  40af58:	mov	x26, x0
  40af5c:	mov	x0, x25
  40af60:	bl	401d60 <strlen@plt>
  40af64:	cmp	x26, x0
  40af68:	b.ne	40abfc <ferror@plt+0x895c>  // b.any
  40af6c:	ldrb	w0, [x24, #1]
  40af70:	cmp	w0, #0x30
  40af74:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40af78:	b.eq	40abfc <ferror@plt+0x895c>  // b.none
  40af7c:	mov	w2, #0xa                   	// #10
  40af80:	mov	x1, #0x0                   	// #0
  40af84:	mov	x0, x25
  40af88:	bl	4020d0 <strtol@plt>
  40af8c:	cmp	w0, #0x0
  40af90:	b.le	40abfc <ferror@plt+0x895c>
  40af94:	mov	x1, x19
  40af98:	mov	x0, x22
  40af9c:	bl	40a860 <ferror@plt+0x85c0>
  40afa0:	mov	x19, x0
  40afa4:	cbz	x0, 40ac28 <ferror@plt+0x8988>
  40afa8:	ldr	x0, [x19]
  40afac:	cbnz	x0, 40ac80 <ferror@plt+0x89e0>
  40afb0:	mov	w2, #0xa                   	// #10
  40afb4:	mov	x1, #0x0                   	// #0
  40afb8:	mov	x0, x25
  40afbc:	bl	4020d0 <strtol@plt>
  40afc0:	str	w0, [x19, #24]
  40afc4:	cmp	w0, #0x0
  40afc8:	b.gt	40aec0 <ferror@plt+0x8c20>
  40afcc:	mov	w2, #0x5                   	// #5
  40afd0:	ldr	x1, [sp, #104]
  40afd4:	mov	x0, #0x0                   	// #0
  40afd8:	bl	4021b0 <dcgettext@plt>
  40afdc:	mov	x2, x0
  40afe0:	mov	w1, #0x12d                 	// #301
  40afe4:	mov	x0, x28
  40afe8:	bl	403d4c <ferror@plt+0x1aac>
  40afec:	b	40aec0 <ferror@plt+0x8c20>
  40aff0:	stp	x29, x30, [sp, #-80]!
  40aff4:	mov	x29, sp
  40aff8:	stp	x19, x20, [sp, #16]
  40affc:	mov	x20, x0
  40b000:	ldr	x0, [x0]
  40b004:	cbz	x0, 40b024 <ferror@plt+0x8d84>
  40b008:	bl	40aff0 <ferror@plt+0x8d50>
  40b00c:	mov	x19, x0
  40b010:	cbz	x0, 40b024 <ferror@plt+0x8d84>
  40b014:	mov	x0, x19
  40b018:	ldp	x19, x20, [sp, #16]
  40b01c:	ldp	x29, x30, [sp], #80
  40b020:	ret
  40b024:	ldr	w0, [x20, #32]
  40b028:	cmp	w0, #0x3
  40b02c:	b.eq	40b138 <ferror@plt+0x8e98>  // b.none
  40b030:	cmp	w0, #0x3
  40b034:	b.le	40b07c <ferror@plt+0x8ddc>
  40b038:	cmp	w0, #0x6
  40b03c:	b.gt	40b0e4 <ferror@plt+0x8e44>
  40b040:	cmp	w0, #0x4
  40b044:	b.le	40b0c4 <ferror@plt+0x8e24>
  40b048:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b04c:	ldr	w19, [x0, #1376]
  40b050:	cbz	w19, 40b2a0 <ferror@plt+0x9000>
  40b054:	mov	w2, #0x5                   	// #5
  40b058:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b05c:	add	x1, x1, #0x870
  40b060:	mov	x0, #0x0                   	// #0
  40b064:	bl	4021b0 <dcgettext@plt>
  40b068:	mov	x19, x0
  40b06c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b070:	mov	w1, #0x1                   	// #1
  40b074:	str	w1, [x0, #1376]
  40b078:	b	40b014 <ferror@plt+0x8d74>
  40b07c:	cmp	w0, #0x1
  40b080:	b.ne	40b0bc <ferror@plt+0x8e1c>  // b.any
  40b084:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b088:	ldr	w0, [x0, #1368]
  40b08c:	cbnz	w0, 40b11c <ferror@plt+0x8e7c>
  40b090:	mov	x0, x20
  40b094:	bl	40aab8 <ferror@plt+0x8818>
  40b098:	mov	x19, x0
  40b09c:	cbnz	x0, 40b014 <ferror@plt+0x8d74>
  40b0a0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b0a4:	mov	w1, #0x1                   	// #1
  40b0a8:	str	w1, [x0, #1368]
  40b0ac:	mov	w1, #0x75                  	// #117
  40b0b0:	mov	x0, x20
  40b0b4:	bl	40a9cc <ferror@plt+0x872c>
  40b0b8:	b	40b014 <ferror@plt+0x8d74>
  40b0bc:	cmp	w0, #0x2
  40b0c0:	b.ne	40b0ec <ferror@plt+0x8e4c>  // b.any
  40b0c4:	mov	x0, x20
  40b0c8:	bl	40aab8 <ferror@plt+0x8818>
  40b0cc:	mov	x19, x0
  40b0d0:	cbnz	x0, 40b014 <ferror@plt+0x8d74>
  40b0d4:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b0d8:	mov	w1, #0x1                   	// #1
  40b0dc:	str	w1, [x0, #1368]
  40b0e0:	b	40b014 <ferror@plt+0x8d74>
  40b0e4:	cmp	w0, #0x7
  40b0e8:	b.eq	40b0c4 <ferror@plt+0x8e24>  // b.none
  40b0ec:	mov	w2, #0x5                   	// #5
  40b0f0:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40b0f4:	add	x1, x1, #0xc18
  40b0f8:	mov	x0, #0x0                   	// #0
  40b0fc:	bl	4021b0 <dcgettext@plt>
  40b100:	mov	x2, x0
  40b104:	mov	w1, #0x224                 	// #548
  40b108:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40b10c:	add	x0, x0, #0x6d8
  40b110:	bl	403d4c <ferror@plt+0x1aac>
  40b114:	mov	x19, #0x0                   	// #0
  40b118:	b	40b014 <ferror@plt+0x8d74>
  40b11c:	mov	w2, #0x5                   	// #5
  40b120:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b124:	add	x1, x1, #0x840
  40b128:	mov	x0, #0x0                   	// #0
  40b12c:	bl	4021b0 <dcgettext@plt>
  40b130:	mov	x19, x0
  40b134:	b	40b014 <ferror@plt+0x8d74>
  40b138:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b13c:	add	x0, x0, #0x508
  40b140:	ldr	w1, [x0, #84]
  40b144:	ldr	w0, [x0, #88]
  40b148:	orr	w0, w1, w0
  40b14c:	cbz	w0, 40b194 <ferror@plt+0x8ef4>
  40b150:	mov	w2, #0x5                   	// #5
  40b154:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b158:	add	x1, x1, #0x870
  40b15c:	mov	x0, #0x0                   	// #0
  40b160:	bl	4021b0 <dcgettext@plt>
  40b164:	mov	x19, x0
  40b168:	cbz	x19, 40b1a4 <ferror@plt+0x8f04>
  40b16c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b170:	ldr	w0, [x0, #1368]
  40b174:	cbz	w0, 40b260 <ferror@plt+0x8fc0>
  40b178:	mov	w2, #0x5                   	// #5
  40b17c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b180:	add	x1, x1, #0x8a0
  40b184:	mov	x0, #0x0                   	// #0
  40b188:	bl	4021b0 <dcgettext@plt>
  40b18c:	mov	x19, x0
  40b190:	b	40b014 <ferror@plt+0x8d74>
  40b194:	ldr	x0, [x20, #24]
  40b198:	bl	40a724 <ferror@plt+0x8484>
  40b19c:	mov	x19, x0
  40b1a0:	b	40b168 <ferror@plt+0x8ec8>
  40b1a4:	stp	x21, x22, [sp, #32]
  40b1a8:	stp	x23, x24, [sp, #48]
  40b1ac:	ldr	x21, [x20, #24]
  40b1b0:	mov	w24, #0x0                   	// #0
  40b1b4:	mov	w22, #0x0                   	// #0
  40b1b8:	mov	w23, #0x1                   	// #1
  40b1bc:	b	40b20c <ferror@plt+0x8f6c>
  40b1c0:	mov	w2, #0x5                   	// #5
  40b1c4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b1c8:	add	x1, x1, #0x888
  40b1cc:	bl	4021b0 <dcgettext@plt>
  40b1d0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b1d4:	mov	w1, #0x1                   	// #1
  40b1d8:	str	w1, [x0, #1376]
  40b1dc:	ldp	x21, x22, [sp, #32]
  40b1e0:	ldp	x23, x24, [sp, #48]
  40b1e4:	b	40b014 <ferror@plt+0x8d74>
  40b1e8:	mov	w2, #0x5                   	// #5
  40b1ec:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b1f0:	add	x1, x1, #0x888
  40b1f4:	bl	4021b0 <dcgettext@plt>
  40b1f8:	b	40b1d0 <ferror@plt+0x8f30>
  40b1fc:	mov	w24, w22
  40b200:	b	40b208 <ferror@plt+0x8f68>
  40b204:	mov	w24, w23
  40b208:	add	x21, x21, #0x1
  40b20c:	ldrb	w0, [x21]
  40b210:	cmp	w0, #0x2b
  40b214:	b.eq	40b1fc <ferror@plt+0x8f5c>  // b.none
  40b218:	cmp	w0, #0x2d
  40b21c:	b.eq	40b204 <ferror@plt+0x8f64>  // b.none
  40b220:	cbz	w0, 40b1d0 <ferror@plt+0x8f30>
  40b224:	bl	4074b0 <ferror@plt+0x5210>
  40b228:	cbz	x0, 40b1c0 <ferror@plt+0x8f20>
  40b22c:	ldr	x0, [x0, #8]
  40b230:	bl	40a6ac <ferror@plt+0x840c>
  40b234:	cbz	x0, 40b1e8 <ferror@plt+0x8f48>
  40b238:	str	w24, [x0, #16]
  40b23c:	mov	x1, x0
  40b240:	mov	x2, x1
  40b244:	ldr	x1, [x1]
  40b248:	cbnz	x1, 40b240 <ferror@plt+0x8fa0>
  40b24c:	ldr	x1, [x20, #16]
  40b250:	str	x1, [x2]
  40b254:	str	x0, [x20, #16]
  40b258:	mov	w24, w22
  40b25c:	b	40b208 <ferror@plt+0x8f68>
  40b260:	stp	x21, x22, [sp, #32]
  40b264:	mov	x0, x20
  40b268:	bl	40aab8 <ferror@plt+0x8818>
  40b26c:	mov	x21, x0
  40b270:	cbz	x0, 40b27c <ferror@plt+0x8fdc>
  40b274:	ldp	x21, x22, [sp, #32]
  40b278:	b	40b014 <ferror@plt+0x8d74>
  40b27c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b280:	mov	w1, #0x1                   	// #1
  40b284:	str	w1, [x0, #1368]
  40b288:	mov	w1, #0x62                  	// #98
  40b28c:	mov	x0, x20
  40b290:	bl	40a9cc <ferror@plt+0x872c>
  40b294:	mov	x19, x21
  40b298:	ldp	x21, x22, [sp, #32]
  40b29c:	b	40b014 <ferror@plt+0x8d74>
  40b2a0:	stp	x21, x22, [sp, #32]
  40b2a4:	stp	x23, x24, [sp, #48]
  40b2a8:	ldr	x0, [x20, #24]
  40b2ac:	bl	402000 <strdup@plt>
  40b2b0:	mov	x21, x0
  40b2b4:	mov	w23, w19
  40b2b8:	mov	x2, x0
  40b2bc:	mov	w3, #0x1                   	// #1
  40b2c0:	mov	x4, #0x1                   	// #1
  40b2c4:	mov	x0, #0x601                 	// #1537
  40b2c8:	movk	x0, #0x1001, lsl #32
  40b2cc:	mov	w5, w3
  40b2d0:	b	40b2e4 <ferror@plt+0x9044>
  40b2d4:	cbnz	w3, 40b30c <ferror@plt+0x906c>
  40b2d8:	mov	w3, w5
  40b2dc:	ldrb	w1, [x2, #1]!
  40b2e0:	cbz	w1, 40b338 <ferror@plt+0x9098>
  40b2e4:	ldrb	w1, [x2]
  40b2e8:	cmp	w1, #0x2c
  40b2ec:	b.hi	40b2fc <ferror@plt+0x905c>  // b.pmore
  40b2f0:	lsl	x1, x4, x1
  40b2f4:	tst	x1, x0
  40b2f8:	b.ne	40b2d4 <ferror@plt+0x9034>  // b.any
  40b2fc:	cbz	w3, 40b2dc <ferror@plt+0x903c>
  40b300:	add	w23, w23, #0x1
  40b304:	mov	w3, w19
  40b308:	b	40b2dc <ferror@plt+0x903c>
  40b30c:	mov	x0, x21
  40b310:	bl	4020e0 <free@plt>
  40b314:	mov	w2, #0x5                   	// #5
  40b318:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b31c:	add	x1, x1, #0x8d0
  40b320:	mov	x0, #0x0                   	// #0
  40b324:	bl	4021b0 <dcgettext@plt>
  40b328:	mov	x19, x0
  40b32c:	ldp	x21, x22, [sp, #32]
  40b330:	ldp	x23, x24, [sp, #48]
  40b334:	b	40b06c <ferror@plt+0x8dcc>
  40b338:	cbz	w23, 40b358 <ferror@plt+0x90b8>
  40b33c:	str	x25, [sp, #64]
  40b340:	cbz	w3, 40b348 <ferror@plt+0x90a8>
  40b344:	sturb	wzr, [x2, #-1]
  40b348:	mov	x24, x21
  40b34c:	adrp	x25, 414000 <ferror@plt+0x11d60>
  40b350:	add	x25, x25, #0x718
  40b354:	b	40b3b8 <ferror@plt+0x9118>
  40b358:	mov	x0, x21
  40b35c:	bl	4020e0 <free@plt>
  40b360:	mov	w2, #0x5                   	// #5
  40b364:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b368:	add	x1, x1, #0x8e8
  40b36c:	mov	x0, #0x0                   	// #0
  40b370:	bl	4021b0 <dcgettext@plt>
  40b374:	mov	x19, x0
  40b378:	ldp	x21, x22, [sp, #32]
  40b37c:	ldp	x23, x24, [sp, #48]
  40b380:	b	40b06c <ferror@plt+0x8dcc>
  40b384:	mov	x0, x24
  40b388:	bl	40a6ac <ferror@plt+0x840c>
  40b38c:	cbz	x0, 40b3d4 <ferror@plt+0x9134>
  40b390:	mov	x19, x0
  40b394:	mov	x1, x19
  40b398:	ldr	x19, [x19]
  40b39c:	cbnz	x19, 40b394 <ferror@plt+0x90f4>
  40b3a0:	ldr	x2, [x20, #16]
  40b3a4:	str	x2, [x1]
  40b3a8:	str	x0, [x20, #16]
  40b3ac:	add	x24, x22, #0x1
  40b3b0:	subs	w23, w23, #0x1
  40b3b4:	b.eq	40b404 <ferror@plt+0x9164>  // b.none
  40b3b8:	mov	x1, x25
  40b3bc:	mov	x0, x24
  40b3c0:	bl	401fa0 <strpbrk@plt>
  40b3c4:	mov	x22, x0
  40b3c8:	cbz	x0, 40b384 <ferror@plt+0x90e4>
  40b3cc:	strb	wzr, [x0]
  40b3d0:	b	40b384 <ferror@plt+0x90e4>
  40b3d4:	mov	x0, x21
  40b3d8:	bl	4020e0 <free@plt>
  40b3dc:	mov	w2, #0x5                   	// #5
  40b3e0:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b3e4:	add	x1, x1, #0x888
  40b3e8:	mov	x0, #0x0                   	// #0
  40b3ec:	bl	4021b0 <dcgettext@plt>
  40b3f0:	mov	x19, x0
  40b3f4:	ldp	x21, x22, [sp, #32]
  40b3f8:	ldp	x23, x24, [sp, #48]
  40b3fc:	ldr	x25, [sp, #64]
  40b400:	b	40b06c <ferror@plt+0x8dcc>
  40b404:	mov	x0, x21
  40b408:	bl	4020e0 <free@plt>
  40b40c:	ldp	x21, x22, [sp, #32]
  40b410:	ldp	x23, x24, [sp, #48]
  40b414:	ldr	x25, [sp, #64]
  40b418:	b	40b06c <ferror@plt+0x8dcc>
  40b41c:	stp	x29, x30, [sp, #-48]!
  40b420:	mov	x29, sp
  40b424:	stp	x19, x20, [sp, #16]
  40b428:	stp	x21, x22, [sp, #32]
  40b42c:	mov	x20, x0
  40b430:	mov	x22, x1
  40b434:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b438:	ldr	x19, [x0, #864]
  40b43c:	mov	x1, x20
  40b440:	ldr	x0, [x19, #8]
  40b444:	bl	4020a0 <strcmp@plt>
  40b448:	cbz	w0, 40b480 <ferror@plt+0x91e0>
  40b44c:	mov	x21, x19
  40b450:	ldr	x19, [x19]
  40b454:	cbz	x19, 40b4a8 <ferror@plt+0x9208>
  40b458:	mov	x1, x20
  40b45c:	ldr	x0, [x19, #8]
  40b460:	bl	4020a0 <strcmp@plt>
  40b464:	cbnz	w0, 40b44c <ferror@plt+0x91ac>
  40b468:	ldr	x0, [x19]
  40b46c:	str	x0, [x22]
  40b470:	ldr	x0, [x21]
  40b474:	str	x22, [x0]
  40b478:	mov	w0, #0x1                   	// #1
  40b47c:	b	40b498 <ferror@plt+0x91f8>
  40b480:	ldr	x0, [x19]
  40b484:	str	x0, [x22]
  40b488:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b48c:	ldr	x0, [x0, #864]
  40b490:	str	x22, [x0]
  40b494:	mov	w0, #0x1                   	// #1
  40b498:	ldp	x19, x20, [sp, #16]
  40b49c:	ldp	x21, x22, [sp, #32]
  40b4a0:	ldp	x29, x30, [sp], #48
  40b4a4:	ret
  40b4a8:	mov	w0, #0x0                   	// #0
  40b4ac:	b	40b498 <ferror@plt+0x91f8>
  40b4b0:	stp	x29, x30, [sp, #-48]!
  40b4b4:	mov	x29, sp
  40b4b8:	stp	x19, x20, [sp, #16]
  40b4bc:	mov	x20, x0
  40b4c0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b4c4:	ldr	x19, [x0, #864]
  40b4c8:	mov	x1, x20
  40b4cc:	ldr	x0, [x19, #8]
  40b4d0:	bl	4020a0 <strcmp@plt>
  40b4d4:	cbz	w0, 40b514 <ferror@plt+0x9274>
  40b4d8:	str	x21, [sp, #32]
  40b4dc:	mov	x21, x19
  40b4e0:	ldr	x19, [x19]
  40b4e4:	cbz	x19, 40b530 <ferror@plt+0x9290>
  40b4e8:	mov	x1, x20
  40b4ec:	ldr	x0, [x19, #8]
  40b4f0:	bl	4020a0 <strcmp@plt>
  40b4f4:	cbnz	w0, 40b4dc <ferror@plt+0x923c>
  40b4f8:	ldr	x0, [x19]
  40b4fc:	str	x0, [x21]
  40b500:	mov	x0, x19
  40b504:	bl	4020e0 <free@plt>
  40b508:	mov	w0, #0x1                   	// #1
  40b50c:	ldr	x21, [sp, #32]
  40b510:	b	40b538 <ferror@plt+0x9298>
  40b514:	ldr	x1, [x19]
  40b518:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b51c:	str	x1, [x0, #864]
  40b520:	mov	x0, x19
  40b524:	bl	4020e0 <free@plt>
  40b528:	mov	w0, #0x1                   	// #1
  40b52c:	b	40b538 <ferror@plt+0x9298>
  40b530:	mov	w0, #0x0                   	// #0
  40b534:	ldr	x21, [sp, #32]
  40b538:	ldp	x19, x20, [sp, #16]
  40b53c:	ldp	x29, x30, [sp], #48
  40b540:	ret
  40b544:	stp	x29, x30, [sp, #-80]!
  40b548:	mov	x29, sp
  40b54c:	stp	x19, x20, [sp, #16]
  40b550:	stp	x21, x22, [sp, #32]
  40b554:	mov	x20, x0
  40b558:	mov	w21, w1
  40b55c:	mov	x0, #0x28                  	// #40
  40b560:	bl	401f10 <malloc@plt>
  40b564:	mov	x19, x0
  40b568:	mov	x0, x20
  40b56c:	bl	402000 <strdup@plt>
  40b570:	str	x0, [x19, #24]
  40b574:	str	w21, [x19, #32]
  40b578:	str	xzr, [x19, #16]
  40b57c:	str	xzr, [x19, #8]
  40b580:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b584:	add	x0, x0, #0x508
  40b588:	ldr	x1, [x0, #96]
  40b58c:	str	x1, [x19]
  40b590:	str	x19, [x0, #96]
  40b594:	cmp	w21, #0x6
  40b598:	b.eq	40b5bc <ferror@plt+0x931c>  // b.none
  40b59c:	mov	w19, #0x1                   	// #1
  40b5a0:	cmp	w21, #0x2
  40b5a4:	b.ne	40b5c8 <ferror@plt+0x9328>  // b.any
  40b5a8:	str	x23, [sp, #48]
  40b5ac:	adrp	x22, 414000 <ferror@plt+0x11d60>
  40b5b0:	add	x22, x22, #0x8f8
  40b5b4:	mov	w23, w19
  40b5b8:	b	40b5ec <ferror@plt+0x934c>
  40b5bc:	mov	w19, #0x1                   	// #1
  40b5c0:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b5c4:	str	w19, [x0, #1372]
  40b5c8:	mov	w0, w19
  40b5cc:	ldp	x19, x20, [sp, #16]
  40b5d0:	ldp	x21, x22, [sp, #32]
  40b5d4:	ldp	x29, x30, [sp], #80
  40b5d8:	ret
  40b5dc:	cbnz	w19, 40b674 <ferror@plt+0x93d4>
  40b5e0:	mov	w19, w23
  40b5e4:	ldrb	w0, [x20, #1]!
  40b5e8:	cbz	w0, 40b668 <ferror@plt+0x93c8>
  40b5ec:	ldrb	w0, [x20]
  40b5f0:	cmp	w0, #0x3d
  40b5f4:	b.eq	40b658 <ferror@plt+0x93b8>  // b.none
  40b5f8:	b.hi	40b60c <ferror@plt+0x936c>  // b.pmore
  40b5fc:	cmp	w0, #0x2c
  40b600:	b.eq	40b5dc <ferror@plt+0x933c>  // b.none
  40b604:	and	w0, w0, #0xffffffdf
  40b608:	cbz	w0, 40b5dc <ferror@plt+0x933c>
  40b60c:	cbz	w19, 40b5e4 <ferror@plt+0x9344>
  40b610:	mov	x1, x22
  40b614:	mov	x0, x20
  40b618:	bl	4021d0 <strcspn@plt>
  40b61c:	cmp	w0, #0xf
  40b620:	b.gt	40b67c <ferror@plt+0x93dc>
  40b624:	sxtw	x21, w0
  40b628:	mov	x2, x21
  40b62c:	mov	x1, x20
  40b630:	add	x0, sp, #0x40
  40b634:	bl	4021c0 <strncpy@plt>
  40b638:	add	x0, sp, #0x40
  40b63c:	strb	wzr, [x0, x21]
  40b640:	bl	407510 <ferror@plt+0x5270>
  40b644:	cbz	x0, 40b684 <ferror@plt+0x93e4>
  40b648:	ldr	w0, [x0, #40]
  40b64c:	cbnz	w0, 40b68c <ferror@plt+0x93ec>
  40b650:	mov	w19, w0
  40b654:	b	40b5e4 <ferror@plt+0x9344>
  40b658:	cmp	w19, #0x0
  40b65c:	cset	w19, ne  // ne = any
  40b660:	ldr	x23, [sp, #48]
  40b664:	b	40b5c8 <ferror@plt+0x9328>
  40b668:	mov	w19, #0x0                   	// #0
  40b66c:	ldr	x23, [sp, #48]
  40b670:	b	40b5c8 <ferror@plt+0x9328>
  40b674:	ldr	x23, [sp, #48]
  40b678:	b	40b5c8 <ferror@plt+0x9328>
  40b67c:	ldr	x23, [sp, #48]
  40b680:	b	40b5c8 <ferror@plt+0x9328>
  40b684:	ldr	x23, [sp, #48]
  40b688:	b	40b5c8 <ferror@plt+0x9328>
  40b68c:	ldr	x23, [sp, #48]
  40b690:	b	40b5c8 <ferror@plt+0x9328>
  40b694:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b698:	add	x0, x0, #0x508
  40b69c:	str	xzr, [x0, #96]
  40b6a0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b6a4:	str	xzr, [x1, #864]
  40b6a8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b6ac:	str	xzr, [x1, #920]
  40b6b0:	str	wzr, [x0, #84]
  40b6b4:	str	wzr, [x0, #88]
  40b6b8:	str	wzr, [x0, #80]
  40b6bc:	ret
  40b6c0:	stp	x29, x30, [sp, #-96]!
  40b6c4:	mov	x29, sp
  40b6c8:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40b6cc:	ldr	x0, [x0, #1384]
  40b6d0:	cbz	x0, 40c5c8 <ferror@plt+0xa328>
  40b6d4:	bl	40aff0 <ferror@plt+0x8d50>
  40b6d8:	cbz	x0, 40b6e4 <ferror@plt+0x9444>
  40b6dc:	ldp	x29, x30, [sp], #96
  40b6e0:	ret
  40b6e4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b6e8:	ldr	x0, [x0, #864]
  40b6ec:	cbz	x0, 40c5fc <ferror@plt+0xa35c>
  40b6f0:	b	40c5d4 <ferror@plt+0xa334>
  40b6f4:	ldr	x5, [x5]
  40b6f8:	cbz	x5, 40b724 <ferror@plt+0x9484>
  40b6fc:	ldr	x0, [x5, #8]
  40b700:	str	xzr, [x5, #8]
  40b704:	cbz	x0, 40b6f4 <ferror@plt+0x9454>
  40b708:	mov	x1, x0
  40b70c:	ldr	x0, [x0]
  40b710:	ldr	x3, [x2, #864]
  40b714:	str	x3, [x1]
  40b718:	str	x1, [x2, #864]
  40b71c:	cbnz	x0, 40b708 <ferror@plt+0x9468>
  40b720:	b	40b6f4 <ferror@plt+0x9454>
  40b724:	adrp	x2, 428000 <ferror@plt+0x25d60>
  40b728:	b	40b734 <ferror@plt+0x9494>
  40b72c:	ldr	x4, [x4]
  40b730:	cbz	x4, 40b75c <ferror@plt+0x94bc>
  40b734:	ldr	x0, [x4, #16]
  40b738:	str	xzr, [x4, #16]
  40b73c:	cbz	x0, 40b72c <ferror@plt+0x948c>
  40b740:	mov	x1, x0
  40b744:	ldr	x0, [x0]
  40b748:	ldr	x3, [x2, #920]
  40b74c:	str	x3, [x1]
  40b750:	str	x1, [x2, #920]
  40b754:	cbnz	x0, 40b740 <ferror@plt+0x94a0>
  40b758:	b	40b72c <ferror@plt+0x948c>
  40b75c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b760:	ldr	x0, [x0, #920]
  40b764:	cbz	x0, 40b774 <ferror@plt+0x94d4>
  40b768:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b76c:	ldr	w0, [x0, #928]
  40b770:	tbnz	w0, #12, 40b7c8 <ferror@plt+0x9528>
  40b774:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b778:	ldr	w0, [x0, #860]
  40b77c:	cbnz	w0, 40c46c <ferror@plt+0xa1cc>
  40b780:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b784:	ldr	w0, [x0, #872]
  40b788:	cbnz	w0, 40c598 <ferror@plt+0xa2f8>
  40b78c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b790:	ldr	x0, [x0, #864]
  40b794:	cbz	x0, 40b7e0 <ferror@plt+0x9540>
  40b798:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b79c:	ldr	w0, [x0, #872]
  40b7a0:	cbnz	w0, 40c5a4 <ferror@plt+0xa304>
  40b7a4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b7a8:	ldr	w1, [x0, #928]
  40b7ac:	mov	x0, #0x0                   	// #0
  40b7b0:	tbz	w1, #14, 40b6dc <ferror@plt+0x943c>
  40b7b4:	mov	w2, #0x5                   	// #5
  40b7b8:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b7bc:	add	x1, x1, #0xa30
  40b7c0:	bl	4021b0 <dcgettext@plt>
  40b7c4:	b	40b6dc <ferror@plt+0x943c>
  40b7c8:	mov	w2, #0x5                   	// #5
  40b7cc:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b7d0:	add	x1, x1, #0x920
  40b7d4:	mov	x0, #0x0                   	// #0
  40b7d8:	bl	4021b0 <dcgettext@plt>
  40b7dc:	b	40b6dc <ferror@plt+0x943c>
  40b7e0:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40b7e4:	add	x0, x0, #0x950
  40b7e8:	bl	402210 <getenv@plt>
  40b7ec:	cbz	x0, 40b850 <ferror@plt+0x95b0>
  40b7f0:	ldrb	w1, [x0]
  40b7f4:	cbz	w1, 40b850 <ferror@plt+0x95b0>
  40b7f8:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b7fc:	ldr	w1, [x1, #928]
  40b800:	tbnz	w1, #14, 40b880 <ferror@plt+0x95e0>
  40b804:	stp	x19, x20, [sp, #16]
  40b808:	str	x0, [sp, #80]
  40b80c:	str	xzr, [sp, #64]
  40b810:	add	x0, sp, #0x38
  40b814:	bl	40aab8 <ferror@plt+0x8818>
  40b818:	mov	x19, x0
  40b81c:	cbz	x0, 40b898 <ferror@plt+0x95f8>
  40b820:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b824:	ldr	x20, [x0, #968]
  40b828:	mov	w2, #0x5                   	// #5
  40b82c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b830:	add	x1, x1, #0x9b0
  40b834:	mov	x0, #0x0                   	// #0
  40b838:	bl	4021b0 <dcgettext@plt>
  40b83c:	mov	x2, x19
  40b840:	mov	x1, x0
  40b844:	mov	x0, x20
  40b848:	bl	402260 <fprintf@plt>
  40b84c:	ldp	x19, x20, [sp, #16]
  40b850:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b854:	ldr	x0, [x0, #864]
  40b858:	cbz	x0, 40c478 <ferror@plt+0xa1d8>
  40b85c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b860:	ldr	w0, [x0, #860]
  40b864:	cbz	w0, 40b798 <ferror@plt+0x94f8>
  40b868:	mov	w2, #0x5                   	// #5
  40b86c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b870:	add	x1, x1, #0x9d8
  40b874:	mov	x0, #0x0                   	// #0
  40b878:	bl	4021b0 <dcgettext@plt>
  40b87c:	b	40b6dc <ferror@plt+0x943c>
  40b880:	mov	w2, #0x5                   	// #5
  40b884:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b888:	add	x1, x1, #0x960
  40b88c:	mov	x0, #0x0                   	// #0
  40b890:	bl	4021b0 <dcgettext@plt>
  40b894:	b	40b6dc <ferror@plt+0x943c>
  40b898:	ldr	x0, [sp, #64]
  40b89c:	cbz	x0, 40c614 <ferror@plt+0xa374>
  40b8a0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b8a4:	mov	x2, x0
  40b8a8:	ldr	x0, [x0]
  40b8ac:	ldr	x3, [x1, #864]
  40b8b0:	str	x3, [x2]
  40b8b4:	str	x2, [x1, #864]
  40b8b8:	cbnz	x0, 40b8a4 <ferror@plt+0x9604>
  40b8bc:	ldp	x19, x20, [sp, #16]
  40b8c0:	b	40b6dc <ferror@plt+0x943c>
  40b8c4:	cmp	w1, #0x1
  40b8c8:	b.eq	40ba3c <ferror@plt+0x979c>  // b.none
  40b8cc:	cmp	w1, #0x2
  40b8d0:	b.ne	40b8e0 <ferror@plt+0x9640>  // b.any
  40b8d4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b8d8:	ldr	x0, [x0, #792]
  40b8dc:	b	40ba10 <ferror@plt+0x9770>
  40b8e0:	cbnz	w1, 40b9f0 <ferror@plt+0x9750>
  40b8e4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b8e8:	ldr	w0, [x0, #872]
  40b8ec:	tbnz	w0, #2, 40ba24 <ferror@plt+0x9784>
  40b8f0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b8f4:	ldr	w0, [x0, #732]
  40b8f8:	cbz	w0, 40ba90 <ferror@plt+0x97f0>
  40b8fc:	cbz	w1, 40ba6c <ferror@plt+0x97cc>
  40b900:	mov	x1, #0x0                   	// #0
  40b904:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40b908:	add	x0, x0, #0x678
  40b90c:	bl	40a860 <ferror@plt+0x85c0>
  40b910:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b914:	ldr	x2, [x1, #864]
  40b918:	str	x2, [x0]
  40b91c:	str	x0, [x1, #864]
  40b920:	mov	x1, #0x0                   	// #0
  40b924:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40b928:	add	x0, x0, #0x290
  40b92c:	bl	40a860 <ferror@plt+0x85c0>
  40b930:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b934:	ldr	x2, [x1, #864]
  40b938:	str	x2, [x0]
  40b93c:	str	x0, [x1, #864]
  40b940:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b944:	ldr	w0, [x0, #860]
  40b948:	tbnz	w0, #2, 40bad4 <ferror@plt+0x9834>
  40b94c:	mov	x1, #0x0                   	// #0
  40b950:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40b954:	add	x0, x0, #0xb38
  40b958:	bl	40a860 <ferror@plt+0x85c0>
  40b95c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40b960:	ldr	x2, [x1, #864]
  40b964:	str	x2, [x0]
  40b968:	str	x0, [x1, #864]
  40b96c:	b	40bad4 <ferror@plt+0x9834>
  40b970:	cmp	w1, #0x4
  40b974:	b.ne	40b9f0 <ferror@plt+0x9750>  // b.any
  40b978:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b97c:	ldr	x0, [x0, #800]
  40b980:	b	40ba10 <ferror@plt+0x9770>
  40b984:	cmp	w1, #0x80
  40b988:	b.eq	40ba60 <ferror@plt+0x97c0>  // b.none
  40b98c:	b.ls	40b9ac <ferror@plt+0x970c>  // b.plast
  40b990:	cmp	w1, #0x200
  40b994:	b.eq	40c460 <ferror@plt+0xa1c0>  // b.none
  40b998:	cmp	w1, #0x400
  40b99c:	b.ne	40b9dc <ferror@plt+0x973c>  // b.any
  40b9a0:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40b9a4:	add	x0, x0, #0x9e8
  40b9a8:	b	40c4b0 <ferror@plt+0xa210>
  40b9ac:	cmp	w1, #0x20
  40b9b0:	b.eq	40ba54 <ferror@plt+0x97b4>  // b.none
  40b9b4:	cmp	w1, #0x40
  40b9b8:	b.ne	40b9c8 <ferror@plt+0x9728>  // b.any
  40b9bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b9c0:	ldr	x0, [x0, #760]
  40b9c4:	b	40ba10 <ferror@plt+0x9770>
  40b9c8:	cmp	w1, #0x10
  40b9cc:	b.ne	40b9f0 <ferror@plt+0x9750>  // b.any
  40b9d0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40b9d4:	ldr	x0, [x0, #744]
  40b9d8:	b	40ba10 <ferror@plt+0x9770>
  40b9dc:	cmp	w1, #0x100
  40b9e0:	b.ne	40b9f0 <ferror@plt+0x9750>  // b.any
  40b9e4:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40b9e8:	add	x0, x0, #0xbd8
  40b9ec:	b	40c4b0 <ferror@plt+0xa210>
  40b9f0:	mov	w2, #0x5                   	// #5
  40b9f4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40b9f8:	add	x1, x1, #0x9d8
  40b9fc:	mov	x0, #0x0                   	// #0
  40ba00:	bl	4021b0 <dcgettext@plt>
  40ba04:	b	40b6dc <ferror@plt+0x943c>
  40ba08:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba0c:	ldr	x0, [x0, #784]
  40ba10:	cbnz	x0, 40c4b0 <ferror@plt+0xa210>
  40ba14:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba18:	ldr	w0, [x0, #872]
  40ba1c:	tbz	w0, #2, 40b8f0 <ferror@plt+0x9650>
  40ba20:	tbnz	w1, #2, 40b8f0 <ferror@plt+0x9650>
  40ba24:	mov	w2, #0x5                   	// #5
  40ba28:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40ba2c:	add	x1, x1, #0xa60
  40ba30:	mov	x0, #0x0                   	// #0
  40ba34:	bl	4021b0 <dcgettext@plt>
  40ba38:	b	40b6dc <ferror@plt+0x943c>
  40ba3c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba40:	ldr	x0, [x0, #776]
  40ba44:	b	40ba10 <ferror@plt+0x9770>
  40ba48:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba4c:	ldr	x0, [x0, #736]
  40ba50:	b	40ba10 <ferror@plt+0x9770>
  40ba54:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba58:	ldr	x0, [x0, #752]
  40ba5c:	b	40ba10 <ferror@plt+0x9770>
  40ba60:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40ba64:	ldr	x0, [x0, #768]
  40ba68:	b	40ba10 <ferror@plt+0x9770>
  40ba6c:	mov	x1, #0x0                   	// #0
  40ba70:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40ba74:	add	x0, x0, #0x5d0
  40ba78:	bl	40a860 <ferror@plt+0x85c0>
  40ba7c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40ba80:	ldr	x2, [x1, #864]
  40ba84:	str	x2, [x0]
  40ba88:	str	x0, [x1, #864]
  40ba8c:	b	40b920 <ferror@plt+0x9680>
  40ba90:	tbz	w1, #0, 40bcb0 <ferror@plt+0x9a10>
  40ba94:	mov	x1, #0x0                   	// #0
  40ba98:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40ba9c:	add	x0, x0, #0x678
  40baa0:	bl	40a860 <ferror@plt+0x85c0>
  40baa4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40baa8:	ldr	x2, [x1, #864]
  40baac:	str	x2, [x0]
  40bab0:	str	x0, [x1, #864]
  40bab4:	mov	x1, #0x0                   	// #0
  40bab8:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40babc:	add	x0, x0, #0x630
  40bac0:	bl	40a860 <ferror@plt+0x85c0>
  40bac4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bac8:	ldr	x2, [x1, #864]
  40bacc:	str	x2, [x0]
  40bad0:	str	x0, [x1, #864]
  40bad4:	mov	x1, #0x0                   	// #0
  40bad8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40badc:	add	x0, x0, #0xc78
  40bae0:	bl	40a860 <ferror@plt+0x85c0>
  40bae4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bae8:	ldr	x2, [x1, #864]
  40baec:	str	x2, [x0]
  40baf0:	str	x0, [x1, #864]
  40baf4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40baf8:	ldr	w0, [x0, #860]
  40bafc:	tbnz	w0, #0, 40bcd4 <ferror@plt+0x9a34>
  40bb00:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb04:	ldr	w0, [x0, #872]
  40bb08:	tbz	w0, #7, 40bb48 <ferror@plt+0x98a8>
  40bb0c:	tbz	w0, #4, 40bcf8 <ferror@plt+0x9a58>
  40bb10:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb14:	ldr	w0, [x0, #860]
  40bb18:	tbz	w0, #2, 40bb28 <ferror@plt+0x9888>
  40bb1c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb20:	ldr	w0, [x0, #872]
  40bb24:	tbnz	w0, #2, 40bd1c <ferror@plt+0x9a7c>
  40bb28:	mov	x1, #0x0                   	// #0
  40bb2c:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40bb30:	add	x0, x0, #0x568
  40bb34:	bl	40a860 <ferror@plt+0x85c0>
  40bb38:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bb3c:	ldr	x2, [x1, #864]
  40bb40:	str	x2, [x0]
  40bb44:	str	x0, [x1, #864]
  40bb48:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb4c:	ldr	w0, [x0, #860]
  40bb50:	tbnz	w0, #2, 40bd1c <ferror@plt+0x9a7c>
  40bb54:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb58:	ldr	w0, [x0, #872]
  40bb5c:	and	w0, w0, #0x80
  40bb60:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bb64:	ldr	w1, [x1, #860]
  40bb68:	and	w1, w1, #0x4
  40bb6c:	orr	w0, w0, w1
  40bb70:	cbnz	w0, 40bd60 <ferror@plt+0x9ac0>
  40bb74:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb78:	ldr	w0, [x0, #872]
  40bb7c:	tbnz	w0, #0, 40c40c <ferror@plt+0xa16c>
  40bb80:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb84:	ldr	w0, [x0, #928]
  40bb88:	tbz	w0, #4, 40bb98 <ferror@plt+0x98f8>
  40bb8c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb90:	ldr	w0, [x0, #860]
  40bb94:	tbnz	w0, #0, 40bf20 <ferror@plt+0x9c80>
  40bb98:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bb9c:	ldr	w1, [x0, #860]
  40bba0:	mov	w0, #0x5                   	// #5
  40bba4:	tst	w1, w0
  40bba8:	b.eq	40bbb8 <ferror@plt+0x9918>  // b.none
  40bbac:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbb0:	ldr	w0, [x0, #872]
  40bbb4:	tbz	w0, #0, 40bf44 <ferror@plt+0x9ca4>
  40bbb8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbbc:	ldr	w0, [x0, #872]
  40bbc0:	tbnz	w0, #4, 40bf68 <ferror@plt+0x9cc8>
  40bbc4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbc8:	ldr	w0, [x0, #928]
  40bbcc:	tbnz	w0, #4, 40bf8c <ferror@plt+0x9cec>
  40bbd0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbd4:	ldr	w0, [x0, #872]
  40bbd8:	tbnz	w0, #1, 40bfb0 <ferror@plt+0x9d10>
  40bbdc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbe0:	ldr	w1, [x0, #860]
  40bbe4:	mov	w0, #0x5                   	// #5
  40bbe8:	tst	w1, w0
  40bbec:	b.ne	40bff8 <ferror@plt+0x9d58>  // b.any
  40bbf0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bbf4:	ldr	w0, [x0, #928]
  40bbf8:	tbnz	w0, #3, 40c01c <ferror@plt+0x9d7c>
  40bbfc:	mov	x1, #0x0                   	// #0
  40bc00:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40bc04:	add	x0, x0, #0x560
  40bc08:	bl	40a860 <ferror@plt+0x85c0>
  40bc0c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bc10:	ldr	x2, [x1, #864]
  40bc14:	str	x2, [x0]
  40bc18:	str	x0, [x1, #864]
  40bc1c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bc20:	ldr	w0, [x0, #860]
  40bc24:	tbz	w0, #0, 40c064 <ferror@plt+0x9dc4>
  40bc28:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bc2c:	ldr	w0, [x0, #728]
  40bc30:	tbz	w0, #9, 40c040 <ferror@plt+0x9da0>
  40bc34:	mov	x1, #0x0                   	// #0
  40bc38:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40bc3c:	add	x0, x0, #0x580
  40bc40:	bl	40a860 <ferror@plt+0x85c0>
  40bc44:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bc48:	ldr	x2, [x1, #864]
  40bc4c:	str	x2, [x0]
  40bc50:	str	x0, [x1, #864]
  40bc54:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bc58:	ldr	w0, [x0, #860]
  40bc5c:	tbz	w0, #2, 40c068 <ferror@plt+0x9dc8>
  40bc60:	mov	x1, #0x0                   	// #0
  40bc64:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40bc68:	add	x0, x0, #0x1b0
  40bc6c:	bl	40a860 <ferror@plt+0x85c0>
  40bc70:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bc74:	ldr	x2, [x1, #864]
  40bc78:	str	x2, [x0]
  40bc7c:	str	x0, [x1, #864]
  40bc80:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bc84:	ldr	w0, [x0, #872]
  40bc88:	tbnz	w0, #2, 40c068 <ferror@plt+0x9dc8>
  40bc8c:	mov	x1, #0x0                   	// #0
  40bc90:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bc94:	add	x0, x0, #0x450
  40bc98:	bl	40a860 <ferror@plt+0x85c0>
  40bc9c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bca0:	ldr	x2, [x1, #864]
  40bca4:	str	x2, [x0]
  40bca8:	str	x0, [x1, #864]
  40bcac:	b	40c068 <ferror@plt+0x9dc8>
  40bcb0:	mov	x1, #0x0                   	// #0
  40bcb4:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bcb8:	add	x0, x0, #0xd18
  40bcbc:	bl	40a860 <ferror@plt+0x85c0>
  40bcc0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bcc4:	ldr	x2, [x1, #864]
  40bcc8:	str	x2, [x0]
  40bccc:	str	x0, [x1, #864]
  40bcd0:	b	40bab4 <ferror@plt+0x9814>
  40bcd4:	mov	x1, #0x0                   	// #0
  40bcd8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bcdc:	add	x0, x0, #0xb60
  40bce0:	bl	40a860 <ferror@plt+0x85c0>
  40bce4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bce8:	ldr	x2, [x1, #864]
  40bcec:	str	x2, [x0]
  40bcf0:	str	x0, [x1, #864]
  40bcf4:	b	40bb00 <ferror@plt+0x9860>
  40bcf8:	mov	x1, #0x0                   	// #0
  40bcfc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bd00:	add	x0, x0, #0x928
  40bd04:	bl	40a860 <ferror@plt+0x85c0>
  40bd08:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bd0c:	ldr	x2, [x1, #864]
  40bd10:	str	x2, [x0]
  40bd14:	str	x0, [x1, #864]
  40bd18:	b	40bb10 <ferror@plt+0x9870>
  40bd1c:	mov	x1, #0x0                   	// #0
  40bd20:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bd24:	add	x0, x0, #0xe30
  40bd28:	bl	40a860 <ferror@plt+0x85c0>
  40bd2c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bd30:	ldr	x2, [x1, #864]
  40bd34:	str	x2, [x0]
  40bd38:	str	x0, [x1, #864]
  40bd3c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd40:	ldr	w0, [x0, #860]
  40bd44:	tbz	w0, #2, 40bb54 <ferror@plt+0x98b4>
  40bd48:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd4c:	ldr	w0, [x0, #872]
  40bd50:	tbnz	w0, #2, 40bd60 <ferror@plt+0x9ac0>
  40bd54:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd58:	ldr	w0, [x0, #728]
  40bd5c:	tbnz	w0, #3, 40be34 <ferror@plt+0x9b94>
  40bd60:	mov	x1, #0x0                   	// #0
  40bd64:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bd68:	add	x0, x0, #0xc00
  40bd6c:	bl	40a860 <ferror@plt+0x85c0>
  40bd70:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bd74:	ldr	x2, [x1, #864]
  40bd78:	str	x2, [x0]
  40bd7c:	str	x0, [x1, #864]
  40bd80:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd84:	ldr	w0, [x0, #860]
  40bd88:	tbz	w0, #2, 40bb74 <ferror@plt+0x98d4>
  40bd8c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd90:	ldr	w0, [x0, #872]
  40bd94:	tbnz	w0, #2, 40beac <ferror@plt+0x9c0c>
  40bd98:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bd9c:	ldr	w1, [x0, #728]
  40bda0:	mov	w0, #0x108                 	// #264
  40bda4:	tst	w1, w0
  40bda8:	b.eq	40bed0 <ferror@plt+0x9c30>  // b.none
  40bdac:	mov	x1, #0x0                   	// #0
  40bdb0:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bdb4:	add	x0, x0, #0xa08
  40bdb8:	bl	40a860 <ferror@plt+0x85c0>
  40bdbc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bdc0:	ldr	x2, [x1, #864]
  40bdc4:	str	x2, [x0]
  40bdc8:	str	x0, [x1, #864]
  40bdcc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bdd0:	ldr	w0, [x0, #872]
  40bdd4:	tbnz	w0, #0, 40bef4 <ferror@plt+0x9c54>
  40bdd8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40bddc:	ldr	w0, [x0, #860]
  40bde0:	tbz	w0, #2, 40bb80 <ferror@plt+0x98e0>
  40bde4:	mov	x1, #0x0                   	// #0
  40bde8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bdec:	add	x0, x0, #0x750
  40bdf0:	bl	40a860 <ferror@plt+0x85c0>
  40bdf4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bdf8:	ldr	x2, [x1, #864]
  40bdfc:	str	x2, [x0]
  40be00:	str	x0, [x1, #864]
  40be04:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40be08:	ldr	w0, [x0, #728]
  40be0c:	tbz	w0, #3, 40befc <ferror@plt+0x9c5c>
  40be10:	mov	x1, #0x0                   	// #0
  40be14:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40be18:	add	x0, x0, #0x590
  40be1c:	bl	40a860 <ferror@plt+0x85c0>
  40be20:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40be24:	ldr	x2, [x1, #864]
  40be28:	str	x2, [x0]
  40be2c:	str	x0, [x1, #864]
  40be30:	b	40bb80 <ferror@plt+0x98e0>
  40be34:	stp	x19, x20, [sp, #16]
  40be38:	str	x21, [sp, #32]
  40be3c:	mov	x1, #0x0                   	// #0
  40be40:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40be44:	add	x0, x0, #0xa18
  40be48:	bl	40a860 <ferror@plt+0x85c0>
  40be4c:	mov	x20, x0
  40be50:	adrp	x21, 428000 <ferror@plt+0x25d60>
  40be54:	ldr	x0, [x21, #864]
  40be58:	str	x0, [x20]
  40be5c:	mov	x0, #0x30                  	// #48
  40be60:	bl	401f10 <malloc@plt>
  40be64:	mov	x19, x0
  40be68:	mov	w0, #0x1                   	// #1
  40be6c:	str	w0, [x19, #24]
  40be70:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40be74:	add	x0, x0, #0xa90
  40be78:	bl	402000 <strdup@plt>
  40be7c:	str	x0, [x19, #8]
  40be80:	str	xzr, [x19, #16]
  40be84:	str	wzr, [x19, #28]
  40be88:	mov	w0, #0x3                   	// #3
  40be8c:	str	w0, [x19, #32]
  40be90:	mov	w0, #0x40000000            	// #1073741824
  40be94:	str	w0, [x19, #36]
  40be98:	str	x20, [x19]
  40be9c:	str	x19, [x21, #864]
  40bea0:	ldp	x19, x20, [sp, #16]
  40bea4:	ldr	x21, [sp, #32]
  40bea8:	b	40bb54 <ferror@plt+0x98b4>
  40beac:	mov	x1, #0x0                   	// #0
  40beb0:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40beb4:	add	x0, x0, #0x568
  40beb8:	bl	40a860 <ferror@plt+0x85c0>
  40bebc:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bec0:	ldr	x2, [x1, #864]
  40bec4:	str	x2, [x0]
  40bec8:	str	x0, [x1, #864]
  40becc:	b	40bdcc <ferror@plt+0x9b2c>
  40bed0:	mov	x1, #0x0                   	// #0
  40bed4:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bed8:	add	x0, x0, #0x228
  40bedc:	bl	40a860 <ferror@plt+0x85c0>
  40bee0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bee4:	ldr	x2, [x1, #864]
  40bee8:	str	x2, [x0]
  40beec:	str	x0, [x1, #864]
  40bef0:	b	40bdcc <ferror@plt+0x9b2c>
  40bef4:	stp	x19, x20, [sp, #16]
  40bef8:	b	40c410 <ferror@plt+0xa170>
  40befc:	mov	x1, #0x0                   	// #0
  40bf00:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bf04:	add	x0, x0, #0x7d8
  40bf08:	bl	40a860 <ferror@plt+0x85c0>
  40bf0c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bf10:	ldr	x2, [x1, #864]
  40bf14:	str	x2, [x0]
  40bf18:	str	x0, [x1, #864]
  40bf1c:	b	40bb80 <ferror@plt+0x98e0>
  40bf20:	mov	x1, #0x0                   	// #0
  40bf24:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bf28:	add	x0, x0, #0x768
  40bf2c:	bl	40a860 <ferror@plt+0x85c0>
  40bf30:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bf34:	ldr	x2, [x1, #864]
  40bf38:	str	x2, [x0]
  40bf3c:	str	x0, [x1, #864]
  40bf40:	b	40bb98 <ferror@plt+0x98f8>
  40bf44:	mov	x1, #0x0                   	// #0
  40bf48:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bf4c:	add	x0, x0, #0x298
  40bf50:	bl	40a860 <ferror@plt+0x85c0>
  40bf54:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bf58:	ldr	x2, [x1, #864]
  40bf5c:	str	x2, [x0]
  40bf60:	str	x0, [x1, #864]
  40bf64:	b	40bbb8 <ferror@plt+0x9918>
  40bf68:	mov	x1, #0x0                   	// #0
  40bf6c:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bf70:	add	x0, x0, #0x928
  40bf74:	bl	40a860 <ferror@plt+0x85c0>
  40bf78:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bf7c:	ldr	x2, [x1, #864]
  40bf80:	str	x2, [x0]
  40bf84:	str	x0, [x1, #864]
  40bf88:	b	40bbc4 <ferror@plt+0x9924>
  40bf8c:	mov	x1, #0x0                   	// #0
  40bf90:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40bf94:	add	x0, x0, #0x620
  40bf98:	bl	40a860 <ferror@plt+0x85c0>
  40bf9c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40bfa0:	ldr	x2, [x1, #864]
  40bfa4:	str	x2, [x0]
  40bfa8:	str	x0, [x1, #864]
  40bfac:	b	40bbd0 <ferror@plt+0x9930>
  40bfb0:	stp	x19, x20, [sp, #16]
  40bfb4:	mov	x1, #0x0                   	// #0
  40bfb8:	adrp	x0, 413000 <ferror@plt+0x10d60>
  40bfbc:	add	x0, x0, #0xaf0
  40bfc0:	bl	40a860 <ferror@plt+0x85c0>
  40bfc4:	adrp	x19, 428000 <ferror@plt+0x25d60>
  40bfc8:	ldr	x1, [x19, #864]
  40bfcc:	str	x1, [x0]
  40bfd0:	str	x0, [x19, #864]
  40bfd4:	mov	x1, #0x0                   	// #0
  40bfd8:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40bfdc:	add	x0, x0, #0x608
  40bfe0:	bl	40a860 <ferror@plt+0x85c0>
  40bfe4:	ldr	x1, [x19, #864]
  40bfe8:	str	x1, [x0]
  40bfec:	str	x0, [x19, #864]
  40bff0:	ldp	x19, x20, [sp, #16]
  40bff4:	b	40bbdc <ferror@plt+0x993c>
  40bff8:	mov	x1, #0x0                   	// #0
  40bffc:	adrp	x0, 40c000 <ferror@plt+0x9d60>
  40c000:	add	x0, x0, #0xe00
  40c004:	bl	40a860 <ferror@plt+0x85c0>
  40c008:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c00c:	ldr	x2, [x1, #864]
  40c010:	str	x2, [x0]
  40c014:	str	x0, [x1, #864]
  40c018:	b	40bbf0 <ferror@plt+0x9950>
  40c01c:	mov	x1, #0x0                   	// #0
  40c020:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c024:	add	x0, x0, #0xae8
  40c028:	bl	40a860 <ferror@plt+0x85c0>
  40c02c:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c030:	ldr	x2, [x1, #864]
  40c034:	str	x2, [x0]
  40c038:	str	x0, [x1, #864]
  40c03c:	b	40bbfc <ferror@plt+0x995c>
  40c040:	mov	x1, #0x0                   	// #0
  40c044:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c048:	add	x0, x0, #0xd30
  40c04c:	bl	40a860 <ferror@plt+0x85c0>
  40c050:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c054:	ldr	x2, [x1, #864]
  40c058:	str	x2, [x0]
  40c05c:	str	x0, [x1, #864]
  40c060:	b	40bc54 <ferror@plt+0x99b4>
  40c064:	tbnz	w0, #2, 40c0a0 <ferror@plt+0x9e00>
  40c068:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c06c:	ldr	w1, [x0, #872]
  40c070:	mov	x0, #0x0                   	// #0
  40c074:	tbz	w1, #5, 40b6dc <ferror@plt+0x943c>
  40c078:	mov	x1, #0x0                   	// #0
  40c07c:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c080:	add	x0, x0, #0x588
  40c084:	bl	40a860 <ferror@plt+0x85c0>
  40c088:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c08c:	ldr	x2, [x1, #864]
  40c090:	str	x2, [x0]
  40c094:	str	x0, [x1, #864]
  40c098:	mov	x0, #0x0                   	// #0
  40c09c:	b	40b6dc <ferror@plt+0x943c>
  40c0a0:	mov	x1, #0x0                   	// #0
  40c0a4:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c0a8:	add	x0, x0, #0x518
  40c0ac:	bl	40a860 <ferror@plt+0x85c0>
  40c0b0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c0b4:	ldr	x2, [x1, #864]
  40c0b8:	str	x2, [x0]
  40c0bc:	str	x0, [x1, #864]
  40c0c0:	b	40bc54 <ferror@plt+0x99b4>
  40c0c4:	stp	x19, x20, [sp, #16]
  40c0c8:	mov	x1, #0x0                   	// #0
  40c0cc:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c0d0:	add	x0, x0, #0x608
  40c0d4:	bl	40a860 <ferror@plt+0x85c0>
  40c0d8:	mov	x19, x0
  40c0dc:	mov	x1, x0
  40c0e0:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c0e4:	add	x0, x0, #0x5c0
  40c0e8:	bl	40b41c <ferror@plt+0x917c>
  40c0ec:	cbz	w0, 40c11c <ferror@plt+0x9e7c>
  40c0f0:	mov	x1, #0x0                   	// #0
  40c0f4:	adrp	x0, 413000 <ferror@plt+0x10d60>
  40c0f8:	add	x0, x0, #0xaf0
  40c0fc:	bl	40a860 <ferror@plt+0x85c0>
  40c100:	mov	x1, x0
  40c104:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c108:	add	x0, x0, #0xad0
  40c10c:	bl	40b41c <ferror@plt+0x917c>
  40c110:	cbz	w0, 40c15c <ferror@plt+0x9ebc>
  40c114:	ldp	x19, x20, [sp, #16]
  40c118:	b	40c4e4 <ferror@plt+0xa244>
  40c11c:	mov	x1, x19
  40c120:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c124:	add	x0, x0, #0x600
  40c128:	bl	40b41c <ferror@plt+0x917c>
  40c12c:	cbnz	w0, 40c0f0 <ferror@plt+0x9e50>
  40c130:	mov	w2, #0x5                   	// #5
  40c134:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c138:	add	x1, x1, #0xa98
  40c13c:	mov	x0, #0x0                   	// #0
  40c140:	bl	4021b0 <dcgettext@plt>
  40c144:	mov	x2, x0
  40c148:	mov	w1, #0x37a                 	// #890
  40c14c:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c150:	add	x0, x0, #0x6d8
  40c154:	bl	403d4c <ferror@plt+0x1aac>
  40c158:	b	40c0f0 <ferror@plt+0x9e50>
  40c15c:	mov	w2, #0x5                   	// #5
  40c160:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c164:	add	x1, x1, #0xac8
  40c168:	mov	x0, #0x0                   	// #0
  40c16c:	bl	4021b0 <dcgettext@plt>
  40c170:	ldp	x19, x20, [sp, #16]
  40c174:	b	40b6dc <ferror@plt+0x943c>
  40c178:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c17c:	add	x0, x0, #0x458
  40c180:	bl	40b4b0 <ferror@plt+0x9210>
  40c184:	mov	x1, #0x0                   	// #0
  40c188:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c18c:	add	x0, x0, #0x568
  40c190:	bl	40a860 <ferror@plt+0x85c0>
  40c194:	mov	x1, x0
  40c198:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c19c:	add	x0, x0, #0x220
  40c1a0:	bl	40b41c <ferror@plt+0x917c>
  40c1a4:	cbz	w0, 40c4f0 <ferror@plt+0xa250>
  40c1a8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c1ac:	add	x0, x0, #0x220
  40c1b0:	bl	40b4b0 <ferror@plt+0x9210>
  40c1b4:	b	40c4f0 <ferror@plt+0xa250>
  40c1b8:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c1bc:	add	x0, x0, #0x5a8
  40c1c0:	bl	40b4b0 <ferror@plt+0x9210>
  40c1c4:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c1c8:	add	x0, x0, #0x328
  40c1cc:	bl	40b4b0 <ferror@plt+0x9210>
  40c1d0:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c1d4:	add	x0, x0, #0x318
  40c1d8:	bl	40b4b0 <ferror@plt+0x9210>
  40c1dc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c1e0:	add	x0, x0, #0x2a0
  40c1e4:	bl	40b4b0 <ferror@plt+0x9210>
  40c1e8:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c1ec:	add	x0, x0, #0x5f8
  40c1f0:	bl	40b4b0 <ferror@plt+0x9210>
  40c1f4:	mov	x1, #0x0                   	// #0
  40c1f8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c1fc:	add	x0, x0, #0x2d8
  40c200:	bl	40a860 <ferror@plt+0x85c0>
  40c204:	mov	x1, x0
  40c208:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c20c:	add	x0, x0, #0x530
  40c210:	bl	40b41c <ferror@plt+0x917c>
  40c214:	cbz	w0, 40c260 <ferror@plt+0x9fc0>
  40c218:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c21c:	add	x0, x0, #0x530
  40c220:	bl	40b4b0 <ferror@plt+0x9210>
  40c224:	mov	x1, #0x0                   	// #0
  40c228:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c22c:	add	x0, x0, #0x890
  40c230:	bl	40a860 <ferror@plt+0x85c0>
  40c234:	mov	x1, x0
  40c238:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c23c:	add	x0, x0, #0xb08
  40c240:	bl	40b41c <ferror@plt+0x917c>
  40c244:	cbnz	w0, 40c4fc <ferror@plt+0xa25c>
  40c248:	mov	w2, #0x5                   	// #5
  40c24c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c250:	add	x1, x1, #0xb00
  40c254:	mov	x0, #0x0                   	// #0
  40c258:	bl	4021b0 <dcgettext@plt>
  40c25c:	b	40b6dc <ferror@plt+0x943c>
  40c260:	mov	w2, #0x5                   	// #5
  40c264:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c268:	add	x1, x1, #0xad8
  40c26c:	mov	x0, #0x0                   	// #0
  40c270:	bl	4021b0 <dcgettext@plt>
  40c274:	mov	x2, x0
  40c278:	mov	w1, #0x389                 	// #905
  40c27c:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c280:	add	x0, x0, #0x6d8
  40c284:	bl	403d4c <ferror@plt+0x1aac>
  40c288:	b	40c218 <ferror@plt+0x9f78>
  40c28c:	mov	x1, #0x0                   	// #0
  40c290:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c294:	add	x0, x0, #0xae8
  40c298:	bl	40a860 <ferror@plt+0x85c0>
  40c29c:	mov	x1, x0
  40c2a0:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c2a4:	add	x0, x0, #0x600
  40c2a8:	bl	40b41c <ferror@plt+0x917c>
  40c2ac:	cbnz	w0, 40c508 <ferror@plt+0xa268>
  40c2b0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c2b4:	ldr	w0, [x0, #928]
  40c2b8:	tbz	w0, #14, 40c508 <ferror@plt+0xa268>
  40c2bc:	mov	w2, #0x5                   	// #5
  40c2c0:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c2c4:	add	x1, x1, #0xb10
  40c2c8:	mov	x0, #0x0                   	// #0
  40c2cc:	bl	4021b0 <dcgettext@plt>
  40c2d0:	b	40b6dc <ferror@plt+0x943c>
  40c2d4:	stp	x19, x20, [sp, #16]
  40c2d8:	mov	x1, #0x0                   	// #0
  40c2dc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c2e0:	add	x0, x0, #0x620
  40c2e4:	bl	40a860 <ferror@plt+0x85c0>
  40c2e8:	mov	x19, x0
  40c2ec:	mov	x1, x0
  40c2f0:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c2f4:	add	x0, x0, #0xa40
  40c2f8:	bl	40b41c <ferror@plt+0x917c>
  40c2fc:	cbz	w0, 40c328 <ferror@plt+0xa088>
  40c300:	mov	x1, #0x0                   	// #0
  40c304:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c308:	add	x0, x0, #0x768
  40c30c:	bl	40a860 <ferror@plt+0x85c0>
  40c310:	mov	x1, x0
  40c314:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c318:	add	x0, x0, #0x5a8
  40c31c:	bl	40b41c <ferror@plt+0x917c>
  40c320:	ldp	x19, x20, [sp, #16]
  40c324:	b	40c514 <ferror@plt+0xa274>
  40c328:	mov	x1, x19
  40c32c:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c330:	add	x0, x0, #0xa00
  40c334:	bl	40b41c <ferror@plt+0x917c>
  40c338:	cbnz	w0, 40c300 <ferror@plt+0xa060>
  40c33c:	mov	x1, x19
  40c340:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c344:	add	x0, x0, #0xad0
  40c348:	bl	40b41c <ferror@plt+0x917c>
  40c34c:	cbnz	w0, 40c300 <ferror@plt+0xa060>
  40c350:	mov	x1, x19
  40c354:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c358:	add	x0, x0, #0x858
  40c35c:	bl	40b41c <ferror@plt+0x917c>
  40c360:	cbnz	w0, 40c300 <ferror@plt+0xa060>
  40c364:	mov	x1, x19
  40c368:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c36c:	add	x0, x0, #0x5c0
  40c370:	bl	40b41c <ferror@plt+0x917c>
  40c374:	cbnz	w0, 40c300 <ferror@plt+0xa060>
  40c378:	mov	x1, x19
  40c37c:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c380:	add	x0, x0, #0x600
  40c384:	bl	40b41c <ferror@plt+0x917c>
  40c388:	cbnz	w0, 40c300 <ferror@plt+0xa060>
  40c38c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c390:	ldr	w0, [x0, #928]
  40c394:	tbz	w0, #14, 40c300 <ferror@plt+0xa060>
  40c398:	mov	w2, #0x5                   	// #5
  40c39c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c3a0:	add	x1, x1, #0xb40
  40c3a4:	mov	x0, #0x0                   	// #0
  40c3a8:	bl	4021b0 <dcgettext@plt>
  40c3ac:	ldp	x19, x20, [sp, #16]
  40c3b0:	b	40b6dc <ferror@plt+0x943c>
  40c3b4:	mov	x1, #0x0                   	// #0
  40c3b8:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c3bc:	add	x0, x0, #0x588
  40c3c0:	bl	40a860 <ferror@plt+0x85c0>
  40c3c4:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c3c8:	ldr	x2, [x1, #864]
  40c3cc:	str	x2, [x0]
  40c3d0:	str	x0, [x1, #864]
  40c3d4:	b	40c520 <ferror@plt+0xa280>
  40c3d8:	mov	x1, #0x0                   	// #0
  40c3dc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c3e0:	add	x0, x0, #0xa08
  40c3e4:	bl	40a860 <ferror@plt+0x85c0>
  40c3e8:	mov	x1, x0
  40c3ec:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c3f0:	add	x0, x0, #0x220
  40c3f4:	bl	40b41c <ferror@plt+0x917c>
  40c3f8:	cbz	w0, 40c538 <ferror@plt+0xa298>
  40c3fc:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c400:	add	x0, x0, #0x220
  40c404:	bl	40b4b0 <ferror@plt+0x9210>
  40c408:	b	40c538 <ferror@plt+0xa298>
  40c40c:	stp	x19, x20, [sp, #16]
  40c410:	mov	x1, #0x0                   	// #0
  40c414:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c418:	add	x0, x0, #0x890
  40c41c:	bl	40a860 <ferror@plt+0x85c0>
  40c420:	adrp	x19, 428000 <ferror@plt+0x25d60>
  40c424:	ldr	x1, [x19, #864]
  40c428:	str	x1, [x0]
  40c42c:	str	x0, [x19, #864]
  40c430:	mov	x1, #0x0                   	// #0
  40c434:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c438:	add	x0, x0, #0x2d8
  40c43c:	bl	40a860 <ferror@plt+0x85c0>
  40c440:	ldr	x1, [x19, #864]
  40c444:	str	x1, [x0]
  40c448:	str	x0, [x19, #864]
  40c44c:	ldp	x19, x20, [sp, #16]
  40c450:	b	40bb80 <ferror@plt+0x98e0>
  40c454:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c458:	add	x0, x0, #0xe18
  40c45c:	b	40c4b0 <ferror@plt+0xa210>
  40c460:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c464:	add	x0, x0, #0xca0
  40c468:	b	40c4b0 <ferror@plt+0xa210>
  40c46c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c470:	ldr	x0, [x0, #864]
  40c474:	cbnz	x0, 40b868 <ferror@plt+0x95c8>
  40c478:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c47c:	ldr	w1, [x0, #860]
  40c480:	cmp	w1, #0x8
  40c484:	b.eq	40ba48 <ferror@plt+0x97a8>  // b.none
  40c488:	b.hi	40b984 <ferror@plt+0x96e4>  // b.pmore
  40c48c:	cmp	w1, #0x3
  40c490:	b.eq	40c454 <ferror@plt+0xa1b4>  // b.none
  40c494:	b.ls	40b8c4 <ferror@plt+0x9624>  // b.plast
  40c498:	cmp	w1, #0x5
  40c49c:	b.eq	40ba08 <ferror@plt+0x9768>  // b.none
  40c4a0:	cmp	w1, #0x6
  40c4a4:	b.ne	40b970 <ferror@plt+0x96d0>  // b.any
  40c4a8:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c4ac:	add	x0, x0, #0xec0
  40c4b0:	mov	x1, #0x0                   	// #0
  40c4b4:	bl	40a860 <ferror@plt+0x85c0>
  40c4b8:	cbz	x0, 40c4d8 <ferror@plt+0xa238>
  40c4bc:	adrp	x2, 428000 <ferror@plt+0x25d60>
  40c4c0:	mov	x1, x0
  40c4c4:	ldr	x0, [x0]
  40c4c8:	ldr	x3, [x2, #864]
  40c4cc:	str	x3, [x1]
  40c4d0:	str	x1, [x2, #864]
  40c4d4:	cbnz	x0, 40c4c0 <ferror@plt+0xa220>
  40c4d8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c4dc:	ldr	w0, [x0, #872]
  40c4e0:	tbnz	w0, #1, 40c0c4 <ferror@plt+0x9e24>
  40c4e4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c4e8:	ldr	w0, [x0, #872]
  40c4ec:	tbnz	w0, #2, 40c178 <ferror@plt+0x9ed8>
  40c4f0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c4f4:	ldr	w0, [x0, #872]
  40c4f8:	tbnz	w0, #0, 40c1b8 <ferror@plt+0x9f18>
  40c4fc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c500:	ldr	w0, [x0, #928]
  40c504:	tbnz	w0, #3, 40c28c <ferror@plt+0x9fec>
  40c508:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c50c:	ldr	w0, [x0, #928]
  40c510:	tbnz	w0, #4, 40c2d4 <ferror@plt+0xa034>
  40c514:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c518:	ldr	w0, [x0, #872]
  40c51c:	tbnz	w0, #5, 40c3b4 <ferror@plt+0xa114>
  40c520:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c524:	ldr	w0, [x0, #728]
  40c528:	tbz	w0, #8, 40c538 <ferror@plt+0xa298>
  40c52c:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c530:	ldr	w0, [x0, #860]
  40c534:	tbnz	w0, #2, 40c3d8 <ferror@plt+0xa138>
  40c538:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c53c:	ldr	w1, [x0, #728]
  40c540:	mov	x0, #0x0                   	// #0
  40c544:	tbz	w1, #9, 40b6dc <ferror@plt+0x943c>
  40c548:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c54c:	ldr	w1, [x0, #860]
  40c550:	mov	x0, #0x0                   	// #0
  40c554:	tbz	w1, #0, 40b6dc <ferror@plt+0x943c>
  40c558:	mov	x1, #0x0                   	// #0
  40c55c:	adrp	x0, 40e000 <ferror@plt+0xbd60>
  40c560:	add	x0, x0, #0x580
  40c564:	bl	40a860 <ferror@plt+0x85c0>
  40c568:	mov	x1, x0
  40c56c:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c570:	add	x0, x0, #0xd28
  40c574:	bl	40b41c <ferror@plt+0x917c>
  40c578:	mov	w1, w0
  40c57c:	mov	x0, #0x0                   	// #0
  40c580:	cbz	w1, 40b6dc <ferror@plt+0x943c>
  40c584:	adrp	x0, 40f000 <ferror@plt+0xcd60>
  40c588:	add	x0, x0, #0xd28
  40c58c:	bl	40b4b0 <ferror@plt+0x9210>
  40c590:	mov	x0, #0x0                   	// #0
  40c594:	b	40b6dc <ferror@plt+0x943c>
  40c598:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c59c:	ldr	x0, [x0, #864]
  40c5a0:	cbz	x0, 40c5bc <ferror@plt+0xa31c>
  40c5a4:	mov	w2, #0x5                   	// #5
  40c5a8:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c5ac:	add	x1, x1, #0x9f8
  40c5b0:	mov	x0, #0x0                   	// #0
  40c5b4:	bl	4021b0 <dcgettext@plt>
  40c5b8:	b	40b6dc <ferror@plt+0x943c>
  40c5bc:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c5c0:	ldr	w1, [x0, #860]
  40c5c4:	b	40b8e4 <ferror@plt+0x9644>
  40c5c8:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c5cc:	ldr	x0, [x0, #864]
  40c5d0:	cbz	x0, 40b75c <ferror@plt+0x94bc>
  40c5d4:	mov	w2, #0x5                   	// #5
  40c5d8:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c5dc:	add	x1, x1, #0x900
  40c5e0:	mov	x0, #0x0                   	// #0
  40c5e4:	bl	4021b0 <dcgettext@plt>
  40c5e8:	mov	x2, x0
  40c5ec:	mov	w1, #0x2f8                 	// #760
  40c5f0:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c5f4:	add	x0, x0, #0x6d8
  40c5f8:	bl	403d4c <ferror@plt+0x1aac>
  40c5fc:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40c600:	ldr	x4, [x0, #1384]
  40c604:	cbz	x4, 40b75c <ferror@plt+0x94bc>
  40c608:	mov	x5, x4
  40c60c:	adrp	x2, 428000 <ferror@plt+0x25d60>
  40c610:	b	40b6fc <ferror@plt+0x945c>
  40c614:	ldp	x19, x20, [sp, #16]
  40c618:	b	40b6dc <ferror@plt+0x943c>
  40c61c:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40c620:	mov	w1, #0x1                   	// #1
  40c624:	str	w1, [x0, #1392]
  40c628:	ret
  40c62c:	sub	sp, sp, #0x260
  40c630:	stp	x29, x30, [sp]
  40c634:	mov	x29, sp
  40c638:	stp	x19, x20, [sp, #16]
  40c63c:	mov	x19, x0
  40c640:	adrp	x0, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40c644:	str	wzr, [x0, #1392]
  40c648:	adrp	x1, 40c000 <ferror@plt+0x9d60>
  40c64c:	add	x1, x1, #0x61c
  40c650:	mov	w0, #0x11                  	// #17
  40c654:	bl	401ed0 <signal@plt>
  40c658:	add	x0, sp, #0x258
  40c65c:	bl	401e10 <pipe@plt>
  40c660:	cmn	w0, #0x1
  40c664:	b.eq	40c678 <ferror@plt+0xa3d8>  // b.none
  40c668:	add	x0, sp, #0x250
  40c66c:	bl	401e10 <pipe@plt>
  40c670:	cmn	w0, #0x1
  40c674:	b.ne	40c690 <ferror@plt+0xa3f0>  // b.any
  40c678:	stp	x21, x22, [sp, #32]
  40c67c:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c680:	add	x0, x0, #0xb80
  40c684:	bl	401dc0 <perror@plt>
  40c688:	mov	w0, #0x0                   	// #0
  40c68c:	bl	401d40 <_exit@plt>
  40c690:	bl	401e70 <fork@plt>
  40c694:	cbz	w0, 40c744 <ferror@plt+0xa4a4>
  40c698:	cmn	w0, #0x1
  40c69c:	b.eq	40c794 <ferror@plt+0xa4f4>  // b.none
  40c6a0:	stp	x21, x22, [sp, #32]
  40c6a4:	add	x0, sp, #0x1d0
  40c6a8:	add	x1, x0, #0x80
  40c6ac:	str	xzr, [x0], #8
  40c6b0:	cmp	x0, x1
  40c6b4:	b.ne	40c6ac <ferror@plt+0xa40c>  // b.any
  40c6b8:	ldr	w1, [sp, #592]
  40c6bc:	mov	w0, #0x40                  	// #64
  40c6c0:	sdiv	w0, w1, w0
  40c6c4:	sbfiz	x0, x0, #3, #32
  40c6c8:	add	x3, sp, #0x1d0
  40c6cc:	negs	w2, w1
  40c6d0:	and	w1, w1, #0x3f
  40c6d4:	and	w2, w2, #0x3f
  40c6d8:	csneg	w2, w1, w2, mi  // mi = first
  40c6dc:	mov	x1, #0x1                   	// #1
  40c6e0:	lsl	x1, x1, x2
  40c6e4:	ldr	x2, [x3, x0]
  40c6e8:	orr	x1, x1, x2
  40c6ec:	str	x1, [x3, x0]
  40c6f0:	mov	x2, #0xa                   	// #10
  40c6f4:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c6f8:	add	x1, x1, #0xbb0
  40c6fc:	ldr	w0, [sp, #604]
  40c700:	bl	402050 <write@plt>
  40c704:	mov	x2, #0x8                   	// #8
  40c708:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c70c:	add	x1, x1, #0xbc0
  40c710:	ldr	w0, [sp, #604]
  40c714:	bl	402050 <write@plt>
  40c718:	mov	x2, #0x5                   	// #5
  40c71c:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40c720:	add	x1, x1, #0xbd0
  40c724:	ldr	w0, [sp, #604]
  40c728:	bl	402050 <write@plt>
  40c72c:	mov	w21, #0x0                   	// #0
  40c730:	mov	w22, #0x0                   	// #0
  40c734:	add	x19, sp, #0x150
  40c738:	adrp	x20, 429000 <kb_main_total@@LIBPROCPS_0+0xc18>
  40c73c:	add	x20, x20, #0x570
  40c740:	b	40c7f0 <ferror@plt+0xa550>
  40c744:	stp	x21, x22, [sp, #32]
  40c748:	bl	402010 <close@plt>
  40c74c:	ldr	w0, [sp, #600]
  40c750:	bl	401d90 <dup@plt>
  40c754:	mov	w0, #0x1                   	// #1
  40c758:	bl	402010 <close@plt>
  40c75c:	ldr	w0, [sp, #596]
  40c760:	bl	401d90 <dup@plt>
  40c764:	mov	w0, #0x2                   	// #2
  40c768:	bl	402010 <close@plt>
  40c76c:	ldr	w0, [sp, #596]
  40c770:	bl	401d90 <dup@plt>
  40c774:	mov	x1, x19
  40c778:	ldr	x0, [x19]
  40c77c:	bl	402090 <execvp@plt>
  40c780:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c784:	add	x0, x0, #0xb90
  40c788:	bl	401dc0 <perror@plt>
  40c78c:	mov	w0, #0x0                   	// #0
  40c790:	bl	401d40 <_exit@plt>
  40c794:	stp	x21, x22, [sp, #32]
  40c798:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c79c:	add	x0, x0, #0xba0
  40c7a0:	bl	401dc0 <perror@plt>
  40c7a4:	mov	w0, #0x0                   	// #0
  40c7a8:	bl	401d40 <_exit@plt>
  40c7ac:	ldrb	w0, [sp, #63]
  40c7b0:	cmp	w0, #0x23
  40c7b4:	b.ne	40c7f0 <ferror@plt+0xa550>  // b.any
  40c7b8:	strb	w0, [sp, #64]
  40c7bc:	mov	w21, #0x1                   	// #1
  40c7c0:	mov	w22, w21
  40c7c4:	b	40c7f0 <ferror@plt+0xa550>
  40c7c8:	mov	x0, x2
  40c7cc:	strb	wzr, [x2, w1, sxtw]
  40c7d0:	adrp	x1, 428000 <ferror@plt+0x25d60>
  40c7d4:	ldr	x1, [x1, #968]
  40c7d8:	bl	401d70 <fputs@plt>
  40c7dc:	mov	w21, #0x0                   	// #0
  40c7e0:	mov	w22, #0x0                   	// #0
  40c7e4:	b	40c7f0 <ferror@plt+0xa550>
  40c7e8:	ldr	w0, [x20]
  40c7ec:	cbnz	w0, 40c8e8 <ferror@plt+0xa648>
  40c7f0:	ldp	x0, x1, [sp, #464]
  40c7f4:	stp	x0, x1, [x19]
  40c7f8:	ldp	x0, x1, [sp, #480]
  40c7fc:	stp	x0, x1, [x19, #16]
  40c800:	ldp	x0, x1, [sp, #496]
  40c804:	stp	x0, x1, [x19, #32]
  40c808:	add	x0, sp, #0x200
  40c80c:	ldp	x0, x1, [x0]
  40c810:	stp	x0, x1, [x19, #48]
  40c814:	add	x0, sp, #0x200
  40c818:	ldp	x0, x1, [x0, #16]
  40c81c:	stp	x0, x1, [x19, #64]
  40c820:	add	x0, sp, #0x200
  40c824:	ldp	x0, x1, [x0, #32]
  40c828:	stp	x0, x1, [x19, #80]
  40c82c:	add	x0, sp, #0x200
  40c830:	ldp	x0, x1, [x0, #48]
  40c834:	stp	x0, x1, [x19, #96]
  40c838:	add	x0, sp, #0x200
  40c83c:	ldp	x0, x1, [x0, #64]
  40c840:	stp	x0, x1, [x19, #112]
  40c844:	mov	x0, #0x1                   	// #1
  40c848:	str	x0, [sp, #320]
  40c84c:	str	xzr, [sp, #328]
  40c850:	add	x4, sp, #0x140
  40c854:	mov	x3, #0x0                   	// #0
  40c858:	mov	x2, #0x0                   	// #0
  40c85c:	mov	x1, x19
  40c860:	mov	w0, #0x400                 	// #1024
  40c864:	bl	4021a0 <select@plt>
  40c868:	cmn	w0, #0x1
  40c86c:	b.eq	40c8e8 <ferror@plt+0xa648>  // b.none
  40c870:	cmp	w0, #0x0
  40c874:	b.le	40c7e8 <ferror@plt+0xa548>
  40c878:	ldr	w0, [sp, #592]
  40c87c:	add	w1, w0, #0x3f
  40c880:	cmp	w0, #0x0
  40c884:	csel	w1, w1, w0, lt  // lt = tstop
  40c888:	asr	w1, w1, #6
  40c88c:	negs	w2, w0
  40c890:	and	w3, w0, #0x3f
  40c894:	and	w2, w2, #0x3f
  40c898:	csneg	w2, w3, w2, mi  // mi = first
  40c89c:	mov	x3, #0x1                   	// #1
  40c8a0:	lsl	x2, x3, x2
  40c8a4:	ldr	x1, [x19, w1, sxtw #3]
  40c8a8:	tst	x2, x1
  40c8ac:	b.eq	40c7e8 <ferror@plt+0xa548>  // b.none
  40c8b0:	mov	x2, x3
  40c8b4:	add	x1, sp, #0x3f
  40c8b8:	bl	402180 <read@plt>
  40c8bc:	cbz	x0, 40c7f0 <ferror@plt+0xa550>
  40c8c0:	cbz	w21, 40c7ac <ferror@plt+0xa50c>
  40c8c4:	add	w1, w22, #0x1
  40c8c8:	ldrb	w0, [sp, #63]
  40c8cc:	add	x2, sp, #0x40
  40c8d0:	strb	w0, [x2, w22, sxtw]
  40c8d4:	cmp	w0, #0xa
  40c8d8:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40c8dc:	b.eq	40c7c8 <ferror@plt+0xa528>  // b.none
  40c8e0:	mov	w22, w1
  40c8e4:	b	40c7f0 <ferror@plt+0xa550>
  40c8e8:	ldr	w0, [sp, #600]
  40c8ec:	bl	402010 <close@plt>
  40c8f0:	ldr	w0, [sp, #604]
  40c8f4:	bl	402010 <close@plt>
  40c8f8:	ldr	w0, [sp, #592]
  40c8fc:	bl	402010 <close@plt>
  40c900:	ldr	w0, [sp, #596]
  40c904:	bl	402010 <close@plt>
  40c908:	mov	w0, #0x0                   	// #0
  40c90c:	bl	401d40 <_exit@plt>
  40c910:	stp	x29, x30, [sp, #-96]!
  40c914:	mov	x29, sp
  40c918:	stp	x19, x20, [sp, #16]
  40c91c:	str	x21, [sp, #32]
  40c920:	mov	w19, w0
  40c924:	mov	x21, x1
  40c928:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c92c:	add	x0, x0, #0xbd8
  40c930:	str	x0, [sp, #48]
  40c934:	str	xzr, [sp, #56]
  40c938:	str	xzr, [sp, #64]
  40c93c:	str	xzr, [sp, #72]
  40c940:	bl	401ef0 <getpid@plt>
  40c944:	add	x20, sp, #0x50
  40c948:	mov	w3, w0
  40c94c:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40c950:	add	x2, x2, #0x208
  40c954:	mov	x1, #0x10                  	// #16
  40c958:	mov	x0, x20
  40c95c:	bl	401eb0 <snprintf@plt>
  40c960:	str	x21, [sp, #56]
  40c964:	str	x20, [sp, #64]
  40c968:	bl	401e70 <fork@plt>
  40c96c:	cbnz	w0, 40c9e4 <ferror@plt+0xa744>
  40c970:	cbz	w19, 40c984 <ferror@plt+0xa6e4>
  40c974:	cmp	w19, #0x1
  40c978:	b.eq	40c9c0 <ferror@plt+0xa720>  // b.none
  40c97c:	mov	w0, #0x0                   	// #0
  40c980:	bl	401d40 <_exit@plt>
  40c984:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c988:	ldr	x3, [x0, #968]
  40c98c:	mov	x2, #0xb                   	// #11
  40c990:	mov	x1, #0x1                   	// #1
  40c994:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c998:	add	x0, x0, #0xbe0
  40c99c:	bl	402130 <fwrite@plt>
  40c9a0:	add	x1, sp, #0x30
  40c9a4:	ldr	x0, [sp, #48]
  40c9a8:	bl	402090 <execvp@plt>
  40c9ac:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c9b0:	add	x0, x0, #0xb90
  40c9b4:	bl	401dc0 <perror@plt>
  40c9b8:	mov	w0, #0x0                   	// #0
  40c9bc:	bl	401d40 <_exit@plt>
  40c9c0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40c9c4:	ldr	x3, [x0, #968]
  40c9c8:	mov	x2, #0xc                   	// #12
  40c9cc:	mov	x1, #0x1                   	// #1
  40c9d0:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c9d4:	add	x0, x0, #0xbf0
  40c9d8:	bl	402130 <fwrite@plt>
  40c9dc:	add	x0, sp, #0x30
  40c9e0:	bl	40c62c <ferror@plt+0xa38c>
  40c9e4:	cmn	w0, #0x1
  40c9e8:	b.eq	40c9f0 <ferror@plt+0xa750>  // b.none
  40c9ec:	b	40c9ec <ferror@plt+0xa74c>
  40c9f0:	adrp	x0, 414000 <ferror@plt+0x11d60>
  40c9f4:	add	x0, x0, #0xba0
  40c9f8:	bl	401dc0 <perror@plt>
  40c9fc:	ldp	x19, x20, [sp, #16]
  40ca00:	ldr	x21, [sp, #32]
  40ca04:	ldp	x29, x30, [sp], #96
  40ca08:	ret
  40ca0c:	stp	x29, x30, [sp, #-48]!
  40ca10:	mov	x29, sp
  40ca14:	stp	x19, x20, [sp, #16]
  40ca18:	str	x21, [sp, #32]
  40ca1c:	mov	x19, x0
  40ca20:	bl	401e90 <__fpending@plt>
  40ca24:	mov	x21, x0
  40ca28:	mov	x0, x19
  40ca2c:	bl	4022a0 <ferror@plt>
  40ca30:	mov	w20, w0
  40ca34:	mov	x0, x19
  40ca38:	bl	401ee0 <fclose@plt>
  40ca3c:	cbnz	w20, 40ca68 <ferror@plt+0xa7c8>
  40ca40:	cbz	w0, 40ca58 <ferror@plt+0xa7b8>
  40ca44:	cbnz	x21, 40ca8c <ferror@plt+0xa7ec>
  40ca48:	bl	402200 <__errno_location@plt>
  40ca4c:	ldr	w0, [x0]
  40ca50:	cmp	w0, #0x9
  40ca54:	csetm	w0, ne  // ne = any
  40ca58:	ldp	x19, x20, [sp, #16]
  40ca5c:	ldr	x21, [sp, #32]
  40ca60:	ldp	x29, x30, [sp], #48
  40ca64:	ret
  40ca68:	cbnz	w0, 40ca94 <ferror@plt+0xa7f4>
  40ca6c:	bl	402200 <__errno_location@plt>
  40ca70:	mov	x1, x0
  40ca74:	ldr	w2, [x0]
  40ca78:	mov	w0, #0xffffffff            	// #-1
  40ca7c:	cmp	w2, #0x20
  40ca80:	b.eq	40ca58 <ferror@plt+0xa7b8>  // b.none
  40ca84:	str	wzr, [x1]
  40ca88:	b	40ca58 <ferror@plt+0xa7b8>
  40ca8c:	mov	w0, #0xffffffff            	// #-1
  40ca90:	b	40ca58 <ferror@plt+0xa7b8>
  40ca94:	mov	w0, #0xffffffff            	// #-1
  40ca98:	b	40ca58 <ferror@plt+0xa7b8>
  40ca9c:	stp	x29, x30, [sp, #-32]!
  40caa0:	mov	x29, sp
  40caa4:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40caa8:	ldr	x0, [x0, #976]
  40caac:	bl	40ca0c <ferror@plt+0xa76c>
  40cab0:	cbz	w0, 40cad0 <ferror@plt+0xa830>
  40cab4:	str	x19, [sp, #16]
  40cab8:	bl	402200 <__errno_location@plt>
  40cabc:	mov	x19, x0
  40cac0:	ldr	w0, [x0]
  40cac4:	cmp	w0, #0x20
  40cac8:	b.ne	40cae8 <ferror@plt+0xa848>  // b.any
  40cacc:	ldr	x19, [sp, #16]
  40cad0:	adrp	x0, 428000 <ferror@plt+0x25d60>
  40cad4:	ldr	x0, [x0, #968]
  40cad8:	bl	40ca0c <ferror@plt+0xa76c>
  40cadc:	cbnz	w0, 40cb1c <ferror@plt+0xa87c>
  40cae0:	ldp	x29, x30, [sp], #32
  40cae4:	ret
  40cae8:	mov	w2, #0x5                   	// #5
  40caec:	adrp	x1, 414000 <ferror@plt+0x11d60>
  40caf0:	add	x1, x1, #0xc20
  40caf4:	mov	x0, #0x0                   	// #0
  40caf8:	bl	4021b0 <dcgettext@plt>
  40cafc:	mov	x3, x0
  40cb00:	adrp	x2, 40e000 <ferror@plt+0xbd60>
  40cb04:	add	x2, x2, #0x2f8
  40cb08:	ldr	w1, [x19]
  40cb0c:	mov	w0, #0x0                   	// #0
  40cb10:	bl	401da0 <error@plt>
  40cb14:	mov	w0, #0x1                   	// #1
  40cb18:	bl	401d40 <_exit@plt>
  40cb1c:	str	x19, [sp, #16]
  40cb20:	mov	w0, #0x1                   	// #1
  40cb24:	bl	401d40 <_exit@plt>
  40cb28:	stp	x29, x30, [sp, #-64]!
  40cb2c:	mov	x29, sp
  40cb30:	stp	x19, x20, [sp, #16]
  40cb34:	adrp	x20, 427000 <ferror@plt+0x24d60>
  40cb38:	add	x20, x20, #0xdd0
  40cb3c:	stp	x21, x22, [sp, #32]
  40cb40:	adrp	x21, 427000 <ferror@plt+0x24d60>
  40cb44:	add	x21, x21, #0xdc8
  40cb48:	sub	x20, x20, x21
  40cb4c:	mov	w22, w0
  40cb50:	stp	x23, x24, [sp, #48]
  40cb54:	mov	x23, x1
  40cb58:	mov	x24, x2
  40cb5c:	bl	401ce8 <memcpy@plt-0x38>
  40cb60:	cmp	xzr, x20, asr #3
  40cb64:	b.eq	40cb90 <ferror@plt+0xa8f0>  // b.none
  40cb68:	asr	x20, x20, #3
  40cb6c:	mov	x19, #0x0                   	// #0
  40cb70:	ldr	x3, [x21, x19, lsl #3]
  40cb74:	mov	x2, x24
  40cb78:	add	x19, x19, #0x1
  40cb7c:	mov	x1, x23
  40cb80:	mov	w0, w22
  40cb84:	blr	x3
  40cb88:	cmp	x20, x19
  40cb8c:	b.ne	40cb70 <ferror@plt+0xa8d0>  // b.any
  40cb90:	ldp	x19, x20, [sp, #16]
  40cb94:	ldp	x21, x22, [sp, #32]
  40cb98:	ldp	x23, x24, [sp, #48]
  40cb9c:	ldp	x29, x30, [sp], #64
  40cba0:	ret
  40cba4:	nop
  40cba8:	ret
  40cbac:	nop
  40cbb0:	adrp	x2, 428000 <ferror@plt+0x25d60>
  40cbb4:	mov	x1, #0x0                   	// #0
  40cbb8:	ldr	x2, [x2, #720]
  40cbbc:	b	401e30 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040cbc0 <.fini>:
  40cbc0:	stp	x29, x30, [sp, #-16]!
  40cbc4:	mov	x29, sp
  40cbc8:	ldp	x29, x30, [sp], #16
  40cbcc:	ret
