$date
	Mon Jun 23 09:37:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module and_test $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module m $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#10000
1"
#20000
1#
0"
#30000
1!
1"
#40000
0!
0#
0"
#50000
