# ğŸ‘‹ Ahoy!, I'm Kanishk

ğŸ’¡ **VLSI Enthusiast**

---

## ğŸ§  About Me

A VLSI Enthusiast with a solid grip on **Digital Electronics**, **Verilog**, **Advanced Verilog**, and **SystemVerilog**. My work revolves around designing efficient, reliable, and scalable digital systems. I thrive on solving **complex hardware challenges** and pushing the limits of **semiconductor technology**.

---

## ğŸ› ï¸ Skills & Tools

- âœ… Digital Logic Design
- ğŸ› ï¸ RTL Design
- âš¡ Functional Verification
- ğŸ§ª Testbench Development
- â±ï¸ Timing Analysis
- ğŸ§© Design for Test (DFT)
- ğŸ“ ASIC / FPGA Flows
- ğŸ“Š Familiar with tools like ModelSim, Synopsys VCS, Vivado, and Quartus

---

- [![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin)]([linkedin.com/in/kanishk-rajamani-378439261](https://www.linkedin.com/in/kanishk-rajamani-378439261?lipi=urn%3Ali%3Apage%3Ad_flagship3_profile_view_base_contact_details%3B0XhXmWCQQsSHpXlKVQwYgA%3D%3D)) 
- âœ‰ï¸ lrkanishk@gmail.com

---

```verilog
module fun_fact();
initial
  begin
    $display("I believe that great hardware starts with clean RTL ğŸ˜");
  end
endmodule
```
