	.file	"coverage.cc"
	.option nopic
	.attribute arch, "rv32i2p0_xttgs1p0"
	.attribute unaligned_access, 0
	.attribute stack_align, 16
	.text
	.align	2
	.globl	_Z15test_load_storev
	.type	_Z15test_load_storev, @function
_Z15test_load_storev:
	SFPLOAD	L2, 0, 1
	SFPLOAD	L0, 4, 1
	SFPLOAD	L1, 8, 1
	SFPSTORE	12, L2, 0
	SFPSTORE	16, L0, 0
	SFPSTORE	20, L1, 0
	TTNOP
	SFPLOAD	L1, 28, 1
	SFPSTORE	24, L1, 0
	SFPSTORE	32, L0, 0
	SFPSTORE	36, L11, 0
	TTNOP
	SFPLOAD	L0, 65532, 1
	SFPLOAD	L0, 65532, 1
	SFPSTORE	32764, L0, 0
	SFPSTORE	32764, L0, 0
	ret
	.size	_Z15test_load_storev, .-_Z15test_load_storev
	.align	2
	.globl	_Z8test_addv
	.type	_Z8test_addv, @function
_Z8test_addv:
	SFPLOAD	L1, 8, 1
	SFPLOAD	L0, 4, 1
	SFPADD	L0, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	TTNOP
	SFPLOAD	L1, 20, 1
	SFPLOAD	L0, 16, 1
	SFPADD	L0, L10, L0, L1, 1
	TTNOP
	TTNOP
	SFPSTORE	12, L0, 0
	TTNOP
	SFPLOAD	L1, 32, 1
	SFPLOAD	L0, 28, 1
	SFPADD	L0, L10, L0, L1, 3
	TTNOP
	TTNOP
	SFPSTORE	24, L0, 0
	TTNOP
	SFPLOAD	L1, 36, 1
	SFPLOAD	L0, 40, 1
	SFPADD	L2, L10, L1, L0, 3
	TTNOP
	TTNOP
	SFPADD	L1, L10, L1, L0, 0
	TTNOP
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPADD	L1, L10, L1, L3, 0
	TTNOP
	TTNOP
	SFPADD	L1, L10, L1, L10, 0
	TTNOP
	TTNOP
	SFPSTORE	44, L2, 0
	SFPADD	L3, L10, L1, L0, 1
	TTNOP
	TTNOP
	SFPSTORE	48, L3, 0
	SFPADD	L3, L10, L4, L11, 0
	TTNOP
	TTNOP
	SFPSTORE	52, L3, 0
	TTNOP
	SFPLOAD	L3, 48, 1
	SFPADD	L3, L10, L11, L3, 0
	TTNOP
	TTNOP
	SFPSTORE	56, L3, 0
	TTNOP
	SFPLOAD	L3, 48, 1
	SFPADD	L3, L10, L3, L12, 1
	TTNOP
	TTNOP
	SFPSTORE	60, L3, 0
	SFPADD	L3, L10, L2, L13, 3
	TTNOP
	TTNOP
	SFPSTORE	64, L3, 0
	SFPADD	L3, L10, L1, L0, 0
	TTNOP
	TTNOP
	SFPADD	L3, L10, L3, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	68, L3, 0
	SFPADD	L0, L10, L1, L0, 0
	TTNOP
	TTNOP
	SFPADD	L0, L10, L0, L2, 0
	TTNOP
	TTNOP
	SFPLOAD	L2, 0, 1
	SFPADD	L0, L10, L0, L2, 0
	TTNOP
	TTNOP
	SFPADD	L0, L10, L0, L11, 0
	TTNOP
	TTNOP
	SFPADDI	L0, 16544, 1
	TTNOP
	TTNOP
	SFPSTORE	72, L0, 0
	SFPADDI	L1, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	76, L1, 0
	TTNOP
	SFPLOAD	L0, 76, 1
	SFPADDI	L0, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	80, L0, 0
	ret
	.size	_Z8test_addv, .-_Z8test_addv
	.align	2
	.globl	_Z8test_subv
	.type	_Z8test_subv, @function
_Z8test_subv:
	SFPLOAD	L0, 8, 1
	SFPLOAD	L1, 4, 1
	SFPMAD	L0, L11, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	TTNOP
	SFPLOAD	L0, 20, 1
	SFPLOAD	L1, 16, 1
	SFPMAD	L0, L11, L0, L1, 1
	TTNOP
	TTNOP
	SFPSTORE	12, L0, 0
	TTNOP
	SFPLOAD	L0, 32, 1
	SFPLOAD	L1, 28, 1
	SFPMAD	L0, L11, L0, L1, 3
	TTNOP
	TTNOP
	SFPSTORE	24, L0, 0
	TTNOP
	SFPLOAD	L2, 36, 1
	SFPLOAD	L0, 40, 1
	SFPMAD	L1, L11, L0, L2, 3
	TTNOP
	TTNOP
	SFPMAD	L2, L11, L0, L2, 0
	TTNOP
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPMAD	L3, L11, L3, L2, 0
	TTNOP
	TTNOP
	SFPMAD	L3, L11, L10, L3, 0
	TTNOP
	TTNOP
	SFPADD	L2, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPMAD	L2, L11, L2, L3, 0
	TTNOP
	TTNOP
	SFPSTORE	44, L1, 0
	SFPMAD	L3, L11, L0, L2, 1
	TTNOP
	TTNOP
	SFPSTORE	48, L3, 0
	SFPADD	L2, L10, L2, L0, 0
	TTNOP
	TTNOP
	SFPMAD	L2, L11, L1, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	68, L2, 0
	TTNOP
	SFPLOAD	L2, 36, 1
	SFPMAD	L0, L11, L0, L2, 0
	TTNOP
	TTNOP
	SFPMAD	L0, L11, L1, L0, 0
	TTNOP
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPMAD	L0, L11, L3, L0, 0
	TTNOP
	TTNOP
	SFPMAD	L0, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPADDI	L0, 49312, 1
	TTNOP
	TTNOP
	SFPSTORE	72, L0, 0
	SFPMAD	L0, L11, L11, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	52, L0, 0
	TTNOP
	SFPLOAD	L0, 48, 1
	SFPMAD	L0, L11, L0, L11, 0
	TTNOP
	TTNOP
	SFPSTORE	56, L0, 0
	TTNOP
	SFPLOAD	L0, 48, 1
	SFPMAD	L0, L11, L12, L0, 1
	TTNOP
	TTNOP
	SFPSTORE	60, L0, 0
	SFPMAD	L1, L11, L13, L1, 3
	TTNOP
	TTNOP
	SFPSTORE	64, L1, 0
	SFPLOADI	L0, 16256, 0
	SFPMAD	L2, L11, L2, L0, 0
	TTNOP
	TTNOP
	SFPSTORE	68, L2, 0
	TTNOP
	SFPLOAD	L0, 76, 1
	SFPLOADI	L1, 16256, 0
	SFPMAD	L0, L11, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	72, L0, 0
	ret
	.size	_Z8test_subv, .-_Z8test_subv
	.align	2
	.globl	_Z8test_mulv
	.type	_Z8test_mulv, @function
_Z8test_mulv:
	SFPLOAD	L1, 8, 1
	SFPLOAD	L0, 4, 1
	SFPMUL	L0, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	TTNOP
	SFPLOAD	L1, 20, 1
	SFPLOAD	L0, 16, 1
	SFPMUL	L0, L0, L1, L4, 1
	TTNOP
	TTNOP
	SFPSTORE	12, L0, 0
	TTNOP
	SFPLOAD	L1, 32, 1
	SFPLOAD	L0, 28, 1
	SFPMUL	L0, L0, L1, L4, 3
	TTNOP
	TTNOP
	SFPSTORE	24, L0, 0
	TTNOP
	SFPLOAD	L0, 36, 1
	SFPLOAD	L1, 40, 1
	SFPMUL	L2, L0, L1, L4, 3
	TTNOP
	TTNOP
	SFPMUL	L0, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPMOV	L3, L1, 1
	TTNOP
	TTNOP
	SFPMUL	L0, L0, L3, L4, 0
	TTNOP
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPMUL	L0, L0, L3, L4, 0
	TTNOP
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPMOV	L3, L3, 1
	TTNOP
	TTNOP
	SFPMUL	L0, L0, L3, L4, 0
	TTNOP
	TTNOP
	SFPMUL	L0, L0, L10, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	44, L2, 0
	SFPMUL	L3, L0, L1, L4, 1
	TTNOP
	TTNOP
	SFPSTORE	48, L3, 0
	SFPMUL	L3, L4, L11, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	52, L3, 0
	TTNOP
	SFPLOAD	L3, 48, 1
	SFPMUL	L3, L11, L3, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	56, L3, 0
	TTNOP
	SFPLOAD	L3, 48, 1
	SFPMUL	L3, L3, L12, L4, 1
	TTNOP
	TTNOP
	SFPSTORE	60, L3, 0
	SFPMUL	L3, L2, L13, L4, 3
	TTNOP
	TTNOP
	SFPSTORE	64, L3, 0
	SFPMUL	L3, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPMUL	L3, L3, L2, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	68, L3, 0
	SFPMUL	L1, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPMUL	L1, L1, L2, L4, 0
	TTNOP
	TTNOP
	SFPLOAD	L2, 0, 1
	SFPMUL	L1, L1, L2, L4, 0
	TTNOP
	TTNOP
	SFPMUL	L1, L1, L11, L4, 0
	TTNOP
	TTNOP
	SFPMULI	L1, 16544, 1
	TTNOP
	TTNOP
	SFPSTORE	72, L1, 0
	SFPMULI	L0, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	76, L0, 0
	TTNOP
	SFPLOAD	L0, 76, 1
	SFPMULI	L0, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	80, L0, 0
	ret
	.size	_Z8test_mulv, .-_Z8test_mulv
	.align	2
	.globl	_Z8test_madv
	.type	_Z8test_madv, @function
_Z8test_madv:
	SFPLOAD	L1, 8, 1
	SFPLOAD	L0, 4, 1
	SFPLOAD	L2, 12, 1
	SFPMAD	L0, L0, L1, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	TTNOP
	SFPLOAD	L1, 24, 1
	SFPLOAD	L0, 20, 1
	SFPLOAD	L2, 28, 1
	SFPMAD	L0, L0, L1, L2, 1
	TTNOP
	TTNOP
	SFPSTORE	16, L0, 0
	TTNOP
	SFPLOAD	L1, 40, 1
	SFPLOAD	L0, 36, 1
	SFPLOAD	L2, 44, 1
	SFPMAD	L0, L0, L1, L2, 3
	TTNOP
	TTNOP
	SFPSTORE	32, L0, 0
	TTNOP
	SFPLOAD	L1, 48, 1
	SFPLOAD	L0, 52, 1
	SFPLOAD	L2, 56, 1
	SFPMAD	L3, L1, L0, L2, 3
	TTNOP
	TTNOP
	SFPSTORE	60, L3, 0
	SFPMAD	L2, L1, L0, L2, 1
	TTNOP
	TTNOP
	SFPSTORE	64, L2, 0
	SFPMAD	L2, L1, L0, L11, 3
	TTNOP
	TTNOP
	SFPSTORE	68, L2, 0
	SFPMAD	L2, L4, L0, L11, 1
	TTNOP
	TTNOP
	SFPSTORE	72, L2, 0
	SFPMOV	L0, L0, 1
	TTNOP
	TTNOP
	SFPMOV	L1, L1, 1
	TTNOP
	TTNOP
	SFPMAD	L0, L4, L0, L1, 1
	TTNOP
	TTNOP
	SFPSTORE	76, L0, 0
	ret
	.size	_Z8test_madv, .-_Z8test_madv
	.align	2
	.globl	_Z11test_incdecv
	.type	_Z11test_incdecv, @function
_Z11test_incdecv:
	SFPLOADI	L0, 16256, 0
	SFPADDI	L0, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	SFPLOADI	L1, 16256, 0
	SFPADD	L1, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 0
	SFPSTORE	8, L1, 0
	SFPLOADI	L0, 16256, 0
	SFPMAD	L0, L11, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	SFPLOADI	L1, 16256, 0
	SFPMAD	L1, L11, L1, L0, 0
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 0
	SFPSTORE	8, L1, 0
	SFPLOADI	L1, 1, 4
	SFPIADD	L1, L1, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 2
	SFPIADD	L0, L1, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	4, L1, 2
	SFPSTORE	8, L0, 2
	SFPIADD	L0, L0, -1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 2
	SFPSTORE	8, L1, 2
	SFPLOADI	L1, 1, 4
	SFPIADD	L1, L1, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 2
	SFPIADD	L0, L1, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	4, L1, 2
	SFPSTORE	8, L0, 2
	SFPIADD	L0, L0, -1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 2
	SFPSTORE	8, L1, 2
	ret
	.size	_Z11test_incdecv, .-_Z11test_incdecv
	.align	2
	.globl	_Z10test_loadilm
	.type	_Z10test_loadilm, @function
_Z10test_loadilm:
	SFPLOADI	L0, 255, 4
	SFPSTORE	0, L0, 2
	SFPLOADI	L0, -255, 4
	SFPSTORE	0, L0, 2
	li	a4,65536
	addi	a4,a4,-1
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	and	a0,a0,a4
	lw	a5,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	li	a3, 1896087552	# 71040000
	add	a3,a0,a3
	sw	a3, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	0, L0, 2
	and	a1,a1,a4
	li	a4, 1895956480	# 71020000
	add	a4,a1,a4
	sw	a4, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	0, L0, 2
	SFPLOADI	L0, 255, 2
	SFPSTORE	4, L0, 2
	SFPLOADI	L0, -255, 2
	SFPSTORE	4, L0, 2
	li	a4, 1896087552	# 71040000
	add	a4,a4,a0
	sw	a4, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	4, L0, 2
	li	a4, 1895956480	# 71020000
	add	a4,a4,a1
	sw	a4, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	4, L0, 2
	SFPLOADI	L0, 15360, 1
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16256, 1
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16256, 1
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16256, 0
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16256, 0
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16256, 0
	SFPSTORE	8, L0, 0
	li	a4, 1895825408	# 71000000
	add	a4,a4,a0
	sw	a4, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	8, L0, 0
	li	a4, 1895825408	# 71000000
	add	a1,a1,a4
	sw	a1, 0(a5)	# Op(0x71) - d(lr0)
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 16448, 0
	SFPSTORE	20, L0, 0
	SFPLOADI	L0, -16320, 0
	SFPSTORE	20, L0, 0
	SFPLOADI	L0, 16454, 0
	SFPSTORE	24, L0, 0
	SFPLOADI	L0, 16448, 0
	SFPSTORE	28, L0, 0
	ret
	.size	_Z10test_loadilm, .-_Z10test_loadilm
	.align	2
	.globl	_Z17test_control_flowi
	.type	_Z17test_control_flowi, @function
_Z17test_control_flowi:
	SFPLOADI	L0, 16320, 0
	li	a5,0
	bgt	a0,zero,.L10
	j	.L9
.L17:
	SFPLOAD	L0, 4, 1
	addi	a5,a5,1
	beq	a0,a5,.L9
.L10:
	andi	a4,a5,1
	bne	a4,zero,.L17
	SFPSTORE	8, L0, 0
	addi	a5,a5,1
	bne	a0,a5,.L10
.L9:
	ret
	.size	_Z17test_control_flowi, .-_Z17test_control_flowi
	.align	2
	.globl	_Z12test_mad_immv
	.type	_Z12test_mad_immv, @function
_Z12test_mad_immv:
	SFPLOAD	L0, 0, 1
	SFPLOADI	L1, 16046, 0
	SFPLOADI	L2, -16743, 0
	SFPMAD	L1, L0, L1, L2, 0
	TTNOP
	TTNOP
	SFPMUL	L0, L0, L1, L4, 1
	TTNOP
	TTNOP
	SFPSTORE	8, L0, 0
	ret
	.size	_Z12test_mad_immv, .-_Z12test_mad_immv
	.align	2
	.globl	_Z16test_exman_exexpv
	.type	_Z16test_exman_exexpv, @function
_Z16test_exman_exexpv:
	SFPLOAD	L0, 0, 1
	SFPEXMAN	L1, L0, 0
	TTNOP
	TTNOP
	SFPEXMAN	L1, L0, 1
	TTNOP
	TTNOP
	SFPEXEXP	L1, L0, 0
	TTNOP
	TTNOP
	SFPEXEXP	L1, L0, 1
	TTNOP
	TTNOP
	SFPSTORE	12, L1, 2
	SFPEXEXP	L1, L0, 2
	TTNOP
	TTNOP
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPEXEXP	L1, L0, 1
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPENCC	3, 10
	TTNOP
	ret
	.size	_Z16test_exman_exexpv, .-_Z16test_exman_exexpv
	.align	2
	.globl	_Z32test_setman_setexp_addexp_setsgni
	.type	_Z32test_setman_setexp_addexp_setsgni, @function
_Z32test_setman_setexp_addexp_setsgni:
	SFPLOADI	L0, 16256, 0
	SFPLOADI	L2, 1, 4
	SFPLOADI	L1, 1, 4
	SFPSETEXP	L0, L0, 1023, 1
	TTNOP
	TTNOP
	SFPMOV	L3, L2, 0
	TTNOP
	TTNOP
	SFPSETEXP	L3, L0, 0, 0
	TTNOP
	TTNOP
	SFPMOV	L0, L1, 0
	TTNOP
	TTNOP
	SFPSETEXP	L0, L3, 0, 0
	TTNOP
	TTNOP
	SFPSETEXP	L0, L0, 4095, 1
	TTNOP
	TTNOP
	li	a5,16773120
	slli	a0,a0,12
	and	a0,a0,a5
	lui	a5,%hi(_ZN7ckernel13instrn_bufferE)
	lw	a5,%lo(_ZN7ckernel13instrn_bufferE)(a5)
	li	a4, 2181038081	# 82000001
	add	a4,a0,a4
	sw	a4, 0(a5)	# Op(0x82) - d(lr0) s(lr0)
	TTNOP
	TTNOP
	SFPSETEXP	L0, L0, 4095, 1
	TTNOP
	TTNOP
	SFPSETMAN	L0, L0, 1023, 1
	TTNOP
	TTNOP
	SFPMOV	L3, L2, 0
	TTNOP
	TTNOP
	SFPSETMAN	L3, L0, 0, 0
	TTNOP
	TTNOP
	SFPSETMAN	L1, L3, 0, 0
	TTNOP
	TTNOP
	SFPSETMAN	L1, L1, 4095, 1
	TTNOP
	TTNOP
	li	a4, 2197815569	# 83000111
	add	a4,a4,a0
	sw	a4, 0(a5)	# Op(0x83) - d(lr1) s(lr1)
	TTNOP
	TTNOP
	SFPSETMAN	L1, L1, 4095, 1
	TTNOP
	TTNOP
	SFPLOAD	L0, 4, 1
	SFPDIVP2	L1, L0, 20, 1
	TTNOP
	TTNOP
	SFPDIVP2	L1, L0, -20, 1
	TTNOP
	TTNOP
	li	a4, 1979711505	# 76000011
	add	a4,a0,a4
	sw	a4, 0(a5)	# Op(0x76) - d(lr1) s(lr0)
	TTNOP
	TTNOP
	SFPDIVP2	L1, L0, -1, 1
	TTNOP
	TTNOP
	SFPSETSGN	L1, L0, 1, 1
	TTNOP
	TTNOP
	SFPSETSGN	L1, L0, 4095, 1
	TTNOP
	TTNOP
	SFPSETSGN	L2, L0, 0, 0
	TTNOP
	TTNOP
	li	a4, 2298478609	# 89000011
	add	a0,a0,a4
	sw	a0, 0(a5)	# Op(0x89) - d(lr1) s(lr0)
	TTNOP
	TTNOP
	SFPSETSGN	L1, L0, 4095, 1
	TTNOP
	TTNOP
	SFPLOAD	L1, 8, 1
	SFPSETSGN	L1, L0, 0, 0
	TTNOP
	TTNOP
	SFPSTORE	8, L1, 0
	ret
	.size	_Z32test_setman_setexp_addexp_setsgni, .-_Z32test_setman_setexp_addexp_setsgni
	.align	2
	.globl	_Z27test_dreg_conditional_constv
	.type	_Z27test_dreg_conditional_constv, @function
_Z27test_dreg_conditional_constv:
	SFPLOAD	L0, 0, 1
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16544, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPPUSHC
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSTORE	8, L0, 0
	SFPCOMPC
	TTNOP
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16512, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	12, L0, 0
	SFPPOPC
	TTNOP
	SFPSTORE	16, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16576, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPPUSHC
	SFPLOAD	L1, 0, 1
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPSTORE	20, L0, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16576, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPSTORE	24, L0, 0
	SFPCOMPC
	TTNOP
	SFPSTORE	28, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16608, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	32, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16640, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	36, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16656, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	40, L0, 0
	SFPCOMPC
	TTNOP
	SFPLOAD	L2, 0, 1
	SFPLOADI	L1, 16672, 0
	SFPMAD	L1, L1, L11, L2, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	32, L0, 0
	ret
	.size	_Z27test_dreg_conditional_constv, .-_Z27test_dreg_conditional_constv
	.align	2
	.globl	_Z28test_vhalf_conditional_constv
	.type	_Z28test_vhalf_conditional_constv, @function
_Z28test_vhalf_conditional_constv:
	SFPLOAD	L0, 0, 1
	SFPLOADI	L1, 16544, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSTORE	8, L0, 0
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16512, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	12, L0, 0
	SFPPOPC
	TTNOP
	SFPSTORE	16, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16576, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSTORE	20, L0, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16576, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPSTORE	24, L0, 0
	SFPCOMPC
	TTNOP
	SFPSTORE	28, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPLOADI	L1, 16608, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	32, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16640, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	36, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16656, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	40, L0, 0
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16672, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	32, L0, 0
	ret
	.size	_Z28test_vhalf_conditional_constv, .-_Z28test_vhalf_conditional_constv
	.align	2
	.globl	_Z22test_vhalf_conditionalv
	.type	_Z22test_vhalf_conditionalv, @function
_Z22test_vhalf_conditionalv:
	SFPLOAD	L0, 0, 1
	SFPLOADI	L1, 16256, 0
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 0
	TTNOP
	SFPPUSHC
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPSTORE	8, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPSTORE	12, L0, 0
	SFPPOPC
	TTNOP
	SFPSTORE	16, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSTORE	20, L0, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 0
	TTNOP
	SFPSTORE	24, L0, 0
	SFPCOMPC
	TTNOP
	SFPSTORE	28, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	32, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPSTORE	36, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L2, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPSTORE	40, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	32, L0, 0
	ret
	.size	_Z22test_vhalf_conditionalv, .-_Z22test_vhalf_conditionalv
	.align	2
	.globl	_Z30test_vhalf_conditional_reversev
	.type	_Z30test_vhalf_conditional_reversev, @function
_Z30test_vhalf_conditional_reversev:
	SFPLOADI	L0, 16256, 0
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	8, L1, 0
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	12, L1, 0
	SFPPOPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	16, L1, 0
	SFPPOPC
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	16, L1, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	20, L1, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	24, L1, 0
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	28, L1, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	32, L1, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	36, L1, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16384, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPSTORE	40, L1, 0
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 16384, 0
	SFPMAD	L0, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPLOADI	L0, 16384, 0
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPLOADI	L0, 16384, 0
	SFPSTORE	32, L0, 0
	ret
	.size	_Z30test_vhalf_conditional_reversev, .-_Z30test_vhalf_conditional_reversev
	.align	2
	.globl	_Z21test_creg_conditionalv
	.type	_Z21test_creg_conditionalv, @function
_Z21test_creg_conditionalv:
	SFPLOAD	L0, 0, 1
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSTORE	8, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	12, L0, 0
	SFPPOPC
	TTNOP
	SFPSTORE	16, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPSTORE	20, L0, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPSTORE	24, L0, 0
	SFPCOMPC
	TTNOP
	SFPSTORE	28, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	32, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	36, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	40, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L1, L11, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	32, L0, 0
	ret
	.size	_Z21test_creg_conditionalv, .-_Z21test_creg_conditionalv
	.align	2
	.globl	_Z25test_creg_conditional_revv
	.type	_Z25test_creg_conditional_revv, @function
_Z25test_creg_conditional_revv:
	SFPLOAD	L0, 0, 1
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSTORE	8, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	12, L0, 0
	SFPPOPC
	TTNOP
	SFPSTORE	16, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPSTORE	20, L0, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPSTORE	24, L0, 0
	SFPCOMPC
	TTNOP
	SFPSTORE	28, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	32, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	36, L0, 0
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPSTORE	40, L0, 0
	SFPCOMPC
	TTNOP
	SFPMAD	L1, L0, L11, L11, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSTORE	44, L0, 0
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	32, L0, 0
	ret
	.size	_Z25test_creg_conditional_revv, .-_Z25test_creg_conditional_revv
	.align	2
	.globl	_Z28test_conditional_outside_vifv
	.type	_Z28test_conditional_outside_vifv, @function
_Z28test_conditional_outside_vifv:
	SFPLOADI	L2, 16256, 0
	SFPLOADI	L1, 0, 4
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPENCC	3, 10
	TTNOP
	SFPLOADI	L0, 0, 4
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPLOADI	L0, 1, 4
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPENCC	3, 10
	TTNOP
	ret
	.size	_Z28test_conditional_outside_vifv, .-_Z28test_conditional_outside_vifv
	.align	2
	.globl	_Z12test_bitwisev
	.type	_Z12test_bitwisev, @function
_Z12test_bitwisev:
	SFPLOADI	L0, 1, 4
	SFPLOADI	L1, 2, 4
	SFPOR	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 4
	SFPOR	L0, L2
	TTNOP
	TTNOP
	SFPSTORE	8, L0, 2
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 4
	SFPAND	L0, L2
	TTNOP
	TTNOP
	SFPSTORE	12, L1, 2
	SFPNOT	L2, L0
	TTNOP
	TTNOP
	SFPSTORE	16, L2, 2
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPOR	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	20, L2, 2
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPAND	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	24, L2, 2
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 4
	SFPOR	L0, L2
	TTNOP
	TTNOP
	SFPNOT	L1, L1
	TTNOP
	TTNOP
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	28, L0, 2
	SFPLOADI	L0, 3, 2
	SFPLOADI	L1, 4, 2
	SFPOR	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 2
	SFPOR	L0, L2
	TTNOP
	TTNOP
	SFPSTORE	32, L0, 2
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 2
	SFPAND	L0, L2
	TTNOP
	TTNOP
	SFPSTORE	36, L1, 2
	SFPNOT	L2, L0
	TTNOP
	TTNOP
	SFPSTORE	40, L2, 2
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPOR	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	44, L2, 2
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPAND	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	48, L2, 2
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPAND	L2, L1
	TTNOP
	TTNOP
	SFPLOADI	L3, 170, 4
	SFPOR	L2, L3
	TTNOP
	TTNOP
	SFPNOT	L1, L1
	TTNOP
	TTNOP
	SFPAND	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	52, L2, 2
	SFPLOADI	L1, 8, 4
	SFPLOADI	L2, 5, 4
	SFPOR	L1, L2
	TTNOP
	TTNOP
	SFPLOADI	L2, 5, 4
	SFPAND	L1, L2
	TTNOP
	TTNOP
	SFPLOADI	L3, 5, 4
	SFPMOV	L2, L1, 0
	TTNOP
	TTNOP
	SFPOR	L2, L3
	TTNOP
	TTNOP
	SFPAND	L1, L3
	TTNOP
	TTNOP
	SFPNOT	L1, L1
	TTNOP
	TTNOP
	SFPAND	L2, L1
	TTNOP
	TTNOP
	SFPSTORE	56, L2, 2
	SFPLOADI	L1, 5, 4
	SFPOR	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L1, 5, 2
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 5, 4
	SFPMOV	L1, L0, 0
	TTNOP
	TTNOP
	SFPOR	L1, L2
	TTNOP
	TTNOP
	SFPAND	L0, L2
	TTNOP
	TTNOP
	SFPNOT	L0, L0
	TTNOP
	TTNOP
	SFPAND	L1, L0
	TTNOP
	TTNOP
	SFPSTORE	60, L1, 2
	ret
	.size	_Z12test_bitwisev, .-_Z12test_bitwisev
	.align	2
	.globl	_Z8test_absv
	.type	_Z8test_absv, @function
_Z8test_absv:
	SFPLOADI	L1, -5, 4
	SFPABS	L0, L1, 0
	TTNOP
	TTNOP
	SFPABS	L0, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 2
	SFPSTORE	4, L0, 2
	SFPLOADI	L1, -16192, 0
	SFPABS	L0, L1, 1
	TTNOP
	TTNOP
	SFPABS	L0, L0, 1
	TTNOP
	TTNOP
	SFPADDI	L0, 16256, 0
	TTNOP
	TTNOP
	SFPSTORE	8, L1, 0
	SFPSTORE	12, L0, 0
	ret
	.size	_Z8test_absv, .-_Z8test_absv
	.align	2
	.globl	_Z7test_lzv
	.type	_Z7test_lzv, @function
_Z7test_lzv:
	SFPLOADI	L2, 16672, 0
	SFPLZ	L1, L2, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L1, 1, 5
	TTNOP
	TTNOP
	SFPLZ	L0, L2, 0
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 1, 5
	TTNOP
	TTNOP
	SFPLZ	L1, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L1, 1, 5
	TTNOP
	TTNOP
	SFPLZ	L0, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 2
	SFPSTORE	4, L0, 2
	SFPSTORE	8, L2, 0
	ret
	.size	_Z7test_lzv, .-_Z7test_lzv
	.align	2
	.globl	_Z9test_shftv
	.type	_Z9test_shftv, @function
_Z9test_shftv:
	SFPLOADI	L2, 1, 4
	SFPLOADI	L1, 2, 4
	SFPLOADI	L0, 3, 4
	SFPSHFT	L2, L0, -4, 1
	TTNOP
	TTNOP
	SFPSHFT	L1, L0, 5, 1
	TTNOP
	TTNOP
	SFPSHFT	L1, L0, 6, 1
	TTNOP
	TTNOP
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPSHFT	L2, L0, 7, 1
	TTNOP
	TTNOP
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPSHFT	L2, L0, 8, 1
	TTNOP
	TTNOP
	SFPSHFT	L0, L0, 9, 1
	TTNOP
	TTNOP
	SFPSHFT	L0, L0, 10, 1
	TTNOP
	TTNOP
	SFPSHFT	L0, L0, -11, 1
	TTNOP
	TTNOP
	SFPSHFT	L0, L0, -12, 1
	TTNOP
	TTNOP
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPSHFT	L2, L1, 0, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 2
	SFPSTORE	4, L2, 2
	SFPSTORE	8, L0, 2
	ret
	.size	_Z9test_shftv, .-_Z9test_shftv
	.align	2
	.globl	_Z12test_complexv
	.type	_Z12test_complexv, @function
_Z12test_complexv:
	SFPLOAD	L0, 0, 1
	SFPLOAD	L1, 4, 1
	SFPLOAD	L2, 8, 1
	SFPLOAD	L2, 8, 1
	SFPADD	L2, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPADD	L2, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	8, L2, 0
	SFPADD	L0, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	8, L0, 0
	ret
	.size	_Z12test_complexv, .-_Z12test_complexv
	.align	2
	.globl	_Z14test_muli_addiv
	.type	_Z14test_muli_addiv, @function
_Z14test_muli_addiv:
	SFPLOAD	L0, 0, 1
	SFPADDI	L0, 16704, 0
	TTNOP
	TTNOP
	SFPADDI	L0, 16768, 0
	TTNOP
	TTNOP
	SFPLOADI	L1, 19456, 1
	SFPADD	L0, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPMULI	L0, 16768, 0
	TTNOP
	TTNOP
	SFPMULI	L0, 16768, 0
	TTNOP
	TTNOP
	SFPLOADI	L1, 19456, 1
	SFPMUL	L0, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 0
	SFPLOADI	L1, 16704, 0
	SFPADD	L1, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPLOADI	L1, 16768, 0
	SFPADD	L1, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPLOADI	L1, 19456, 1
	SFPADD	L1, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPLOADI	L2, 16768, 0
	SFPMUL	L2, L0, L2, L4, 0
	TTNOP
	TTNOP
	SFPLOADI	L2, 16768, 0
	SFPMUL	L2, L0, L2, L4, 0
	TTNOP
	TTNOP
	SFPLOADI	L2, 19456, 1
	SFPMUL	L0, L0, L2, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	8, L0, 0
	SFPSTORE	12, L1, 0
	ret
	.size	_Z14test_muli_addiv, .-_Z14test_muli_addiv
	.align	2
	.globl	_Z9test_iaddv
	.type	_Z9test_iaddv, @function
_Z9test_iaddv:
	SFPLOADI	L0, 12, 4
	SFPIADD	L2, L0, 10, 5
	TTNOP
	TTNOP
	SFPIADD	L2, L0, 0, 4
	TTNOP
	TTNOP
	SFPIADD	L2, L2, 10, 5
	TTNOP
	TTNOP
	SFPMOV	L1, L2, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 4
	TTNOP
	TTNOP
	SFPIADD	L1, L2, 0, 6
	TTNOP
	TTNOP
	SFPIADD	L1, L1, -10, 5
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 6
	TTNOP
	TTNOP
	SFPMOV	L2, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 6
	TTNOP
	TTNOP
	SFPMOV	L1, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 4
	TTNOP
	TTNOP
	SFPMOV	L3, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L0, 0, 6
	TTNOP
	TTNOP
	SFPMOV	L1, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L3, 0, 6
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 2
	SFPSTORE	8, L1, 2
	SFPSTORE	12, L2, 2
	SFPIADD	L0, L15, 0, 8
	TTNOP
	TTNOP
	TTNOP
	SFPLOADI	L0, 0, 0
	SFPSTORE	16, L0, 0
	SFPENCC	3, 10
	TTNOP
	SFPLOADI	L0, 12, 2
	SFPIADD	L2, L0, 10, 5
	TTNOP
	TTNOP
	SFPIADD	L2, L0, 0, 4
	TTNOP
	TTNOP
	SFPIADD	L2, L2, 10, 5
	TTNOP
	TTNOP
	SFPMOV	L1, L2, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 4
	TTNOP
	TTNOP
	SFPIADD	L1, L2, 0, 6
	TTNOP
	TTNOP
	SFPIADD	L1, L1, -10, 5
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 6
	TTNOP
	TTNOP
	SFPIADD	L1, L15, 0, 4
	TTNOP
	TTNOP
	SFPMOV	L2, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L0, 0, 4
	TTNOP
	TTNOP
	SFPMOV	L3, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L0, 0, 4
	TTNOP
	TTNOP
	SFPMOV	L2, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L3, 0, 6
	TTNOP
	TTNOP
	SFPSTORE	4, L0, 2
	SFPSTORE	8, L2, 2
	SFPSTORE	12, L1, 2
	SFPMOV	L1, L15, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L0, 0, 4
	TTNOP
	TTNOP
	SFPMOV	L0, L1, 0
	TTNOP
	TTNOP
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPLOADI	L0, 0, 0
	SFPSTORE	16, L0, 0
	SFPENCC	3, 10
	TTNOP
	ret
	.size	_Z9test_iaddv, .-_Z9test_iaddv
	.align	2
	.globl	_Z11test_icmp_iv
	.type	_Z11test_icmp_iv, @function
_Z11test_icmp_iv:
	SFPLOADI	L0, 5, 4
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPIADD	L0, L0, 100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -2, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 200, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -3, 1
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 300, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -4, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L0, L0, 400, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -5, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 500, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L1, L0, -6, 9
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 600, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	0, L0, 2
	SFPLOADI	L0, 16, 4
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPIADD	L0, L0, 100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -2, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 200, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -3, 1
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 300, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -4, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L0, L0, 400, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -5, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 500, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L1, L0, -6, 9
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 600, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	4, L0, 2
	ret
	.size	_Z11test_icmp_iv, .-_Z11test_icmp_iv
	.align	2
	.globl	_Z15test_icmp_i_revv
	.type	_Z15test_icmp_i_revv, @function
_Z15test_icmp_i_revv:
	SFPLOADI	L0, 5, 4
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPIADD	L0, L0, 100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -2, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 200, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -3, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 300, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -4, 9
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 400, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -5, 1
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 500, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L1, L0, -6, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L0, L0, 600, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	0, L0, 2
	SFPLOADI	L0, 16, 4
	SFPIADD	L1, L0, -1, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPIADD	L0, L0, 100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -2, 5
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 200, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -3, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPIADD	L0, L0, 300, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -4, 9
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 400, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPIADD	L1, L0, -5, 1
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 500, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L1, L0, -6, 9
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L0, L0, 600, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	4, L0, 2
	ret
	.size	_Z15test_icmp_i_revv, .-_Z15test_icmp_i_revv
	.align	2
	.globl	_Z11test_icmp_vv
	.type	_Z11test_icmp_vv, @function
_Z11test_icmp_vv:
	SFPLOADI	L1, 1, 4
	SFPLOADI	L0, 2, 4
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 6
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPIADD	L0, L0, 100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 6
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPIADD	L0, L0, 200, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 2
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 300, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L0, L0, 400, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 2
	TTNOP
	SFPIADD	L0, L0, 500, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPMOV	L2, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L2, L1, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L0, L0, 600, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	0, L0, 2
	SFPLOADI	L2, 10, 4
	SFPLOADI	L1, 11, 4
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 6
	TTNOP
	TTNOP
	SFPSETCC	L3, 0, 6
	TTNOP
	SFPIADD	L1, L1, 700, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 6
	TTNOP
	TTNOP
	SFPSETCC	L3, 0, 2
	TTNOP
	SFPIADD	L1, L1, 800, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 2
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L1, L1, 900, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L3, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPIADD	L1, L1, 1000, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPSETCC	L3, 0, 2
	TTNOP
	SFPIADD	L1, L1, 1100, 5
	TTNOP
	TTNOP
	SFPCOMPC
	TTNOP
	SFPMOV	L3, L1, 0
	TTNOP
	TTNOP
	SFPIADD	L3, L2, 0, 10
	TTNOP
	TTNOP
	TTNOP
	SFPIADD	L1, L1, 1200, 5
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	0, L0, 2
	ret
	.size	_Z11test_icmp_vv, .-_Z11test_icmp_vv
	.align	2
	.globl	_Z20lots_of_conditionalsv
	.type	_Z20lots_of_conditionalsv, @function
_Z20lots_of_conditionalsv:
	SFPLOADI	L0, 16256, 0
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPSETCC	L0, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L2, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L2, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPLOADI	L1, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPSETCC	L0, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPLOADI	L2, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 2
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L2, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPSETCC	L0, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPSETCC	L0, 0, 4
	TTNOP
	SFPSETCC	L0, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPENCC	3, 2
	TTNOP
	SFPMOV	L0, L1, 0
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPLOADI	L0, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPENCC	3, 10
	TTNOP
	ret
	.size	_Z20lots_of_conditionalsv, .-_Z20lots_of_conditionalsv
	.align	2
	.globl	_Z8test_lutv
	.type	_Z8test_lutv, @function
_Z8test_lutv:
	SFPLOADI	L0, 0, 4
	SFPLOADI	L1, 1, 4
	SFPLOADI	L2, 2, 4
	SFPLOADI	L3, 16256, 0
	SFPLUT	L3, 5
	TTNOP
	TTNOP
	SFPLUT	L3, 3
	TTNOP
	TTNOP
	SFPSTORE	4, L3, 0
	ret
	.size	_Z8test_lutv, .-_Z8test_lutv
	.align	2
	.globl	_Z3lrav
	.type	_Z3lrav, @function
_Z3lrav:
	SFPSTORE	0, L1, 0
	SFPSTORE	0, L2, 0
	SFPSTORE	0, L3, 2
	SFPSTORE	0, L0, 2
	ret
	.size	_Z3lrav, .-_Z3lrav
	.align	2
	.globl	_Z14stupid_examplej
	.type	_Z14stupid_examplej, @function
_Z14stupid_examplej:
	SFPLOAD	L0, 0, 1
	SFPADDI	L0, 16384, 0
	TTNOP
	TTNOP
	SFPLOAD	L1, 4, 1
	SFPMOV	L1, L1, 1
	TTNOP
	TTNOP
	SFPMAD	L1, L0, L1, L5, 1
	TTNOP
	TTNOP
	SFPSTORE	12, L1, 0
	TTNOP
	SFPLOAD	L1, 4, 1
	SFPLOADI	L2, 16281, 0
	SFPMAD	L1, L0, L1, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	16, L1, 0
	SFPLOADI	L1, 16320, 0
	SFPLOADI	L2, 16281, 0
	SFPMAD	L1, L0, L1, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	16, L1, 0
	slli	a5,a0,16
	lui	a4,%hi(_ZN7ckernel13instrn_bufferE)
	li	a3, 1896939520	# 71110000
	lw	a4,%lo(_ZN7ckernel13instrn_bufferE)(a4)
	srli	a5,a5,16
	add	a5,a5,a3
	sw	a5, 0(a4)	# Op(0x71) - d(lr1)
	SFPLOADI	L2, 16281, 0
	SFPMAD	L1, L0, L1, L2, 0
	TTNOP
	TTNOP
	SFPSTORE	20, L1, 0
	SFPMAD	L1, L10, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPLOADI	L1, 16640, 0
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 1, 4
	SFPPUSHC
	SFPLOADI	L2, 16704, 0
	SFPMAD	L2, L2, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 4
	TTNOP
	SFPLOADI	L2, 16768, 0
	SFPMAD	L2, L2, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 0
	TTNOP
	SFPCOMPC
	TTNOP
	SFPLOADI	L1, 0, 4
	SFPPOPC
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPCOMPC
	TTNOP
	SFPEXEXP	L1, L0, 1
	TTNOP
	TTNOP
	SFPPUSHC
	SFPSETCC	L1, 0, 4
	TTNOP
	SFPSETEXP	L1, L0, 127, 1
	TTNOP
	TTNOP
	SFPSTORE	24, L1, 0
	SFPPOPC
	TTNOP
	SFPCOMPC
	TTNOP
	SFPPUSHC
	SFPLOADI	L1, 16896, 1
	SFPMAD	L1, L1, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L1, 0, 6
	TTNOP
	SFPABS	L1, L0, 1
	TTNOP
	TTNOP
	SFPSTORE	28, L1, 0
	SFPCOMPC
	TTNOP
	SFPLZ	L1, L0, 0
	TTNOP
	TTNOP
	SFPIADD	L1, L1, -19, 5
	TTNOP
	TTNOP
	SFPNOT	L1, L1
	TTNOP
	TTNOP
	SFPLOADI	L2, 170, 4
	SFPAND	L1, L2
	TTNOP
	TTNOP
	SFPSETEXP	L1, L0, 0, 0
	TTNOP
	TTNOP
	SFPMOV	L0, L1, 1
	TTNOP
	TTNOP
	SFPSTORE	32, L0, 0
	SFPPOPC
	TTNOP
	SFPENCC	3, 10
	TTNOP
	ret
	.size	_Z14stupid_examplej, .-_Z14stupid_examplej
	.align	2
	.globl	_Z20test_operator_equalsv
	.type	_Z20test_operator_equalsv, @function
_Z20test_operator_equalsv:
	SFPLOADI	L0, 16256, 0
	SFPSTORE	0, L0, 0
	SFPSTORE	4, L0, 0
	SFPSTORE	0, L0, 0
	SFPSTORE	4, L0, 0
	SFPSTORE	8, L0, 0
	SFPMUL	L1, L0, L0, L4, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L1, 0
	SFPSTORE	4, L1, 0
	SFPSTORE	8, L0, 0
	SFPADD	L0, L10, L1, L1, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	SFPSTORE	4, L1, 0
	SFPSTORE	8, L0, 0
	SFPMAD	L0, L11, L1, L0, 0
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 0
	SFPSTORE	4, L1, 0
	SFPSTORE	8, L0, 0
	SFPLOADI	L0, 1, 4
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPIADD	L0, L0, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L1, 1, 4
	SFPOR	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L1, 1, 4
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L2, 1, 4
	SFPMOV	L1, L0, 0
	TTNOP
	TTNOP
	SFPOR	L1, L2
	TTNOP
	TTNOP
	SFPAND	L0, L2
	TTNOP
	TTNOP
	SFPNOT	L0, L0
	TTNOP
	TTNOP
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPSHFT	L0, L0, 1, 1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L0, 1, 4
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPIADD	L0, L0, 1, 5
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L1, 1, 4
	SFPOR	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L1, 1, 4
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPLOADI	L2, 1, 4
	SFPMOV	L1, L0, 0
	TTNOP
	TTNOP
	SFPOR	L1, L2
	TTNOP
	TTNOP
	SFPAND	L0, L2
	TTNOP
	TTNOP
	SFPNOT	L0, L0
	TTNOP
	TTNOP
	SFPAND	L0, L1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPSHFT	L0, L0, -1, 1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	SFPSHFT	L0, L0, 1, 1
	TTNOP
	TTNOP
	SFPSTORE	0, L0, 2
	SFPSTORE	0, L0, 2
	ret
	.size	_Z20test_operator_equalsv, .-_Z20test_operator_equalsv
	.align	2
	.globl	_Z4spewv
	.type	_Z4spewv, @function
_Z4spewv:
	SFPLOADI	L0, 16256, 0
	SFPLOADI	L1, 16384, 0
	SFPLOAD	L3, 0, 1
	SFPLOADI	L2, 16384, 0
	SFPMAD	L2, L2, L11, L3, 0
	TTNOP
	TTNOP
	SFPSETCC	L2, 0, 6
	TTNOP
	SFPLOAD	L0, 0, 1
	SFPMUL	L2, L0, L1, L4, 0
	TTNOP
	TTNOP
	SFPLOADI	L3, 16128, 0
	SFPADD	L0, L10, L2, L3, 0
	TTNOP
	TTNOP
	SFPADD	L2, L10, L0, L1, 0
	TTNOP
	TTNOP
	SFPLOADI	L3, 16128, 0
	SFPADD	L0, L10, L2, L3, 0
	TTNOP
	TTNOP
	SFPLOADI	L2, 16448, 0
	SFPPUSHC
	SFPLOAD	L3, 0, 1
	SFPMAD	L3, L10, L11, L3, 0
	TTNOP
	TTNOP
	SFPSETCC	L3, 0, 6
	TTNOP
	SFPADDI	L2, 16544, 0
	TTNOP
	TTNOP
	SFPMUL	L1, L1, L2, L4, 0
	TTNOP
	TTNOP
	SFPMAD	L2, L0, L1, L10, 0
	TTNOP
	TTNOP
	SFPLOADI	L3, 16128, 0
	SFPADD	L0, L10, L2, L3, 0
	TTNOP
	TTNOP
	SFPSETEXP	L1, L0, 3, 1
	TTNOP
	TTNOP
	SFPSETMAN	L1, L0, 3, 1
	TTNOP
	TTNOP
	SFPSETMAN	L0, L1, 4095, 1
	TTNOP
	TTNOP
	SFPABS	L1, L0, 1
	TTNOP
	TTNOP
	SFPPOPC
	TTNOP
	SFPLZ	L2, L0, 0
	TTNOP
	TTNOP
	SFPLOADI	L3, 5, 4
	SFPSHFT	L2, L3, 0, 0
	TTNOP
	TTNOP
	SFPNOT	L2, L2
	TTNOP
	TTNOP
	SFPSETMAN	L2, L0, 0, 0
	TTNOP
	TTNOP
	SFPMOV	L1, L2, 0
	TTNOP
	TTNOP
	SFPMAD	L2, L1, L1, L1, 0
	TTNOP
	TTNOP
	SFPLOADI	L3, 16128, 0
	SFPADD	L0, L10, L2, L3, 0
	TTNOP
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPLOAD	L0, 0, 1
	SFPMUL	L0, L0, L1, L4, 1
	TTNOP
	TTNOP
	SFPADD	L0, L10, L0, L1, 1
	TTNOP
	TTNOP
	SFPLOADI	L2, 16544, 0
	SFPADDI	L2, 16448, 0
	TTNOP
	TTNOP
	SFPMUL	L1, L1, L2, L4, 0
	TTNOP
	TTNOP
	SFPMAD	L0, L0, L1, L10, 1
	TTNOP
	TTNOP
	SFPSETEXP	L1, L0, 3, 1
	TTNOP
	TTNOP
	SFPSETMAN	L0, L0, 3, 1
	TTNOP
	TTNOP
	SFPSETMAN	L0, L0, 4095, 1
	TTNOP
	TTNOP
	SFPABS	L1, L0, 1
	TTNOP
	TTNOP
	SFPLZ	L1, L0, 0
	TTNOP
	TTNOP
	SFPLOADI	L2, 5, 4
	SFPSHFT	L1, L2, 0, 0
	TTNOP
	TTNOP
	SFPNOT	L1, L1
	TTNOP
	TTNOP
	SFPSETMAN	L1, L0, 0, 0
	TTNOP
	TTNOP
	SFPMAD	L1, L1, L1, L1, 1
	TTNOP
	TTNOP
	SFPLOAD	L0, 0, 1
	SFPMAD	L0, L10, L11, L0, 0
	TTNOP
	TTNOP
	SFPSETCC	L0, 0, 6
	TTNOP
	SFPADDI	L1, 16256, 0
	TTNOP
	TTNOP
	SFPENCC	3, 10
	TTNOP
	SFPSTORE	0, L1, 0
	ret
	.size	_Z4spewv, .-_Z4spewv
	.section	.text.startup,"ax",@progbits
	.align	2
	.globl	main
	.type	main, @function
main:
	addi	sp,sp,-16
	sw	ra,12(sp)
	sw	s0,8(sp)
	mv	s0,a0
	call	_Z15test_load_storev
	call	_Z8test_addv
	call	_Z8test_subv
	call	_Z8test_mulv
	call	_Z8test_madv
	call	_Z11test_incdecv
	li	a1,20
	li	a0,10
	call	_Z10test_loadilm
	SFPLOADI	L0, 16320, 0
	SFPSTORE	8, L0, 0
	TTNOP
	SFPLOAD	L0, 4, 1
	SFPSTORE	8, L0, 0
	TTNOP
	SFPLOAD	L0, 4, 1
	SFPSTORE	8, L0, 0
	TTNOP
	SFPLOAD	L3, 0, 1
	SFPLOADI	L0, 16046, 0
	SFPLOADI	L1, -16743, 0
	SFPMAD	L0, L3, L0, L1, 0
	TTNOP
	TTNOP
	SFPMUL	L3, L3, L0, L4, 1
	TTNOP
	TTNOP
	SFPSTORE	8, L3, 0
	mv	a0,s0
	call	_Z32test_setman_setexp_addexp_setsgni
	call	_Z27test_dreg_conditional_constv
	call	_Z28test_vhalf_conditional_constv
	call	_Z22test_vhalf_conditionalv
	call	_Z21test_creg_conditionalv
	call	_Z25test_creg_conditional_revv
	call	_Z28test_conditional_outside_vifv
	call	_Z12test_bitwisev
	call	_Z8test_absv
	call	_Z7test_lzv
	call	_Z9test_shftv
	call	_Z12test_complexv
	call	_Z14test_muli_addiv
	call	_Z9test_iaddv
	call	_Z11test_icmp_iv
	call	_Z11test_icmp_vv
	SFPLOADI	L0, 0, 4
	SFPLOADI	L1, 1, 4
	SFPLOADI	L2, 2, 4
	SFPLOADI	L3, 16256, 0
	SFPLUT	L3, 5
	TTNOP
	TTNOP
	SFPLUT	L3, 3
	TTNOP
	TTNOP
	SFPSTORE	4, L3, 0
	mv	a0,s0
	call	_Z14stupid_examplej
	call	_Z4spewv
	lw	ra,12(sp)
	lw	s0,8(sp)
	li	a0,0
	addi	sp,sp,16
	jr	ra
	.size	main, .-main
	.globl	_ZN7ckernel13instrn_bufferE
	.section	.sbss,"aw",@nobits
	.align	2
	.type	_ZN7ckernel13instrn_bufferE, @object
	.size	_ZN7ckernel13instrn_bufferE, 4
_ZN7ckernel13instrn_bufferE:
	.zero	4
	.ident	"GCC: (g323f2891276) 12.2.0"
