   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 2
  11              		.file	"bootloader.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.bootloader_jump,"ax",%progbits
  16              		.align	1
  17              		.global	bootloader_jump
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	bootloader_jump:
  24              	.LFB279:
  25              		.file 1 "tmk_core/common/chibios/bootloader.c"
   1:tmk_core/common/chibios/bootloader.c **** #include "bootloader.h"
   2:tmk_core/common/chibios/bootloader.c **** 
   3:tmk_core/common/chibios/bootloader.c **** #include "ch.h"
   4:tmk_core/common/chibios/bootloader.c **** #include "hal.h"
   5:tmk_core/common/chibios/bootloader.c **** 
   6:tmk_core/common/chibios/bootloader.c **** #ifdef STM32_BOOTLOADER_ADDRESS
   7:tmk_core/common/chibios/bootloader.c **** /* STM32 */
   8:tmk_core/common/chibios/bootloader.c **** 
   9:tmk_core/common/chibios/bootloader.c **** /* This code should be checked whether it runs correctly on platforms */
  10:tmk_core/common/chibios/bootloader.c **** #    define SYMVAL(sym) (uint32_t)(((uint8_t *)&(sym)) - ((uint8_t *)0))
  11:tmk_core/common/chibios/bootloader.c **** extern uint32_t __ram0_end__;
  12:tmk_core/common/chibios/bootloader.c **** #    define BOOTLOADER_MAGIC 0xDEADBEEF
  13:tmk_core/common/chibios/bootloader.c **** #    define MAGIC_ADDR (unsigned long *)(SYMVAL(__ram0_end__) - 4)
  14:tmk_core/common/chibios/bootloader.c **** 
  15:tmk_core/common/chibios/bootloader.c **** /** \brief Jump to the bootloader
  16:tmk_core/common/chibios/bootloader.c ****  *
  17:tmk_core/common/chibios/bootloader.c ****  * FIXME: needs doc
  18:tmk_core/common/chibios/bootloader.c ****  */
  19:tmk_core/common/chibios/bootloader.c **** void bootloader_jump(void) {
  26              		.loc 1 19 0
  27              		.cfi_startproc
  28              		@ Volatile: function does not return.
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  20:tmk_core/common/chibios/bootloader.c ****     *MAGIC_ADDR = BOOTLOADER_MAGIC;  // set magic flag => reset handler will jump into boot loader
  32              		.loc 1 20 0
  33 0000 074B     		ldr	r3, .L3
  34 0002 084A     		ldr	r2, .L3+4
  35 0004 1A60     		str	r2, [r3]
  36              	.LBB23:
  37              	.LBB24:
  38              	.LBB25:
  39              	.LBB26:
  40              		.file 2 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h"
   1:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**************************************************************************//**
   2:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * @version  V4.30
   5:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * @date     20. October 2015
   6:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  ******************************************************************************/
   7:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
   9:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    All rights reserved.
  10:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****      specific prior written permission.
  20:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    *
  21:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  34:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  35:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  38:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  44:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif
  45:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  46:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  47:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   @{
  51:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
  52:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  53:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
  54:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
  58:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
  60:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
  62:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  63:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  64:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
  65:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
  69:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
  71:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
  73:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  74:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  75:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
  76:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Control Register
  77:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               Control Register value
  79:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
  80:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
  82:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
  83:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  84:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
  86:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
  87:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  88:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  89:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
  90:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Control Register
  91:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
  94:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
  96:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
  98:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
  99:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 100:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 101:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               IPSR Register value
 104:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 105:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 107:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 108:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 109:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 111:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 112:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 113:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 114:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 115:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get APSR Register
 116:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               APSR Register value
 118:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 119:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 121:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 122:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 123:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 125:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 126:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 127:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 128:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 129:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 132:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****     \return               xPSR Register value
 133:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 134:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 136:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 137:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 138:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 140:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 141:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 142:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 143:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 144:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               PSP Register value
 147:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 148:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 150:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   register uint32_t result;
 151:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 152:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 154:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 155:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 156:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 157:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 158:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 162:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 164:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 166:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 167:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 168:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 169:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               MSP Register value
 172:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 173:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 175:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   register uint32_t result;
 176:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 177:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 179:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 180:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 181:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 182:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 183:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 186:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 188:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 190:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 192:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 193:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 194:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 195:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               Priority Mask value
 198:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 199:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 201:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 202:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 203:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 205:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 206:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 207:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 208:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 209:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 213:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 215:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 217:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 218:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 219:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 221:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 222:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Enable FIQ
 223:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 226:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 228:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 230:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 231:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 232:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 233:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Disable FIQ
 234:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 237:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 239:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 241:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 242:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 243:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 244:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Base Priority
 245:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               Base Priority register value
 247:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 248:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 250:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 251:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 252:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 254:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 255:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 256:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 257:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 258:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Base Priority
 259:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 262:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 264:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 266:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 267:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 268:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 269:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 272:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 274:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 276:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 278:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 279:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 280:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 281:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               Fault Mask register value
 284:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 285:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 287:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 288:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 289:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 291:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 292:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 293:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 294:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 295:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 299:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 301:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 303:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 304:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 306:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 307:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 309:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 310:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Get FPSCR
 311:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 314:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 316:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   uint32_t result;
 318:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 319:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("");
 321:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("");
 323:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   return(result);
 324:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #else
 325:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****    return(0);
 326:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif
 327:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 328:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 329:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 330:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 331:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Set FPSCR
 332:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 335:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 337:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("");
 340:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("");
 342:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif
 343:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 344:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 345:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 347:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 348:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 349:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 351:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 352:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   Access to dedicated instructions
 355:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   @{
 356:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** */
 357:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 358:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #else
 365:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** #endif
 368:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 369:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 370:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   No Operation
 371:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 373:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 375:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 377:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 378:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 379:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 380:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 383:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 385:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("wfi");
 386:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 387:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 388:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 389:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 390:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Wait For Event
 391:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 392:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****     a low-power state until one of a number of events occurs.
 393:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 394:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 395:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 396:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("wfe");
 397:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 398:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 399:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 400:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 401:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Send Event
 402:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 403:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 404:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 405:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 406:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("sev");
 407:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 408:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 409:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 410:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 411:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 412:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 413:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 414:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            after the instruction has been completed.
 415:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 416:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 417:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 418:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 419:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 420:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 421:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** 
 422:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** /**
 423:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 424:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 425:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 426:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****  */
 427:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 428:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** {
 429:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  41              		.loc 2 429 0
  42              		.syntax unified
  43              	@ 429 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
  44 0006 BFF34F8F 		dsb 0xF
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.LBE26:
  49              	.LBE25:
  50              		.file 3 "./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h"
   1:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**************************************************************************//**
   2:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  * @file     core_cm4.h
   3:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  * @version  V4.30
   5:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  * @date     20. October 2015
   6:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  ******************************************************************************/
   7:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
   9:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    All rights reserved.
  10:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      to endorse or promote products derived from this software without
  19:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      specific prior written permission.
  20:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    *
  21:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  34:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  35:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  36:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
  40:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  41:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  44:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #include <stdint.h>
  45:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  46:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
  47:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  extern "C" {
  48:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
  49:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  50:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
  51:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  54:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  57:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  59:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  60:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
  63:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  64:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  65:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*******************************************************************************
  66:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  *                 CMSIS definitions
  67:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  ******************************************************************************/
  68:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
  69:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup Cortex_M4
  70:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
  71:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
  72:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  73:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*  CMSIS CM4 definitions */
  74:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  79:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  81:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  82:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if   defined ( __CC_ARM )
  83:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  87:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  92:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
  93:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
  97:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
  98:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 102:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
 103:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 106:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
 107:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 111:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __CSMC__ )
 112:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __packed
 113:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 117:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #else
 118:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #error Unknown compiler
 119:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 120:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 121:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
 124:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if defined ( __CC_ARM )
 125:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 128:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 129:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 131:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 132:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 133:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 134:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 135:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 136:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 140:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 141:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 143:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 144:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 145:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 146:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 147:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 148:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __GNUC__ )
 149:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 152:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 153:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 155:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 156:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 157:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 158:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 159:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 160:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 161:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined __ARMVFP__
 162:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 164:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 165:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 167:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 168:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 169:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 170:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 171:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 172:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __TMS470__ )
 173:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 176:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 177:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 179:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 180:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 181:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 182:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 183:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 184:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __TASKING__ )
 185:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if defined __FPU_VFP__
 186:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 188:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 189:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 191:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 192:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 193:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 194:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 195:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 196:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #elif defined ( __CSMC__ )
 197:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       1U
 200:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #else
 201:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****       #define __FPU_USED       0U
 203:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #endif
 204:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #else
 205:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_USED         0U
 206:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 207:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 208:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 209:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 210:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 214:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
 215:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
 216:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 217:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 218:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 220:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 222:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 225:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
 226:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  extern "C" {
 227:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 228:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 229:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* check device defines and use defaults */
 230:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #ifndef __CM4_REV
 232:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 233:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 235:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 236:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 237:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 238:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 240:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 241:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 242:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 243:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 245:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 246:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 250:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 251:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #endif
 255:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 256:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 257:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 259:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 261:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 263:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
 265:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #ifdef __cplusplus
 266:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #else
 268:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
 270:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 273:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* following defines should be used for structure members */
 274:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 278:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 279:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 280:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 281:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 282:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*******************************************************************************
 283:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  *                 Register Abstraction
 284:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   Core Register contain:
 285:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core Register
 286:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core NVIC Register
 287:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core SCB Register
 288:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core SysTick Register
 289:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core Debug Register
 290:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core MPU Register
 291:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core FPU Register
 292:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  ******************************************************************************/
 293:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 294:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
 297:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 298:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 299:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 300:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief      Core Register type definitions.
 302:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 303:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 304:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 305:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 306:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 308:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef union
 309:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 310:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   struct
 311:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
 312:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } APSR_Type;
 323:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 324:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* APSR Register Definitions */
 325:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 328:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 331:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 334:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 337:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 340:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 343:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 344:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 345:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 347:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef union
 348:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 349:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   struct
 350:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
 351:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } IPSR_Type;
 356:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 357:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* IPSR Register Definitions */
 358:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 361:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 362:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 363:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 365:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef union
 366:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 367:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   struct
 368:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
 369:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } xPSR_Type;
 383:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 384:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* xPSR Register Definitions */
 385:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 388:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 391:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 394:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 397:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 400:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 403:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 406:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 409:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 412:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 413:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 414:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 416:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef union
 417:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 418:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   struct
 419:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
 420:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } CONTROL_Type;
 427:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 428:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* CONTROL Register Definitions */
 429:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 432:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 435:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 438:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 440:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 441:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 442:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 443:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 446:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 447:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 448:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 449:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 451:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 452:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 453:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 455:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 457:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 459:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 461:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 463:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 465:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }  NVIC_Type;
 467:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 468:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 472:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 474:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 475:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 476:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 477:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 480:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 481:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 482:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 483:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 485:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 486:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 487:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 507:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } SCB_Type;
 509:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 510:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 511:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 514:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 517:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 520:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 523:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 526:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 530:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 533:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 536:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 539:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 542:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 545:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 548:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 551:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 554:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 557:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 561:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 565:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 568:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 571:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 574:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 577:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 580:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 583:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB System Control Register Definitions */
 584:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 587:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 590:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 593:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 597:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 600:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 603:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 606:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 609:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 612:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 616:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 619:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 622:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 625:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 628:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 631:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 634:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 637:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 640:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 643:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 646:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 649:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 652:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 655:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 659:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 662:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 665:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 669:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 672:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 675:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 679:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 682:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 685:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 688:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 691:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 693:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 694:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 695:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 696:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 699:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 700:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 701:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 702:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 704:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 705:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 706:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 707:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } SCnSCB_Type;
 710:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 711:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 715:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 719:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 722:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 725:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 728:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 731:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 733:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 734:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 735:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 736:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 739:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 740:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 741:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 742:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 744:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 745:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 746:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } SysTick_Type;
 751:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 752:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 756:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 759:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 762:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 765:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 766:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 769:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SysTick Current Register Definitions */
 770:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 773:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 777:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 780:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 783:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 785:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 786:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 787:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 788:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 791:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 792:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 793:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 794:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 796:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 797:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 798:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __OM  union
 799:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
 800:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 805:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 807:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 809:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 811:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 815:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 818:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } ITM_Type;
 831:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 832:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 836:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 840:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 843:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 846:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 849:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 852:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 855:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 858:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 861:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 864:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 868:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 872:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 876:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 880:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 883:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 886:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 888:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 889:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 890:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 891:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
 894:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 895:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 896:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
 897:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
 899:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
 900:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
 901:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 913:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 917:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 921:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } DWT_Type;
 925:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 926:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Control Register Definitions */
 927:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 930:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 933:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 936:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 939:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 942:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 945:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 948:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 951:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 954:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 957:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 960:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 963:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 966:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 969:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 972:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 975:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 978:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 981:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 985:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 989:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 993:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
 997:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1001:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1005:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1009:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1012:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1015:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1018:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1021:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1024:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1027:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1030:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1033:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1035:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1036:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1037:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1038:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1041:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1042:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1043:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1044:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1046:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
1047:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1048:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1051:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1053:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1055:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1059:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1063:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1067:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1070:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } TPI_Type;
1073:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1074:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1078:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1082:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1086:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1089:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1092:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1095:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1099:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1102:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1106:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1110:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1113:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1116:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1119:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1122:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1125:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1128:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1132:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1136:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1139:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1142:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1145:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1148:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1151:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1154:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1158:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1162:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1163:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1166:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1169:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1172:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1175:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1178:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1181:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1185:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1188:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1190:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1191:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1193:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1194:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1197:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1198:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1199:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1200:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1202:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
1203:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1204:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } MPU_Type;
1216:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1217:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* MPU Type Register Definitions */
1218:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1221:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1224:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1227:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* MPU Control Register Definitions */
1228:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1231:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1234:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1237:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1238:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1241:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1245:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1248:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1251:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1255:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1258:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1261:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1264:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1267:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1270:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1273:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1276:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1279:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1282:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
1284:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1285:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1286:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1288:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1289:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1292:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1293:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1294:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1295:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1297:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
1298:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1299:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1300:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } FPU_Type;
1306:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1307:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1311:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1314:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1317:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1320:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1323:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1326:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1329:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1332:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1335:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1339:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1343:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1346:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1349:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1352:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1356:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1359:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1362:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1365:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1368:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1371:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1374:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1377:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1381:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1384:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1387:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1390:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
1392:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1393:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1394:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1395:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1396:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1399:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1400:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1401:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1402:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1404:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** typedef struct
1405:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1406:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** } CoreDebug_Type;
1411:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1412:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1416:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1419:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1422:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1425:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1428:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1431:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1434:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1437:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1440:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1443:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1446:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1449:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1453:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1456:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1460:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1463:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1466:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1469:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1472:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1475:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1478:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1481:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1484:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1487:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1490:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1493:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1496:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1498:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1499:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1500:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1501:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1504:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1505:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1506:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1507:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param[in] value  Value of the bit field.
1510:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return           Masked and shifted value.
1511:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
1512:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1514:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1515:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param[in] value  Value of register.
1518:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1519:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
1520:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1522:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1524:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1525:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1526:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1527:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1530:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1531:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1532:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1542:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1551:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
1555:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1556:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** #endif
1560:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1561:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*@} */
1562:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1563:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1564:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1565:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /*******************************************************************************
1566:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  *                Hardware Abstraction Layer
1567:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   Core Function Interface contains:
1568:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core NVIC Functions
1569:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core SysTick Functions
1570:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core Debug Functions
1571:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   - Core Register Access Functions
1572:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  ******************************************************************************/
1573:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1574:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** */
1576:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1577:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1578:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1579:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1581:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   @{
1585:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1586:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1587:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1588:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Set Priority Grouping
1589:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            Only values from 0..7 are used.
1592:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1593:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1596:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1598:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t reg_value;
1599:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1601:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1608:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1609:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1610:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1611:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Get Priority Grouping
1612:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1615:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1617:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1619:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1620:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1621:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1622:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Enable External Interrupt
1623:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1626:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1628:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1629:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1630:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1631:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1632:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1633:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Disable External Interrupt
1634:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1637:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1639:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1640:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1641:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1642:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1643:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1644:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Get Pending Interrupt
1645:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Reads the pending register in the NVIC and returns the pending bit for the specified int
1646:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1647:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1648:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1649:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1650:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1651:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1652:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1653:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1654:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1655:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1656:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1657:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Set Pending Interrupt
1658:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Sets the pending bit of an external interrupt.
1659:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number. Value cannot be negative.
1660:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1661:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1662:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1663:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1664:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1665:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1666:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1667:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1668:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1669:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Clears the pending bit of an external interrupt.
1670:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1671:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1672:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1673:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1674:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1675:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1676:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1677:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1678:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1679:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Get Active Interrupt
1680:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Reads the active register in NVIC and returns the active bit.
1681:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1682:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return             0  Interrupt status is not active.
1683:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return             1  Interrupt status is active.
1684:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1685:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1686:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1687:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1688:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1689:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1690:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1691:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1692:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Set Interrupt Priority
1693:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Sets the priority of an interrupt.
1694:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \note    The priority cannot be set for every core interrupt.
1695:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1696:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]  priority  Priority to set.
1697:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1698:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1699:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1700:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1701:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
1702:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1703:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   }
1704:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   else
1705:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
1706:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1707:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   }
1708:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1709:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1710:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1711:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1712:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Get Interrupt Priority
1713:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Reads the priority of an interrupt.
1714:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            The interrupt number can be positive to specify an external (device specific) interrupt,
1715:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            or negative to specify an internal (core) interrupt.
1716:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1717:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return             Interrupt Priority.
1718:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1719:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1720:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1721:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1722:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1723:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   if ((int32_t)(IRQn) < 0)
1724:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
1725:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1726:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   }
1727:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   else
1728:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   {
1729:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1730:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   }
1731:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1732:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1733:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1734:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1735:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Encode Priority
1736:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1737:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            preemptive priority value, and subpriority value.
1738:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1739:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1740:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1741:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1742:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1743:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1744:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1745:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1746:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1747:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1748:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1749:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t SubPriorityBits;
1750:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1751:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1752:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1753:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1754:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   return (
1755:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1756:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1757:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****          );
1758:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1759:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1760:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1761:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1762:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   Decode Priority
1763:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1764:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            preemptive priority value and subpriority value.
1765:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1766:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1767:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1768:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1769:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1770:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1771:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1772:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1773:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1774:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1775:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1776:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   uint32_t SubPriorityBits;
1777:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1778:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1779:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1780:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1781:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1782:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1783:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** }
1784:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1785:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** 
1786:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** /**
1787:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \brief   System Reset
1788:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1789:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****  */
1790:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1791:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h **** {
1792:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1793:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                                                                        buffered write are completed
1794:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1795:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  51              		.loc 3 1795 0
  52 000a 0749     		ldr	r1, .L3+8
1794:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  53              		.loc 3 1794 0
  54 000c 074B     		ldr	r3, .L3+12
  55              		.loc 3 1795 0
  56 000e CA68     		ldr	r2, [r1, #12]
  57 0010 02F4E062 		and	r2, r2, #1792
1794:./lib/chibios/os/common/ext/CMSIS/include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
  58              		.loc 3 1794 0
  59 0014 1343     		orrs	r3, r3, r2
  60 0016 CB60     		str	r3, [r1, #12]
  61              	.LBB27:
  62              	.LBB28:
  63              		.loc 2 429 0
  64              		.syntax unified
  65              	@ 429 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
  66 0018 BFF34F8F 		dsb 0xF
  67              	@ 0 "" 2
  68              		.thumb
  69              		.syntax unified
  70              	.L2:
  71              	.LBE28:
  72              	.LBE27:
  73              	.LBB29:
  74              	.LBB30:
 375:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
  75              		.loc 2 375 0
  76              		.syntax unified
  77              	@ 375 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
  78 001c 00BF     		nop
  79              	@ 0 "" 2
  80              		.thumb
  81              		.syntax unified
  82 001e FDE7     		b	.L2
  83              	.L4:
  84              		.align	2
  85              	.L3:
  86 0020 FCFFFFFF 		.word	__ram0_end__-4
  87 0024 EFBEADDE 		.word	-559038737
  88 0028 00ED00E0 		.word	-536810240
  89 002c 0400FA05 		.word	100270084
  90              	.LBE30:
  91              	.LBE29:
  92              	.LBE24:
  93              	.LBE23:
  94              		.cfi_endproc
  95              	.LFE279:
  97              		.section	.text.enter_bootloader_mode_if_requested,"ax",%progbits
  98              		.align	1
  99              		.global	enter_bootloader_mode_if_requested
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 103              		.fpu softvfp
 105              	enter_bootloader_mode_if_requested:
 106              	.LFB280:
  21:tmk_core/common/chibios/bootloader.c ****     NVIC_SystemReset();
  22:tmk_core/common/chibios/bootloader.c **** }
  23:tmk_core/common/chibios/bootloader.c **** 
  24:tmk_core/common/chibios/bootloader.c **** /** \brief Enter bootloader mode if requested
  25:tmk_core/common/chibios/bootloader.c ****  *
  26:tmk_core/common/chibios/bootloader.c ****  * FIXME: needs doc
  27:tmk_core/common/chibios/bootloader.c ****  */
  28:tmk_core/common/chibios/bootloader.c **** void enter_bootloader_mode_if_requested(void) {
 107              		.loc 1 28 0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 0
 110              		@ frame_needed = 1, uses_anonymous_args = 0
 111 0000 80B5     		push	{r7, lr}
 112              		.cfi_def_cfa_offset 8
 113              		.cfi_offset 7, -8
 114              		.cfi_offset 14, -4
  29:tmk_core/common/chibios/bootloader.c ****     unsigned long *check = MAGIC_ADDR;
 115              		.loc 1 29 0
 116 0002 0B4A     		ldr	r2, .L8
 117              	.LVL0:
  30:tmk_core/common/chibios/bootloader.c ****     if (*check == BOOTLOADER_MAGIC) {
 118              		.loc 1 30 0
 119 0004 0B4B     		ldr	r3, .L8+4
 120 0006 52F8041C 		ldr	r1, [r2, #-4]
 121 000a 9942     		cmp	r1, r3
  28:tmk_core/common/chibios/bootloader.c ****     unsigned long *check = MAGIC_ADDR;
 122              		.loc 1 28 0
 123 000c 00AF     		add	r7, sp, #0
 124              		.cfi_def_cfa_register 7
 125              		.loc 1 30 0
 126 000e 0DD1     		bne	.L5
 127              	.LBB31:
  31:tmk_core/common/chibios/bootloader.c ****         *check = 0;
 128              		.loc 1 31 0
 129 0010 0023     		movs	r3, #0
 130 0012 42F8043C 		str	r3, [r2, #-4]
 131              	.LVL1:
 132              	.LBB32:
 133              	.LBB33:
  96:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 134              		.loc 2 96 0
 135              		.syntax unified
 136              	@ 96 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
 137 0016 83F31488 		MSR control, r3
 138              	@ 0 "" 2
 139              	.LVL2:
 140              		.thumb
 141              		.syntax unified
 142              	.LBE33:
 143              	.LBE32:
  32:tmk_core/common/chibios/bootloader.c ****         __set_CONTROL(0);
  33:tmk_core/common/chibios/bootloader.c ****         __set_MSP(*(__IO uint32_t *)STM32_BOOTLOADER_ADDRESS);
 144              		.loc 1 33 0
 145 001a 074B     		ldr	r3, .L8+8
 146 001c 1B68     		ldr	r3, [r3]
 147              	.LVL3:
 148              	.LBB34:
 149              	.LBB35:
 190:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 150              		.loc 2 190 0
 151              		.syntax unified
 152              	@ 190 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
 153 001e 83F30888 		MSR msp, r3
 154              	
 155              	@ 0 "" 2
 156              	.LVL4:
 157              		.thumb
 158              		.syntax unified
 159              	.LBE35:
 160              	.LBE34:
 161              	.LBB36:
 162              	.LBB37:
  60:./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h **** }
 163              		.loc 2 60 0
 164              		.syntax unified
 165              	@ 60 "./lib/chibios/os/common/ext/CMSIS/include/cmsis_gcc.h" 1
 166 0022 62B6     		cpsie i
 167              	@ 0 "" 2
 168              	.LVL5:
 169              		.thumb
 170              		.syntax unified
 171              	.LBE37:
 172              	.LBE36:
  34:tmk_core/common/chibios/bootloader.c ****         __enable_irq();
  35:tmk_core/common/chibios/bootloader.c **** 
  36:tmk_core/common/chibios/bootloader.c ****         typedef void (*BootJump_t)(void);
  37:tmk_core/common/chibios/bootloader.c ****         BootJump_t boot_jump = *(BootJump_t *)(STM32_BOOTLOADER_ADDRESS + 4);
 173              		.loc 1 37 0
 174 0024 054B     		ldr	r3, .L8+12
 175              	.LVL6:
  38:tmk_core/common/chibios/bootloader.c ****         boot_jump();
 176              		.loc 1 38 0
 177 0026 1B68     		ldr	r3, [r3]
 178              	.LVL7:
 179 0028 9847     		blx	r3
 180              	.LVL8:
 181              	.L7:
 182 002a FEE7     		b	.L7
 183              	.LVL9:
 184              	.L5:
 185              	.LBE31:
  39:tmk_core/common/chibios/bootloader.c ****         while (1)
  40:tmk_core/common/chibios/bootloader.c ****             ;
  41:tmk_core/common/chibios/bootloader.c ****     }
  42:tmk_core/common/chibios/bootloader.c **** }
 186              		.loc 1 42 0
 187 002c 80BD     		pop	{r7, pc}
 188              	.L9:
 189 002e 00BF     		.align	2
 190              	.L8:
 191 0030 00000000 		.word	__ram0_end__
 192 0034 EFBEADDE 		.word	-559038737
 193 0038 00D8FF1F 		.word	536860672
 194 003c 04D8FF1F 		.word	536860676
 195              		.cfi_endproc
 196              	.LFE280:
 198              		.text
 199              	.Letext0:
 200              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/lib/gcc/arm-none-eabi/7.3.1/include/stddef.h
 201              		.file 5 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 202              		.file 6 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 203              		.file 7 "./lib/chibios/os/common/ports/ARMCMx/compilers/GCC/chtypes.h"
 204              		.file 8 "./lib/chibios/os/rt/include/chsystypes.h"
 205              		.file 9 "./lib/chibios/os/rt/include/chschd.h"
 206              		.file 10 "./lib/chibios/os/common/ext/CMSIS/ST/STM32F3xx/system_stm32f3xx.h"
 207              		.file 11 "./lib/chibios/os/common/ext/CMSIS/ST/STM32F3xx/stm32f303xc.h"
 208              		.file 12 "./lib/chibios/os/common/ports/ARMCMx/chcore.h"
 209              		.file 13 "./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h"
 210              		.file 14 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/stm32_tim.h"
 211              		.file 15 "./lib/chibios/os/rt/include/chtm.h"
 212              		.file 16 "./lib/chibios/os/rt/include/chsem.h"
 213              		.file 17 "./lib/chibios/os/rt/include/chmtx.h"
 214              		.file 18 "./lib/chibios/os/rt/include/chsys.h"
 215              		.file 19 "./lib/chibios/os/rt/include/chregistry.h"
 216              		.file 20 "./lib/chibios/os/common/oslib/include/chmemcore.h"
 217              		.file 21 "./lib/chibios/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h"
 218              		.file 22 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h"
 219              		.file 23 "./lib/chibios/os/hal/include/hal_dac.h"
 220              		.file 24 "./lib/chibios/os/hal/ports/STM32/LLD/DACv1/hal_dac_lld.h"
 221              		.file 25 "./lib/chibios/os/hal/include/hal_gpt.h"
 222              		.file 26 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_gpt_lld.h"
 223              		.file 27 "./lib/chibios/os/hal/include/hal_i2c.h"
 224              		.file 28 "./lib/chibios/os/hal/ports/STM32/LLD/I2Cv2/hal_i2c_lld.h"
 225              		.file 29 "./lib/chibios/os/hal/include/hal_pwm.h"
 226              		.file 30 "./lib/chibios/os/hal/ports/STM32/LLD/TIMv1/hal_pwm_lld.h"
 227              		.file 31 "./lib/chibios/os/hal/include/hal_usb.h"
 228              		.file 32 "./lib/chibios/os/hal/ports/STM32/LLD/USBv1/hal_usb_lld.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 bootloader.c
/var/tmp//ccm2SOkJ.s:16     .text.bootloader_jump:0000000000000000 $t
/var/tmp//ccm2SOkJ.s:23     .text.bootloader_jump:0000000000000000 bootloader_jump
/var/tmp//ccm2SOkJ.s:86     .text.bootloader_jump:0000000000000020 $d
/var/tmp//ccm2SOkJ.s:98     .text.enter_bootloader_mode_if_requested:0000000000000000 $t
/var/tmp//ccm2SOkJ.s:105    .text.enter_bootloader_mode_if_requested:0000000000000000 enter_bootloader_mode_if_requested
/var/tmp//ccm2SOkJ.s:191    .text.enter_bootloader_mode_if_requested:0000000000000030 $d

UNDEFINED SYMBOLS
__ram0_end__
