arch = "AArch64"
name = "EntryMerging.RWn0->RO0"
symbolic = ["x", "y"]

page_table_setup = """
    physical pa1;
    *pa1 = 1;

    x |-> pa1 with [AP = 0b00] and default;
    y |-> pa1 with [AP = 0b11] and default;
    x ?-> pa1 with [AP = 0b11] and default;

    identity 0x1000 with code;
"""

[thread.0]
init = {}
code = """
    STR X2, [X1]
    DSB SY
    ISB
    STR X4, [X3]
"""

[thread.0.reset]
R1 = "pte3(x, page_table_base)"
R2 = "desc3(y, page_table_base)"
R3 = "x"
R4 = "extz(0x0,64)"
VBAR_EL1 = "extz(0x1000, 64)"
"PSTATE.EL" = "0b00"
# This test doesn't need stage 2, so I disable stage 2 to make it run faster.
# HCR_EL2 = "extz(0x0,64)"

[section.thread0_el1_handler]
address = "0x1400"
code = """
    MOV X5,#1

    MRS X13,ELR_EL1
    ADD X13,X13,#4
    MSR ELR_EL1,X13
    ERET
"""

[final]
assertion = "0:X5 = 0"
