==============================================================
File generated on Tue Feb 12 17:29:33 +0000 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to ' xc7z020clg484-1 '
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=0
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_phys_opt=none
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_bind -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_schedule -effort=medium
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_schedule -relax_ii_for_timing=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_rtl -auto_prefix=1
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty 27%
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-10] Analyzing design file 'C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.414 ; gain = 18.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 104.414 ; gain = 18.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 105.641 ; gain = 19.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 105.898 ; gain = 19.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 127.758 ; gain = 41.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 127.758 ; gain = 41.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-71] Latency directive discarded for region mmult since it contains subloops.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.032 seconds; current allocated memory: 77.365 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 77.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mmult_fadd_32ns_32ns_32_5_full_dsp_1' to 'mmult_fadd_32ns_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_fmul_32ns_32ns_32_4_max_dsp_1' to 'mmult_fmul_32ns_3cud' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult/B_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult/B_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'mmult_fadd_32ns_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_fmul_32ns_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 78.337 MB.
INFO: [RTMG 210-278] Implementing memory 'a1_mmult_Abuf_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 129.398 ; gain = 43.031
INFO: [SYSC 207-301] Generating SystemC RTL for mmult with prefix a1_.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult with prefix a1_.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult with prefix a1_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 28.743 seconds; peak allocated memory: 78.337 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Feb 12 17:30:00 2019...
