# RISC_V_Pipelined

## 32-bit RISCV 5-stage pipelined Processor designed and implemented in Verilog.
