
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.10.0.111.2
// ldbanno -n Verilog -o exp4_impl1_mapvo.vo -w -neg -gui exp4_impl1_map.ncd 
// Netlist created on Wed May 08 15:39:15 2019
// Netlist written on Wed May 08 15:39:19 2019
// Design is for device LCMXO2-4000HC
// Design is for package CSBGA132
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module clock_top ( clock, col1, col2, col3, col4, row1, row2, row3, row4, SCK, 
                   RCK, SER, led0, led1, led2, led3 );
  input  clock, col1, col2, col3, col4;
  output row1, row2, row3, row4, SCK, RCK, SER, led0, led1, led2, led3;
  wire   \u4/change_flag_5 , \u4/n10252 , \u4/n5188 , \u4/n10250 , \u4/n30 , 
         \u4/n1089 , out_clock_foruse, \u4/n8354 , \u4/change_flag_4 , 
         \u4/n10229 , \u4/change_flag_3 , \u4/n31 , \u4/n32 , \u4/n8353 , 
         \u4/change_flag_2 , \u4/out_clock_foruse_enable_27 , 
         \u4/change_flag_1 , \u4/n33 , \u4/n34 , \u4/n8352 , 
         \u4/change_flag_0 , \u4/n35 , \u4/n10224 , \u4/q_5 , \u4/n30_adj_770 , 
         \u4/n8347 , \u4/q_4 , \u4/q_3 , \u4/n31_adj_769 , \u4/n32_adj_768 , 
         \u4/n8346 , \u4/q_2 , \u4/q_1 , \u4/n33_adj_767 , \u4/n34_adj_766 , 
         \u4/n8345 , \u4/n4906 , \u4/q_0 , \u4/n10254 , \u4/n496 , 
         \u4/n35_adj_765 , \u1/high_cnt4_2 , \u1/high_cnt4_1 , \u1/n677 , 
         \u1/n678 , clock_c_enable_132, col4_c, clock_c, \u1/n8327 , 
         \u1/n8328 , \u1/high_cnt2_14 , \u1/high_cnt2_13 , \u1/n343 , 
         \u1/n344 , clock_c_enable_114, col2_c, \u1/n8297 , \u1/n8298 , 
         \u1/high_cnt1_12 , \u1/high_cnt1_11 , \u1/n184 , \u1/n185 , 
         clock_c_enable_97, col1_c, \u1/n8278 , \u1/n8279 , \u1/low_cnt1_4 , 
         \u1/low_cnt1_3 , \u1/n151 , \u1/n152 , \u1/clock_c_enable_131 , 
         \u1/n8265 , \u1/n8266 , \u1/high_cnt4_0 , \u1/n679 , \u1/low_cnt1_10 , 
         \u1/low_cnt1_9 , \u1/n145 , \u1/n146 , \u1/n8268 , \u1/n8269 , 
         \u1/low_cnt1_6 , \u1/low_cnt1_5 , \u1/n149 , \u1/n150 , \u1/n8267 , 
         \u1/low_cnt1_16 , \u1/low_cnt1_15 , \u1/n139 , \u1/n140 , \u1/n8271 , 
         \u1/n8272 , \u1/high_cnt1_10 , \u1/high_cnt1_9 , \u1/n186 , \u1/n187 , 
         \u1/n8277 , \u1/high_cnt2_12 , \u1/high_cnt2_11 , \u1/n345 , 
         \u1/n346 , \u1/n8296 , \u1/high_cnt1_8 , \u1/high_cnt1_7 , \u1/n188 , 
         \u1/n189 , \u1/n8276 , \u1/low_cnt4_17 , \u1/n621 , 
         \u1/clock_c_enable_68 , \u1/n8326 , \u1/high_cnt2_10 , 
         \u1/high_cnt2_9 , \u1/n347 , \u1/n348 , \u1/n8295 , \u1/high_cnt1_6 , 
         \u1/high_cnt1_5 , \u1/n190 , \u1/n191 , \u1/n8275 , \u1/high_cnt2_8 , 
         \u1/high_cnt2_7 , \u1/n349 , \u1/n350 , \u1/n8294 , \u1/low_cnt4_16 , 
         \u1/low_cnt4_15 , \u1/n622 , \u1/n623 , \u1/n8325 , \u1/high_cnt2_6 , 
         \u1/high_cnt2_5 , \u1/n351 , \u1/n352 , \u1/n8293 , \u1/low_cnt4_14 , 
         \u1/low_cnt4_13 , \u1/n624 , \u1/n625 , \u1/n8324 , \u1/high_cnt2_4 , 
         \u1/high_cnt2_3 , \u1/n353 , \u1/n354 , \u1/n8292 , \u1/high_cnt2_2 , 
         \u1/high_cnt2_1 , \u1/n355 , \u1/n356 , \u1/n8291 , \u1/low_cnt4_12 , 
         \u1/low_cnt4_11 , \u1/n626 , \u1/n627 , \u1/n8323 , \u1/high_cnt1_4 , 
         \u1/high_cnt1_3 , \u1/n192 , \u1/n193 , \u1/n8274 , \u1/low_cnt1_2 , 
         \u1/low_cnt1_1 , \u1/n153 , \u1/n154 , \u1/n8264 , \u1/low_cnt4_10 , 
         \u1/low_cnt4_9 , \u1/n628 , \u1/n629 , \u1/n8322 , \u1/low_cnt4_8 , 
         \u1/low_cnt4_7 , \u1/n630 , \u1/n631 , \u1/n8321 , \u1/low_cnt4_6 , 
         \u1/low_cnt4_5 , \u1/n632 , \u1/n633 , \u1/n8320 , \u1/low_cnt4_4 , 
         \u1/low_cnt4_3 , \u1/n634 , \u1/n635 , \u1/n8319 , \u1/low_cnt4_2 , 
         \u1/low_cnt4_1 , \u1/n636 , \u1/n637 , \u1/n8318 , \u1/low_cnt4_0 , 
         \u1/n638 , \u1/high_cnt2_0 , \u1/n357 , \u1/low_cnt2_17 , \u1/n299 , 
         \u1/clock_c_enable_149 , \u1/n8290 , \u1/high_cnt3_17 , \u1/n501 , 
         clock_c_enable_47, col3_c, \u1/n8317 , \u1/low_cnt2_16 , 
         \u1/low_cnt2_15 , \u1/n300 , \u1/n301 , \u1/n8289 , \u1/low_cnt2_14 , 
         \u1/low_cnt2_13 , \u1/n302 , \u1/n303 , \u1/n8288 , \u1/high_cnt3_16 , 
         \u1/high_cnt3_15 , \u1/n502 , \u1/n503 , \u1/n8316 , \u1/low_cnt2_12 , 
         \u1/low_cnt2_11 , \u1/n304 , \u1/n305 , \u1/n8287 , \u1/low_cnt1_12 , 
         \u1/low_cnt1_11 , \u1/n143 , \u1/n144 , \u1/n8270 , \u1/high_cnt1_2 , 
         \u1/high_cnt1_1 , \u1/n194 , \u1/n195 , \u1/n8273 , \u1/high_cnt3_14 , 
         \u1/high_cnt3_13 , \u1/n504 , \u1/n505 , \u1/n8315 , \u1/high_cnt1_0 , 
         \u1/n196 , \u1/high_cnt3_12 , \u1/high_cnt3_11 , \u1/n506 , \u1/n507 , 
         \u1/n8314 , \u1/low_cnt2_10 , \u1/low_cnt2_9 , \u1/n306 , \u1/n307 , 
         \u1/n8286 , \u1/low_cnt1_17 , \u1/n138 , \u1/low_cnt2_8 , 
         \u1/low_cnt2_7 , \u1/n308 , \u1/n309 , \u1/n8285 , \u1/high_cnt3_10 , 
         \u1/high_cnt3_9 , \u1/n508 , \u1/n509 , \u1/n8313 , \u1/low_cnt2_6 , 
         \u1/low_cnt2_5 , \u1/n310 , \u1/n311 , \u1/n8284 , \u1/high_cnt3_8 , 
         \u1/high_cnt3_7 , \u1/n510 , \u1/n511 , \u1/n8312 , \u1/low_cnt1_8 , 
         \u1/low_cnt1_7 , \u1/n147 , \u1/n148 , \u1/low_cnt2_4 , 
         \u1/low_cnt2_3 , \u1/n312 , \u1/n313 , \u1/n8283 , \u1/low_cnt1_14 , 
         \u1/low_cnt1_13 , \u1/n141 , \u1/n142 , \u1/low_cnt2_2 , 
         \u1/low_cnt2_1 , \u1/n314 , \u1/n315 , \u1/n8282 , \u1/high_cnt3_6 , 
         \u1/high_cnt3_5 , \u1/n512 , \u1/n513 , \u1/n8311 , \u1/low_cnt2_0 , 
         \u1/n316 , \u1/low_cnt1_0 , \u1/n155 , \u1/high_cnt1_17 , \u1/n179 , 
         \u1/n8281 , \u1/high_cnt3_4 , \u1/high_cnt3_3 , \u1/n514 , \u1/n515 , 
         \u1/n8310 , \u1/high_cnt1_16 , \u1/high_cnt1_15 , \u1/n180 , 
         \u1/n181 , \u1/n8280 , \u1/high_cnt3_2 , \u1/high_cnt3_1 , \u1/n516 , 
         \u1/n517 , \u1/n8309 , \u1/high_cnt3_0 , \u1/n518 , 
         \u1/clock_count2_7 , \u1/n38 , \u1/out_clock_foruse_N_375 , 
         \u1/n8351 , \u1/high_cnt1_14 , \u1/high_cnt1_13 , \u1/n182 , 
         \u1/n183 , \u1/low_cnt3_17 , \u1/n460 , \u1/clock_c_enable_80 , 
         \u1/n8308 , \u1/low_cnt3_16 , \u1/low_cnt3_15 , \u1/n461 , \u1/n462 , 
         \u1/n8307 , \u1/clock_count2_6 , \u1/clock_count2_5 , \u1/n39 , 
         \u1/n40 , \u1/n8350 , \u1/low_cnt3_14 , \u1/low_cnt3_13 , \u1/n463 , 
         \u1/n464 , \u1/n8306 , \u1/low_cnt3_12 , \u1/low_cnt3_11 , \u1/n465 , 
         \u1/n466 , \u1/n8305 , \u1/clock_count2_4 , \u1/clock_count2_3 , 
         \u1/n41 , \u1/n42 , \u1/n8349 , \u1/clock_count2_2 , 
         \u1/clock_count2_1 , \u1/n43 , \u1/n44 , \u1/n8348 , 
         \u1/clock_count2_0 , \u1/n45 , \u1/low_cnt3_10 , \u1/low_cnt3_9 , 
         \u1/n467 , \u1/n468 , \u1/n8304 , \u1/low_cnt3_8 , \u1/low_cnt3_7 , 
         \u1/n469 , \u1/n470 , \u1/n8303 , \u1/low_cnt3_6 , \u1/low_cnt3_5 , 
         \u1/n471 , \u1/n472 , \u1/n8302 , \u1/low_cnt3_4 , \u1/low_cnt3_3 , 
         \u1/n473 , \u1/n474 , \u1/n8301 , \u1/low_cnt3_2 , \u1/low_cnt3_1 , 
         \u1/n475 , \u1/n476 , \u1/n8300 , \u1/low_cnt3_0 , \u1/n477 , 
         \u1/high_cnt2_17 , \u1/n340 , \u1/n8299 , \u1/high_cnt4_17 , 
         \u1/n662 , \u1/n8335 , \u1/high_cnt4_16 , \u1/high_cnt4_15 , 
         \u1/n663 , \u1/n664 , \u1/n8334 , \u1/high_cnt4_14 , 
         \u1/high_cnt4_13 , \u1/n665 , \u1/n666 , \u1/n8333 , 
         \u1/high_cnt4_12 , \u1/high_cnt4_11 , \u1/n667 , \u1/n668 , 
         \u1/n8332 , \u1/high_cnt4_10 , \u1/high_cnt4_9 , \u1/n669 , \u1/n670 , 
         \u1/n8331 , \u1/high_cnt4_8 , \u1/high_cnt4_7 , \u1/n671 , \u1/n672 , 
         \u1/n8330 , \u1/high_cnt2_16 , \u1/high_cnt2_15 , \u1/n341 , 
         \u1/n342 , \u1/high_cnt4_6 , \u1/high_cnt4_5 , \u1/n673 , \u1/n674 , 
         \u1/n8329 , \u1/high_cnt4_4 , \u1/high_cnt4_3 , \u1/n675 , \u1/n676 , 
         \u2/n2343 , \u2/n10155 , \u2/n8361 , \u2/n1282 , \u2/n1281 , 
         \u2/n10152 , \u2/n10156 , n4_adj_778, \u2/n8360 , \u2/n1284 , 
         \u2/n1283 , \u2/n10485 , \u2/n10172 , \u2/vhour0_3 , \u2/n196 , 
         n10166, \u2/vhour1_1 , \u2/n10173 , \u2/n8359 , \u2/n1285 , 
         \u2/n10182 , \u2/vhour0_1 , n180, \u2/n2391 , \u2/n10125 , \u2/n8357 , 
         \u2/n1267 , \u2/n1266 , \u2/n10123 , \u2/n10124 , n4, \u2/n8356 , 
         \u2/n1269 , \u2/n1268 , \u2/n10133 , n385, n10126, \u2/n10135 , 
         \u2/n1164 , \u2/n8355 , \u2/n1270 , \u2/n371 , \u2/n10128 , 
         \u2/n10134 , \u2/clk_cnt_16 , \u2/clk_cnt_15 , \u2/n8343 , \u2/n83 , 
         \u2/n82 , \u2/clk_cnt_14 , \u2/clk_cnt_13 , \u2/n8342 , \u2/n85 , 
         \u2/n84 , \u2/clk_cnt_12 , \u2/clk_cnt_11 , \u2/n8341 , \u2/n87 , 
         \u2/n86 , \u2/clk_cnt_10 , \u2/clk_cnt_9 , \u2/n8340 , \u2/n89 , 
         \u2/n88 , \u2/clk_cnt_8 , \u2/clk_cnt_7 , \u2/n8339 , \u2/n91 , 
         \u2/n90 , \u2/clk_cnt_6 , \u2/clk_cnt_5 , \u2/n8338 , \u2/n93 , 
         \u2/n92 , \u2/clk_cnt_4 , \u2/clk_cnt_3 , \u2/n8337 , \u2/n95 , 
         \u2/n94 , \u2/clk_cnt_2 , \u2/clk_cnt_1 , \u2/n8336 , \u2/n97 , 
         \u2/n96 , \u2/clk_cnt_0 , \u2/n98 , n10488, \u4/RCK_N_712 , 
         \u4/n10232 , RCK_c, \u4/turn_flag_1 , \u4/turn_flag_0 , 
         \u4/SCK_N_704 , \u4/SCK_N_703 , \u4/SCK_N_688 , 
         \u4/out_clock_foruse_enable_7 , SCK_c, turn2_flag_4, \u4/n10039 , 
         \u4/n15 , \u4/n10041 , \u4/n10043 , \u4/out_clock_foruse_enable_23 , 
         SER_c, n9383, \u1/n8483 , \u1/button1_N_381 , \u1/clock_c_enable_9 , 
         button1, n9385, \u1/n8487 , \u1/button2_N_386 , 
         \u1/clock_c_enable_11 , button2, n9371, \u1/n8482 , 
         \u1/button3_N_391 , \u1/clock_c_enable_13 , button3, n9381, 
         \u1/n8480 , \u1/button4_N_396 , \u1/clock_c_enable_16 , button4, n267, 
         \u2/n10231 , \u2/n10240 , \u2/flag_0 , \u2/flag_1 , \u2/button1_flag , 
         led0_c_3, \u2/n10146 , \u2/vsecond0_0 , \u2/vsecond0_1 , \u2/n10238 , 
         \u2/n10486 , \u2/led1_N_538 , led1_c_2, \u2/n10255 , \u2/n1182 , 
         \u2/n10158 , \u2/n10212 , \u2/n511 , \u2/led2_N_539 , led2_c_1, 
         \u2/n10151 , n10249, \u2/n595 , \u2/n10225 , \u2/led3_N_540 , 
         led3_c_0, \u2/n4_adj_736 , \u1/n6_adj_739 , \u1/n6_adj_740 , 
         \u1/n9366 , \u1/clock_c_enable_6 , second0_2, second0_1, second0_0, 
         \u3/n5410 , \u3/n7_adj_749 , second0_3, seg_0, seg_1, \u3/n8_adj_751 , 
         seg_2, \u3/n7_adj_752 , seg_3, \u3/n8409 , seg_4, n9706, \u3/n9713 , 
         seg_5, seg_6, second1_2, second1_1, second1_0, \u3/n5417 , 
         \u3/n7_adj_753 , second1_3, seg_8, seg_9, \u3/n8_adj_754 , seg_10, 
         \u3/n7_adj_755 , seg_11, GND_net, \u3/n8392 , seg_12, VCC_net, n9707, 
         \u3/n9712 , seg_13, seg_14, minute0_2, minute0_1, minute0_0, 
         \u3/n5437 , \u3/n7_adj_756 , minute0_3, seg_16, seg_17, 
         \u3/n8_adj_757 , seg_18, \u2/n9472 , \u3/n7_adj_758 , seg_19, 
         \u2/n9495 , n10130, n370, \u3/n8382 , seg_20, \u2/n9408 , n9708, 
         \u3/n9711 , seg_21, seg_22, minute1_2, minute1_1, minute1_0, 
         \u3/n5449 , \u3/n7_adj_759 , minute1_3, seg_24, seg_25, 
         \u3/n8_adj_760 , seg_26, \u1/n6_adj_748 , \u3/n7_adj_761 , seg_27, 
         \u1/n6_adj_747 , \u3/n8376 , seg_28, \u1/n20_adj_746 , n9709, 
         \u3/n9705 , seg_29, seg_30, hour0_2, hour0_1, hour0_0, \u3/n5429 , 
         \u3/n7_adj_762 , hour0_3, seg_32, seg_33, \u3/n8_adj_763 , seg_34, 
         \u1/n6_adj_744 , \u3/n7_adj_764 , seg_35, \u1/n20_adj_743 , 
         \u3/n8383 , seg_36, \u1/n20 , n9710, \u3/n9703 , seg_37, seg_38, 
         hour1_2, hour1_1, hour1_0, \u3/n5445 , \u3/n7 , hour1_3, seg_40, 
         seg_41, \u3/n8 , seg_42, \u3/n7_adj_750 , seg_43, \u1/n5379 , 
         \u3/n8404 , seg_44, \u1/n6 , n9704, \u3/n9702 , seg_45, seg_46, 
         \u4/turn2_flag_2 , \u4/n8237 , turn2_flag_3, turn2_flag_1, 
         \u4/turn2_flag_0 , \u4/n27 , \u4/n8236 , \u4/n3300 , \u4/n10223 , 
         \u4/n26 , \n10488\001/BUF1 , \u4/n6 , \u2/n10239 , \u2/n10193 , 
         \u2/n2429 , \u2/button2_flag , \u2/button2_flag_N_544 , \u2/n2427 , 
         \u2/button3_flag , \u2/button3_flag_N_559 , \n10488\000/BUF1 , 
         \u2/button4_flag , \u4/n9541 , n33, \u2/n237 , \u2/n238 , 
         \u2/out_clock_foruse_enable_26 , \u2/n10192 , \u2/n235 , \u2/n236 , 
         \u2/n233 , \u2/n234 , \u2/n231 , \u2/n232 , \u2/n229 , \u2/n230 , 
         \u2/n227 , \u2/n228 , \u2/n225 , \u2/n226 , \u2/n223 , \u2/n224 , 
         \u2/vsecond1_3 , \u2/n10226 , \u2/n222 , \u2/n290 , \u2/flag_2 , 
         \u2/n10218 , \u2/n277 , \u2/n430 , \u2/n10145 , \u2/n431 , \u2/n494 , 
         \u2/n495 , \u2/n310 , \u2/vhour0_0 , \u2/n275 , \u2/n428 , \u2/n276 , 
         \u2/n429 , \u2/n492 , \u2/n493 , \u2/vhour0_2 , n435, \u2/n273 , 
         \u2/n436 , \u2/n499 , \u2/n500 , \u2/vhour1_0 , \u2/n270 , \u2/n433 , 
         \u2/n271 , n434, \u2/n497 , \u2/n498 , \u2/vhour1_2 , \u2/vhour1_3 , 
         \u2/n10230 , \u2/n510 , \u2/n638 , \u2/n639 , \u2/vminute0_3_N_489_1 , 
         \u2/vminute0_3_N_489_0 , \u2/n308 , \u2/vminute0_0 , \u2/vminute0_1 , 
         \u2/n10187 , \u2/n636 , \u2/n509 , \u2/n637 , \u2/vminute0_3_N_489_3 , 
         \u2/vminute0_3_N_489_2 , \u2/vminute0_2 , \u2/vminute0_3 , \u2/n505 , 
         n643, \u2/n506 , \u2/n9930 , \u2/vminute1_3_N_481_1 , 
         \u2/vminute1_3_N_481_0 , \u2/vminute1_0 , \u2/vminute1_1 , \u2/n503 , 
         \u2/n504 , \u2/n642 , \u2/vminute1_3_N_481_3 , 
         \u2/vminute1_3_N_481_2 , \u2/vminute1_2 , \u2/vminute1_3 , 
         \u2/n10221 , \u2/vsecond0_3_N_445_1 , \u2/n846 , 
         \u2/vsecond0_3_N_445_0 , \u2/n847 , \u2/vsecond0_3_N_424_1 , 
         \u2/vsecond0_3_N_424_0 , \u2/n10198 , \u2/n844 , 
         \u2/vsecond0_3_N_445_2 , \u2/n845 , \u2/vsecond0_3_N_424_3 , 
         \u2/vsecond0_3_N_424_2 , \u2/vsecond0_2 , \u2/vsecond0_3 , 
         \u2/vsecond1_3_N_457_2 , \u2/n850 , \u2/vsecond1_3_N_457_1 , n851, 
         \u2/vsecond1_3_N_420_2 , \u2/vsecond1_3_N_420_1 , \u2/vsecond1_1 , 
         \u2/vsecond1_2 , \u2/n4_adj_737 , \u2/vsecond1_3_N_457_3 , 
         \u2/vsecond1_3_N_420_3 , \u4/n8247 , \u4/n373 , \u4/n10227 , 
         \u4/turn_flag_1_N_618_0 , \u4/out_clock_foruse_enable_28 , \u2/n293 , 
         \u2/vsecond1_3_N_457_0 , \u2/n10095 , \u2/vsecond1_3_N_420_0 , 
         vsecond1_0, \u4/n11 , \u4/n10119 , \u4/n9549 , \u4/n9556 , 
         \u4/n35_adj_775 , \u4/n10121 , \u4/n9562 , \u4/n9566 , 
         \u4/n42_adj_773 , \u4/n10122 , \u4/n9564 , \u4/n9567 , \u4/n19 , 
         \u4/n10120 , \u4/n9551 , \u4/n9557 , \u4/n4 , \u4/n10118 , \u4/n9547 , 
         \u4/n9555 , \u4/n26_adj_776 , \u4/n10117 , \u4/n9553 , \u4/n9558 , 
         \u4/n10259 , \u4/n9881 , \u4/n42 , \u4/n9559 , \u4/n9560 , \u4/n3271 , 
         \u4/n10058 , \u4/n10061 , \u4/n9568 , \u2/n10262 , \u2/n10129 , n4942, 
         \u2/n10143 , \u2/n3069 , \u2/n10484 , \u2/n1163 , n10157, \u2/n803 , 
         \u2/n804 , n805, n10206, n831, n10147, \u2/n596 , n597, n10215, n623, 
         \u2/n10181 , \u2/n10483 , \u2/n10185 , \u2/n5457 , \u2/n1181 , 
         \u2/n10189 , \u2/n10188 , \u2/n5435 , \u2/n10208 , \u2/n10219 , 
         \u2/n10184 , \u2/n296 , \u2/n10209 , \u2/n5461 , \u2/n1193 , 
         \u2/n10211 , \u2/n297 , \u2/n5423 , \u2/n1194 , \u2/n10204 , 
         \u2/n10205 , \u2/n49 , \u2/n48 , \u2/n140 , \u2/n251 , \u2/n10141 , 
         \u2/n354 , \u2/n5453 , \u2/n10174 , \u2/n9429 , \u2/n10177 , 
         \u2/n10154 , \u2/n9430 , \u4/n9561 , \u4/n9377 , \u2/n10217 , n1132, 
         n111, n10233, n9416, \u2/n247 , \u2/n10148 , \u2/n602 , \u2/n598 , 
         \u2/n9929 , \u2/n10132 , \u2/n10210 , \u2/n10241 , \u2/n10202 , 
         \u2/n10197 , \u2/n250 , \u2/n8420 , \u2/n3150 , \u2/n8494 , 
         \u2/n9884 , \u2/n3235 , \u2/n38 , \u2/n9976 , n9533, \u2/n10169 , 
         \u2/n9977 , \u2/n10191 , \u2/n4 , \u2/n1180 , \u2/n10220 , \u2/n368 , 
         n369, \u2/n4_adj_730 , \u2/n295 , \u2/n1192 , \u2/n9449 , \u2/n10136 , 
         \u2/n1165 , \u2/n4_adj_732 , \u2/n46 , n10186, \u2/n10201 , \u2/n258 , 
         \u2/n759 , \u2/n15 , \u2/n3140 , \u2/n10190 , \u2/n2855 , \u2/n793 , 
         \u2/n10139 , \u2/n10482 , \u2/n9 , \u2/n8439 , \u2/n248 , \u2/n10195 , 
         \u2/n10162 , \u2/n810 , \u2/n806 , \u2/n10094 , \u2/n243 , \u2/n9463 , 
         \u2/n36 , \u2/n268 , \u2/n33_adj_735 , n10237, n10236, \u2/n265 , 
         \u2/n3089 , \u2/n6_adj_738 , \u2/n10244 , \u2/n10149 , \u2/n1084 , 
         \u2/n10180 , \u2/n1087 , \u2/n10222 , \u2/n10178 , \u2/n9914 , 
         \u2/n10163 , \u4/n3097 , \u4/n9527 , \u4/n10213 , n10251, n3146, 
         \u4/n10038 , \u4/n513 , \u1/n5517 , n10194, n45, n257, \u2/n10138 , 
         \u1/n5533 , n10160, n10161, \u2/n10168 , n266, \u1/n5388 , 
         \u2/n10131 , n10127, \u1/n5485 , \u1/n8427 , \u1/n5505 , \u1/n5497 , 
         \u1/n5249 , \u1/n10_adj_741 , \u1/n10 , \u1/n19 , \u1/n19_adj_742 , 
         \u1/n8431 , \u1/n19_adj_745 , \u1/n8440 , \u1/n8441 , \u2/n10171 , 
         \u2/n10142 , \u2/n10144 , \u2/n10176 , \u2/n10242 , \u2/n39 , 
         \u2/n10234 , \u2/n2465 , \u2/n10159 , \u2/n9539 , \u2/n262 , 
         \u2/n2707 , \u2/n1129 , \u2/n10228 , \u2/n261 , \u2/n256 , 
         \u2/n10207 , \u2/n9446 , \u2/n10246 , \u2/n253 , \u2/n10167 , 
         \u2/n10170 , \u2/n3088 , \u2/n1133 , \u2/n252 , \u2/n10153 , 
         \u2/n246 , \u2/n291 , \u2/n9448 , \u2/n3086 , \u2/n4_adj_733 , 
         \u2/n10245 , \u2/n9411 , \u2/n9426 , \u2/n10183 , \u2/n3094 , 
         \u2/n10216 , \u2/n3067 , \u2/n10179 , \u2/n6 , \u2/n16 , \u2/n20 , 
         \u2/n18 , \u2/n3080 , \u2/n9501 , \u2/n10165 , \u2/n9470 , \u2/n9523 , 
         \u2/n263 , \u2/n10175 , \u2/n9460 , \u2/n10150 , \u2/n44 , VCCI;

  u4_SLICE_0 \u4/SLICE_0 ( .D0(\u4/change_flag_5 ), .C0(\u4/n10252 ), 
    .B0(\u4/n5188 ), .A0(\u4/n10250 ), .DI0(\u4/n30 ), .LSR(\u4/n1089 ), 
    .CLK(out_clock_foruse), .FCI(\u4/n8354 ), .F0(\u4/n30 ), 
    .Q0(\u4/change_flag_5 ));
  u4_SLICE_1 \u4/SLICE_1 ( .D1(\u4/change_flag_4 ), .C1(\u4/n10229 ), 
    .B1(\u4/change_flag_5 ), .A1(\u4/change_flag_3 ), .D0(\u4/change_flag_3 ), 
    .C0(\u4/n10229 ), .B0(\u4/change_flag_5 ), .A0(\u4/change_flag_4 ), 
    .DI1(\u4/n31 ), .DI0(\u4/n32 ), .LSR(\u4/n1089 ), .CLK(out_clock_foruse), 
    .FCI(\u4/n8353 ), .F0(\u4/n32 ), .Q0(\u4/change_flag_3 ), .F1(\u4/n31 ), 
    .Q1(\u4/change_flag_4 ), .FCO(\u4/n8354 ));
  u4_SLICE_2 \u4/SLICE_2 ( .D1(\u4/change_flag_2 ), .C1(\u4/n10252 ), 
    .B1(\u4/out_clock_foruse_enable_27 ), .A1(\u4/n5188 ), 
    .D0(\u4/change_flag_1 ), .C0(\u4/n10252 ), 
    .B0(\u4/out_clock_foruse_enable_27 ), .A0(\u4/n5188 ), .DI1(\u4/n33 ), 
    .DI0(\u4/n34 ), .LSR(\u4/n1089 ), .CLK(out_clock_foruse), .FCI(\u4/n8352 ), 
    .F0(\u4/n34 ), .Q0(\u4/change_flag_1 ), .F1(\u4/n33 ), 
    .Q1(\u4/change_flag_2 ), .FCO(\u4/n8353 ));
  u4_SLICE_3 \u4/SLICE_3 ( .D1(\u4/change_flag_0 ), .C1(\u4/n10252 ), 
    .B1(\u4/out_clock_foruse_enable_27 ), .A1(\u4/n5188 ), .DI1(\u4/n35 ), 
    .LSR(\u4/n1089 ), .CLK(out_clock_foruse), .F1(\u4/n35 ), 
    .Q1(\u4/change_flag_0 ), .FCO(\u4/n8352 ));
  u4_SLICE_4 \u4/SLICE_4 ( .B0(\u4/n10224 ), .A0(\u4/q_5 ), 
    .DI0(\u4/n30_adj_770 ), .CLK(out_clock_foruse), .FCI(\u4/n8347 ), 
    .F0(\u4/n30_adj_770 ), .Q0(\u4/q_5 ));
  u4_SLICE_5 \u4/SLICE_5 ( .B1(\u4/n10224 ), .A1(\u4/q_4 ), .B0(\u4/n10224 ), 
    .A0(\u4/q_3 ), .DI1(\u4/n31_adj_769 ), .DI0(\u4/n32_adj_768 ), 
    .CLK(out_clock_foruse), .FCI(\u4/n8346 ), .F0(\u4/n32_adj_768 ), 
    .Q0(\u4/q_3 ), .F1(\u4/n31_adj_769 ), .Q1(\u4/q_4 ), .FCO(\u4/n8347 ));
  u4_SLICE_6 \u4/SLICE_6 ( .B1(\u4/n10224 ), .A1(\u4/q_2 ), .B0(\u4/n10224 ), 
    .A0(\u4/q_1 ), .DI1(\u4/n33_adj_767 ), .DI0(\u4/n34_adj_766 ), 
    .CLK(out_clock_foruse), .FCI(\u4/n8345 ), .F0(\u4/n34_adj_766 ), 
    .Q0(\u4/q_1 ), .F1(\u4/n33_adj_767 ), .Q1(\u4/q_2 ), .FCO(\u4/n8346 ));
  u4_SLICE_7 \u4/SLICE_7 ( .D1(\u4/n4906 ), .C1(\u4/q_0 ), .B1(\u4/n10254 ), 
    .A1(\u4/n496 ), .DI1(\u4/n35_adj_765 ), .CLK(out_clock_foruse), 
    .F1(\u4/n35_adj_765 ), .Q1(\u4/q_0 ), .FCO(\u4/n8345 ));
  u1_SLICE_8 \u1/SLICE_8 ( .A1(\u1/high_cnt4_2 ), .A0(\u1/high_cnt4_1 ), 
    .DI1(\u1/n677 ), .DI0(\u1/n678 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8327 ), .F0(\u1/n678 ), .Q0(\u1/high_cnt4_1 ), 
    .F1(\u1/n677 ), .Q1(\u1/high_cnt4_2 ), .FCO(\u1/n8328 ));
  u1_SLICE_9 \u1/SLICE_9 ( .A1(\u1/high_cnt2_14 ), .A0(\u1/high_cnt2_13 ), 
    .DI1(\u1/n343 ), .DI0(\u1/n344 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8297 ), .F0(\u1/n344 ), .Q0(\u1/high_cnt2_13 ), 
    .F1(\u1/n343 ), .Q1(\u1/high_cnt2_14 ), .FCO(\u1/n8298 ));
  u1_SLICE_10 \u1/SLICE_10 ( .A1(\u1/high_cnt1_12 ), .A0(\u1/high_cnt1_11 ), 
    .DI1(\u1/n184 ), .DI0(\u1/n185 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8278 ), .F0(\u1/n185 ), .Q0(\u1/high_cnt1_11 ), 
    .F1(\u1/n184 ), .Q1(\u1/high_cnt1_12 ), .FCO(\u1/n8279 ));
  u1_SLICE_11 \u1/SLICE_11 ( .A1(\u1/low_cnt1_4 ), .A0(\u1/low_cnt1_3 ), 
    .DI1(\u1/n151 ), .DI0(\u1/n152 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8265 ), .F0(\u1/n152 ), 
    .Q0(\u1/low_cnt1_3 ), .F1(\u1/n151 ), .Q1(\u1/low_cnt1_4 ), 
    .FCO(\u1/n8266 ));
  u1_SLICE_12 \u1/SLICE_12 ( .A1(\u1/high_cnt4_0 ), .DI1(\u1/n679 ), 
    .CE(clock_c_enable_132), .LSR(col4_c), .CLK(clock_c), .F1(\u1/n679 ), 
    .Q1(\u1/high_cnt4_0 ), .FCO(\u1/n8327 ));
  u1_SLICE_13 \u1/SLICE_13 ( .A1(\u1/low_cnt1_10 ), .A0(\u1/low_cnt1_9 ), 
    .DI1(\u1/n145 ), .DI0(\u1/n146 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8268 ), .F0(\u1/n146 ), 
    .Q0(\u1/low_cnt1_9 ), .F1(\u1/n145 ), .Q1(\u1/low_cnt1_10 ), 
    .FCO(\u1/n8269 ));
  u1_SLICE_14 \u1/SLICE_14 ( .A1(\u1/low_cnt1_6 ), .A0(\u1/low_cnt1_5 ), 
    .DI1(\u1/n149 ), .DI0(\u1/n150 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8266 ), .F0(\u1/n150 ), 
    .Q0(\u1/low_cnt1_5 ), .F1(\u1/n149 ), .Q1(\u1/low_cnt1_6 ), 
    .FCO(\u1/n8267 ));
  u1_SLICE_15 \u1/SLICE_15 ( .A1(\u1/low_cnt1_16 ), .A0(\u1/low_cnt1_15 ), 
    .DI1(\u1/n139 ), .DI0(\u1/n140 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8271 ), .F0(\u1/n140 ), 
    .Q0(\u1/low_cnt1_15 ), .F1(\u1/n139 ), .Q1(\u1/low_cnt1_16 ), 
    .FCO(\u1/n8272 ));
  u1_SLICE_16 \u1/SLICE_16 ( .A1(\u1/high_cnt1_10 ), .A0(\u1/high_cnt1_9 ), 
    .DI1(\u1/n186 ), .DI0(\u1/n187 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8277 ), .F0(\u1/n187 ), .Q0(\u1/high_cnt1_9 ), 
    .F1(\u1/n186 ), .Q1(\u1/high_cnt1_10 ), .FCO(\u1/n8278 ));
  u1_SLICE_17 \u1/SLICE_17 ( .A1(\u1/high_cnt2_12 ), .A0(\u1/high_cnt2_11 ), 
    .DI1(\u1/n345 ), .DI0(\u1/n346 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8296 ), .F0(\u1/n346 ), .Q0(\u1/high_cnt2_11 ), 
    .F1(\u1/n345 ), .Q1(\u1/high_cnt2_12 ), .FCO(\u1/n8297 ));
  u1_SLICE_18 \u1/SLICE_18 ( .A1(\u1/high_cnt1_8 ), .A0(\u1/high_cnt1_7 ), 
    .DI1(\u1/n188 ), .DI0(\u1/n189 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8276 ), .F0(\u1/n189 ), .Q0(\u1/high_cnt1_7 ), 
    .F1(\u1/n188 ), .Q1(\u1/high_cnt1_8 ), .FCO(\u1/n8277 ));
  u1_SLICE_19 \u1/SLICE_19 ( .A0(\u1/low_cnt4_17 ), .DI0(\u1/n621 ), 
    .CE(\u1/clock_c_enable_68 ), .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8326 ), 
    .F0(\u1/n621 ), .Q0(\u1/low_cnt4_17 ));
  u1_SLICE_20 \u1/SLICE_20 ( .A1(\u1/high_cnt2_10 ), .A0(\u1/high_cnt2_9 ), 
    .DI1(\u1/n347 ), .DI0(\u1/n348 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8295 ), .F0(\u1/n348 ), .Q0(\u1/high_cnt2_9 ), 
    .F1(\u1/n347 ), .Q1(\u1/high_cnt2_10 ), .FCO(\u1/n8296 ));
  u1_SLICE_21 \u1/SLICE_21 ( .A1(\u1/high_cnt1_6 ), .A0(\u1/high_cnt1_5 ), 
    .DI1(\u1/n190 ), .DI0(\u1/n191 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8275 ), .F0(\u1/n191 ), .Q0(\u1/high_cnt1_5 ), 
    .F1(\u1/n190 ), .Q1(\u1/high_cnt1_6 ), .FCO(\u1/n8276 ));
  u1_SLICE_22 \u1/SLICE_22 ( .A1(\u1/high_cnt2_8 ), .A0(\u1/high_cnt2_7 ), 
    .DI1(\u1/n349 ), .DI0(\u1/n350 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8294 ), .F0(\u1/n350 ), .Q0(\u1/high_cnt2_7 ), 
    .F1(\u1/n349 ), .Q1(\u1/high_cnt2_8 ), .FCO(\u1/n8295 ));
  u1_SLICE_23 \u1/SLICE_23 ( .A1(\u1/low_cnt4_16 ), .A0(\u1/low_cnt4_15 ), 
    .DI1(\u1/n622 ), .DI0(\u1/n623 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8325 ), .F0(\u1/n623 ), 
    .Q0(\u1/low_cnt4_15 ), .F1(\u1/n622 ), .Q1(\u1/low_cnt4_16 ), 
    .FCO(\u1/n8326 ));
  u1_SLICE_24 \u1/SLICE_24 ( .A1(\u1/high_cnt2_6 ), .A0(\u1/high_cnt2_5 ), 
    .DI1(\u1/n351 ), .DI0(\u1/n352 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8293 ), .F0(\u1/n352 ), .Q0(\u1/high_cnt2_5 ), 
    .F1(\u1/n351 ), .Q1(\u1/high_cnt2_6 ), .FCO(\u1/n8294 ));
  u1_SLICE_25 \u1/SLICE_25 ( .A1(\u1/low_cnt4_14 ), .A0(\u1/low_cnt4_13 ), 
    .DI1(\u1/n624 ), .DI0(\u1/n625 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8324 ), .F0(\u1/n625 ), 
    .Q0(\u1/low_cnt4_13 ), .F1(\u1/n624 ), .Q1(\u1/low_cnt4_14 ), 
    .FCO(\u1/n8325 ));
  u1_SLICE_26 \u1/SLICE_26 ( .A1(\u1/high_cnt2_4 ), .A0(\u1/high_cnt2_3 ), 
    .DI1(\u1/n353 ), .DI0(\u1/n354 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8292 ), .F0(\u1/n354 ), .Q0(\u1/high_cnt2_3 ), 
    .F1(\u1/n353 ), .Q1(\u1/high_cnt2_4 ), .FCO(\u1/n8293 ));
  u1_SLICE_27 \u1/SLICE_27 ( .A1(\u1/high_cnt2_2 ), .A0(\u1/high_cnt2_1 ), 
    .DI1(\u1/n355 ), .DI0(\u1/n356 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8291 ), .F0(\u1/n356 ), .Q0(\u1/high_cnt2_1 ), 
    .F1(\u1/n355 ), .Q1(\u1/high_cnt2_2 ), .FCO(\u1/n8292 ));
  u1_SLICE_28 \u1/SLICE_28 ( .A1(\u1/low_cnt4_12 ), .A0(\u1/low_cnt4_11 ), 
    .DI1(\u1/n626 ), .DI0(\u1/n627 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8323 ), .F0(\u1/n627 ), 
    .Q0(\u1/low_cnt4_11 ), .F1(\u1/n626 ), .Q1(\u1/low_cnt4_12 ), 
    .FCO(\u1/n8324 ));
  u1_SLICE_29 \u1/SLICE_29 ( .A1(\u1/high_cnt1_4 ), .A0(\u1/high_cnt1_3 ), 
    .DI1(\u1/n192 ), .DI0(\u1/n193 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8274 ), .F0(\u1/n193 ), .Q0(\u1/high_cnt1_3 ), 
    .F1(\u1/n192 ), .Q1(\u1/high_cnt1_4 ), .FCO(\u1/n8275 ));
  u1_SLICE_30 \u1/SLICE_30 ( .A1(\u1/low_cnt1_2 ), .A0(\u1/low_cnt1_1 ), 
    .DI1(\u1/n153 ), .DI0(\u1/n154 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8264 ), .F0(\u1/n154 ), 
    .Q0(\u1/low_cnt1_1 ), .F1(\u1/n153 ), .Q1(\u1/low_cnt1_2 ), 
    .FCO(\u1/n8265 ));
  u1_SLICE_31 \u1/SLICE_31 ( .A1(\u1/low_cnt4_10 ), .A0(\u1/low_cnt4_9 ), 
    .DI1(\u1/n628 ), .DI0(\u1/n629 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8322 ), .F0(\u1/n629 ), 
    .Q0(\u1/low_cnt4_9 ), .F1(\u1/n628 ), .Q1(\u1/low_cnt4_10 ), 
    .FCO(\u1/n8323 ));
  u1_SLICE_32 \u1/SLICE_32 ( .A1(\u1/low_cnt4_8 ), .A0(\u1/low_cnt4_7 ), 
    .DI1(\u1/n630 ), .DI0(\u1/n631 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8321 ), .F0(\u1/n631 ), 
    .Q0(\u1/low_cnt4_7 ), .F1(\u1/n630 ), .Q1(\u1/low_cnt4_8 ), 
    .FCO(\u1/n8322 ));
  u1_SLICE_33 \u1/SLICE_33 ( .A1(\u1/low_cnt4_6 ), .A0(\u1/low_cnt4_5 ), 
    .DI1(\u1/n632 ), .DI0(\u1/n633 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8320 ), .F0(\u1/n633 ), 
    .Q0(\u1/low_cnt4_5 ), .F1(\u1/n632 ), .Q1(\u1/low_cnt4_6 ), 
    .FCO(\u1/n8321 ));
  u1_SLICE_34 \u1/SLICE_34 ( .A1(\u1/low_cnt4_4 ), .A0(\u1/low_cnt4_3 ), 
    .DI1(\u1/n634 ), .DI0(\u1/n635 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8319 ), .F0(\u1/n635 ), 
    .Q0(\u1/low_cnt4_3 ), .F1(\u1/n634 ), .Q1(\u1/low_cnt4_4 ), 
    .FCO(\u1/n8320 ));
  u1_SLICE_35 \u1/SLICE_35 ( .A1(\u1/low_cnt4_2 ), .A0(\u1/low_cnt4_1 ), 
    .DI1(\u1/n636 ), .DI0(\u1/n637 ), .CE(\u1/clock_c_enable_68 ), 
    .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8318 ), .F0(\u1/n637 ), 
    .Q0(\u1/low_cnt4_1 ), .F1(\u1/n636 ), .Q1(\u1/low_cnt4_2 ), 
    .FCO(\u1/n8319 ));
  u1_SLICE_36 \u1/SLICE_36 ( .A1(\u1/low_cnt4_0 ), .DI1(\u1/n638 ), 
    .CE(\u1/clock_c_enable_68 ), .LSR(col4_c), .CLK(clock_c), .F1(\u1/n638 ), 
    .Q1(\u1/low_cnt4_0 ), .FCO(\u1/n8318 ));
  u1_SLICE_37 \u1/SLICE_37 ( .A1(\u1/high_cnt2_0 ), .DI1(\u1/n357 ), 
    .CE(clock_c_enable_114), .LSR(col2_c), .CLK(clock_c), .F1(\u1/n357 ), 
    .Q1(\u1/high_cnt2_0 ), .FCO(\u1/n8291 ));
  u1_SLICE_38 \u1/SLICE_38 ( .A0(\u1/low_cnt2_17 ), .DI0(\u1/n299 ), 
    .CE(\u1/clock_c_enable_149 ), .LSR(col2_c), .CLK(clock_c), 
    .FCI(\u1/n8290 ), .F0(\u1/n299 ), .Q0(\u1/low_cnt2_17 ));
  u1_SLICE_39 \u1/SLICE_39 ( .A0(\u1/high_cnt3_17 ), .DI0(\u1/n501 ), 
    .CE(clock_c_enable_47), .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8317 ), 
    .F0(\u1/n501 ), .Q0(\u1/high_cnt3_17 ));
  u1_SLICE_40 \u1/SLICE_40 ( .A1(\u1/low_cnt2_16 ), .A0(\u1/low_cnt2_15 ), 
    .DI1(\u1/n300 ), .DI0(\u1/n301 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8289 ), .F0(\u1/n301 ), 
    .Q0(\u1/low_cnt2_15 ), .F1(\u1/n300 ), .Q1(\u1/low_cnt2_16 ), 
    .FCO(\u1/n8290 ));
  u1_SLICE_41 \u1/SLICE_41 ( .A1(\u1/low_cnt2_14 ), .A0(\u1/low_cnt2_13 ), 
    .DI1(\u1/n302 ), .DI0(\u1/n303 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8288 ), .F0(\u1/n303 ), 
    .Q0(\u1/low_cnt2_13 ), .F1(\u1/n302 ), .Q1(\u1/low_cnt2_14 ), 
    .FCO(\u1/n8289 ));
  u1_SLICE_42 \u1/SLICE_42 ( .A1(\u1/high_cnt3_16 ), .A0(\u1/high_cnt3_15 ), 
    .DI1(\u1/n502 ), .DI0(\u1/n503 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8316 ), .F0(\u1/n503 ), .Q0(\u1/high_cnt3_15 ), 
    .F1(\u1/n502 ), .Q1(\u1/high_cnt3_16 ), .FCO(\u1/n8317 ));
  u1_SLICE_43 \u1/SLICE_43 ( .A1(\u1/low_cnt2_12 ), .A0(\u1/low_cnt2_11 ), 
    .DI1(\u1/n304 ), .DI0(\u1/n305 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8287 ), .F0(\u1/n305 ), 
    .Q0(\u1/low_cnt2_11 ), .F1(\u1/n304 ), .Q1(\u1/low_cnt2_12 ), 
    .FCO(\u1/n8288 ));
  u1_SLICE_44 \u1/SLICE_44 ( .A1(\u1/low_cnt1_12 ), .A0(\u1/low_cnt1_11 ), 
    .DI1(\u1/n143 ), .DI0(\u1/n144 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8269 ), .F0(\u1/n144 ), 
    .Q0(\u1/low_cnt1_11 ), .F1(\u1/n143 ), .Q1(\u1/low_cnt1_12 ), 
    .FCO(\u1/n8270 ));
  u1_SLICE_45 \u1/SLICE_45 ( .A1(\u1/high_cnt1_2 ), .A0(\u1/high_cnt1_1 ), 
    .DI1(\u1/n194 ), .DI0(\u1/n195 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8273 ), .F0(\u1/n195 ), .Q0(\u1/high_cnt1_1 ), 
    .F1(\u1/n194 ), .Q1(\u1/high_cnt1_2 ), .FCO(\u1/n8274 ));
  u1_SLICE_46 \u1/SLICE_46 ( .A1(\u1/high_cnt3_14 ), .A0(\u1/high_cnt3_13 ), 
    .DI1(\u1/n504 ), .DI0(\u1/n505 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8315 ), .F0(\u1/n505 ), .Q0(\u1/high_cnt3_13 ), 
    .F1(\u1/n504 ), .Q1(\u1/high_cnt3_14 ), .FCO(\u1/n8316 ));
  u1_SLICE_47 \u1/SLICE_47 ( .A1(\u1/high_cnt1_0 ), .DI1(\u1/n196 ), 
    .CE(clock_c_enable_97), .LSR(col1_c), .CLK(clock_c), .F1(\u1/n196 ), 
    .Q1(\u1/high_cnt1_0 ), .FCO(\u1/n8273 ));
  u1_SLICE_48 \u1/SLICE_48 ( .A1(\u1/high_cnt3_12 ), .A0(\u1/high_cnt3_11 ), 
    .DI1(\u1/n506 ), .DI0(\u1/n507 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8314 ), .F0(\u1/n507 ), .Q0(\u1/high_cnt3_11 ), 
    .F1(\u1/n506 ), .Q1(\u1/high_cnt3_12 ), .FCO(\u1/n8315 ));
  u1_SLICE_49 \u1/SLICE_49 ( .A1(\u1/low_cnt2_10 ), .A0(\u1/low_cnt2_9 ), 
    .DI1(\u1/n306 ), .DI0(\u1/n307 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8286 ), .F0(\u1/n307 ), 
    .Q0(\u1/low_cnt2_9 ), .F1(\u1/n306 ), .Q1(\u1/low_cnt2_10 ), 
    .FCO(\u1/n8287 ));
  u1_SLICE_50 \u1/SLICE_50 ( .A0(\u1/low_cnt1_17 ), .DI0(\u1/n138 ), 
    .CE(\u1/clock_c_enable_131 ), .LSR(col1_c), .CLK(clock_c), 
    .FCI(\u1/n8272 ), .F0(\u1/n138 ), .Q0(\u1/low_cnt1_17 ));
  u1_SLICE_51 \u1/SLICE_51 ( .A1(\u1/low_cnt2_8 ), .A0(\u1/low_cnt2_7 ), 
    .DI1(\u1/n308 ), .DI0(\u1/n309 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8285 ), .F0(\u1/n309 ), 
    .Q0(\u1/low_cnt2_7 ), .F1(\u1/n308 ), .Q1(\u1/low_cnt2_8 ), 
    .FCO(\u1/n8286 ));
  u1_SLICE_52 \u1/SLICE_52 ( .A1(\u1/high_cnt3_10 ), .A0(\u1/high_cnt3_9 ), 
    .DI1(\u1/n508 ), .DI0(\u1/n509 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8313 ), .F0(\u1/n509 ), .Q0(\u1/high_cnt3_9 ), 
    .F1(\u1/n508 ), .Q1(\u1/high_cnt3_10 ), .FCO(\u1/n8314 ));
  u1_SLICE_53 \u1/SLICE_53 ( .A1(\u1/low_cnt2_6 ), .A0(\u1/low_cnt2_5 ), 
    .DI1(\u1/n310 ), .DI0(\u1/n311 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8284 ), .F0(\u1/n311 ), 
    .Q0(\u1/low_cnt2_5 ), .F1(\u1/n310 ), .Q1(\u1/low_cnt2_6 ), 
    .FCO(\u1/n8285 ));
  u1_SLICE_54 \u1/SLICE_54 ( .A1(\u1/high_cnt3_8 ), .A0(\u1/high_cnt3_7 ), 
    .DI1(\u1/n510 ), .DI0(\u1/n511 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8312 ), .F0(\u1/n511 ), .Q0(\u1/high_cnt3_7 ), 
    .F1(\u1/n510 ), .Q1(\u1/high_cnt3_8 ), .FCO(\u1/n8313 ));
  u1_SLICE_55 \u1/SLICE_55 ( .A1(\u1/low_cnt1_8 ), .A0(\u1/low_cnt1_7 ), 
    .DI1(\u1/n147 ), .DI0(\u1/n148 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8267 ), .F0(\u1/n148 ), 
    .Q0(\u1/low_cnt1_7 ), .F1(\u1/n147 ), .Q1(\u1/low_cnt1_8 ), 
    .FCO(\u1/n8268 ));
  u1_SLICE_56 \u1/SLICE_56 ( .A1(\u1/low_cnt2_4 ), .A0(\u1/low_cnt2_3 ), 
    .DI1(\u1/n312 ), .DI0(\u1/n313 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8283 ), .F0(\u1/n313 ), 
    .Q0(\u1/low_cnt2_3 ), .F1(\u1/n312 ), .Q1(\u1/low_cnt2_4 ), 
    .FCO(\u1/n8284 ));
  u1_SLICE_57 \u1/SLICE_57 ( .A1(\u1/low_cnt1_14 ), .A0(\u1/low_cnt1_13 ), 
    .DI1(\u1/n141 ), .DI0(\u1/n142 ), .CE(\u1/clock_c_enable_131 ), 
    .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8270 ), .F0(\u1/n142 ), 
    .Q0(\u1/low_cnt1_13 ), .F1(\u1/n141 ), .Q1(\u1/low_cnt1_14 ), 
    .FCO(\u1/n8271 ));
  u1_SLICE_58 \u1/SLICE_58 ( .A1(\u1/low_cnt2_2 ), .A0(\u1/low_cnt2_1 ), 
    .DI1(\u1/n314 ), .DI0(\u1/n315 ), .CE(\u1/clock_c_enable_149 ), 
    .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8282 ), .F0(\u1/n315 ), 
    .Q0(\u1/low_cnt2_1 ), .F1(\u1/n314 ), .Q1(\u1/low_cnt2_2 ), 
    .FCO(\u1/n8283 ));
  u1_SLICE_59 \u1/SLICE_59 ( .A1(\u1/high_cnt3_6 ), .A0(\u1/high_cnt3_5 ), 
    .DI1(\u1/n512 ), .DI0(\u1/n513 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8311 ), .F0(\u1/n513 ), .Q0(\u1/high_cnt3_5 ), 
    .F1(\u1/n512 ), .Q1(\u1/high_cnt3_6 ), .FCO(\u1/n8312 ));
  u1_SLICE_60 \u1/SLICE_60 ( .A1(\u1/low_cnt2_0 ), .DI1(\u1/n316 ), 
    .CE(\u1/clock_c_enable_149 ), .LSR(col2_c), .CLK(clock_c), .F1(\u1/n316 ), 
    .Q1(\u1/low_cnt2_0 ), .FCO(\u1/n8282 ));
  u1_SLICE_61 \u1/SLICE_61 ( .A1(\u1/low_cnt1_0 ), .DI1(\u1/n155 ), 
    .CE(\u1/clock_c_enable_131 ), .LSR(col1_c), .CLK(clock_c), .F1(\u1/n155 ), 
    .Q1(\u1/low_cnt1_0 ), .FCO(\u1/n8264 ));
  u1_SLICE_62 \u1/SLICE_62 ( .A0(\u1/high_cnt1_17 ), .DI0(\u1/n179 ), 
    .CE(clock_c_enable_97), .LSR(col1_c), .CLK(clock_c), .FCI(\u1/n8281 ), 
    .F0(\u1/n179 ), .Q0(\u1/high_cnt1_17 ));
  u1_SLICE_63 \u1/SLICE_63 ( .A1(\u1/high_cnt3_4 ), .A0(\u1/high_cnt3_3 ), 
    .DI1(\u1/n514 ), .DI0(\u1/n515 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8310 ), .F0(\u1/n515 ), .Q0(\u1/high_cnt3_3 ), 
    .F1(\u1/n514 ), .Q1(\u1/high_cnt3_4 ), .FCO(\u1/n8311 ));
  u1_SLICE_64 \u1/SLICE_64 ( .A1(\u1/high_cnt1_16 ), .A0(\u1/high_cnt1_15 ), 
    .DI1(\u1/n180 ), .DI0(\u1/n181 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8280 ), .F0(\u1/n181 ), .Q0(\u1/high_cnt1_15 ), 
    .F1(\u1/n180 ), .Q1(\u1/high_cnt1_16 ), .FCO(\u1/n8281 ));
  u1_SLICE_65 \u1/SLICE_65 ( .A1(\u1/high_cnt3_2 ), .A0(\u1/high_cnt3_1 ), 
    .DI1(\u1/n516 ), .DI0(\u1/n517 ), .CE(clock_c_enable_47), .LSR(col3_c), 
    .CLK(clock_c), .FCI(\u1/n8309 ), .F0(\u1/n517 ), .Q0(\u1/high_cnt3_1 ), 
    .F1(\u1/n516 ), .Q1(\u1/high_cnt3_2 ), .FCO(\u1/n8310 ));
  u1_SLICE_66 \u1/SLICE_66 ( .A1(\u1/high_cnt3_0 ), .DI1(\u1/n518 ), 
    .CE(clock_c_enable_47), .LSR(col3_c), .CLK(clock_c), .F1(\u1/n518 ), 
    .Q1(\u1/high_cnt3_0 ), .FCO(\u1/n8309 ));
  u1_SLICE_67 \u1/SLICE_67 ( .A0(\u1/clock_count2_7 ), .DI0(\u1/n38 ), 
    .LSR(\u1/out_clock_foruse_N_375 ), .CLK(clock_c), .FCI(\u1/n8351 ), 
    .F0(\u1/n38 ), .Q0(\u1/clock_count2_7 ));
  u1_SLICE_68 \u1/SLICE_68 ( .A1(\u1/high_cnt1_14 ), .A0(\u1/high_cnt1_13 ), 
    .DI1(\u1/n182 ), .DI0(\u1/n183 ), .CE(clock_c_enable_97), .LSR(col1_c), 
    .CLK(clock_c), .FCI(\u1/n8279 ), .F0(\u1/n183 ), .Q0(\u1/high_cnt1_13 ), 
    .F1(\u1/n182 ), .Q1(\u1/high_cnt1_14 ), .FCO(\u1/n8280 ));
  u1_SLICE_69 \u1/SLICE_69 ( .A0(\u1/low_cnt3_17 ), .DI0(\u1/n460 ), 
    .CE(\u1/clock_c_enable_80 ), .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8308 ), 
    .F0(\u1/n460 ), .Q0(\u1/low_cnt3_17 ));
  u1_SLICE_70 \u1/SLICE_70 ( .A1(\u1/low_cnt3_16 ), .A0(\u1/low_cnt3_15 ), 
    .DI1(\u1/n461 ), .DI0(\u1/n462 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8307 ), .F0(\u1/n462 ), 
    .Q0(\u1/low_cnt3_15 ), .F1(\u1/n461 ), .Q1(\u1/low_cnt3_16 ), 
    .FCO(\u1/n8308 ));
  u1_SLICE_71 \u1/SLICE_71 ( .A1(\u1/clock_count2_6 ), 
    .A0(\u1/clock_count2_5 ), .DI1(\u1/n39 ), .DI0(\u1/n40 ), 
    .LSR(\u1/out_clock_foruse_N_375 ), .CLK(clock_c), .FCI(\u1/n8350 ), 
    .F0(\u1/n40 ), .Q0(\u1/clock_count2_5 ), .F1(\u1/n39 ), 
    .Q1(\u1/clock_count2_6 ), .FCO(\u1/n8351 ));
  u1_SLICE_72 \u1/SLICE_72 ( .A1(\u1/low_cnt3_14 ), .A0(\u1/low_cnt3_13 ), 
    .DI1(\u1/n463 ), .DI0(\u1/n464 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8306 ), .F0(\u1/n464 ), 
    .Q0(\u1/low_cnt3_13 ), .F1(\u1/n463 ), .Q1(\u1/low_cnt3_14 ), 
    .FCO(\u1/n8307 ));
  u1_SLICE_73 \u1/SLICE_73 ( .A1(\u1/low_cnt3_12 ), .A0(\u1/low_cnt3_11 ), 
    .DI1(\u1/n465 ), .DI0(\u1/n466 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8305 ), .F0(\u1/n466 ), 
    .Q0(\u1/low_cnt3_11 ), .F1(\u1/n465 ), .Q1(\u1/low_cnt3_12 ), 
    .FCO(\u1/n8306 ));
  u1_SLICE_74 \u1/SLICE_74 ( .A1(\u1/clock_count2_4 ), 
    .A0(\u1/clock_count2_3 ), .DI1(\u1/n41 ), .DI0(\u1/n42 ), 
    .LSR(\u1/out_clock_foruse_N_375 ), .CLK(clock_c), .FCI(\u1/n8349 ), 
    .F0(\u1/n42 ), .Q0(\u1/clock_count2_3 ), .F1(\u1/n41 ), 
    .Q1(\u1/clock_count2_4 ), .FCO(\u1/n8350 ));
  u1_SLICE_75 \u1/SLICE_75 ( .A1(\u1/clock_count2_2 ), 
    .A0(\u1/clock_count2_1 ), .DI1(\u1/n43 ), .DI0(\u1/n44 ), 
    .LSR(\u1/out_clock_foruse_N_375 ), .CLK(clock_c), .FCI(\u1/n8348 ), 
    .F0(\u1/n44 ), .Q0(\u1/clock_count2_1 ), .F1(\u1/n43 ), 
    .Q1(\u1/clock_count2_2 ), .FCO(\u1/n8349 ));
  u1_SLICE_76 \u1/SLICE_76 ( .A1(\u1/clock_count2_0 ), .DI1(\u1/n45 ), 
    .LSR(\u1/out_clock_foruse_N_375 ), .CLK(clock_c), .F1(\u1/n45 ), 
    .Q1(\u1/clock_count2_0 ), .FCO(\u1/n8348 ));
  u1_SLICE_77 \u1/SLICE_77 ( .A1(\u1/low_cnt3_10 ), .A0(\u1/low_cnt3_9 ), 
    .DI1(\u1/n467 ), .DI0(\u1/n468 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8304 ), .F0(\u1/n468 ), 
    .Q0(\u1/low_cnt3_9 ), .F1(\u1/n467 ), .Q1(\u1/low_cnt3_10 ), 
    .FCO(\u1/n8305 ));
  u1_SLICE_78 \u1/SLICE_78 ( .A1(\u1/low_cnt3_8 ), .A0(\u1/low_cnt3_7 ), 
    .DI1(\u1/n469 ), .DI0(\u1/n470 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8303 ), .F0(\u1/n470 ), 
    .Q0(\u1/low_cnt3_7 ), .F1(\u1/n469 ), .Q1(\u1/low_cnt3_8 ), 
    .FCO(\u1/n8304 ));
  u1_SLICE_79 \u1/SLICE_79 ( .A1(\u1/low_cnt3_6 ), .A0(\u1/low_cnt3_5 ), 
    .DI1(\u1/n471 ), .DI0(\u1/n472 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8302 ), .F0(\u1/n472 ), 
    .Q0(\u1/low_cnt3_5 ), .F1(\u1/n471 ), .Q1(\u1/low_cnt3_6 ), 
    .FCO(\u1/n8303 ));
  u1_SLICE_80 \u1/SLICE_80 ( .A1(\u1/low_cnt3_4 ), .A0(\u1/low_cnt3_3 ), 
    .DI1(\u1/n473 ), .DI0(\u1/n474 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8301 ), .F0(\u1/n474 ), 
    .Q0(\u1/low_cnt3_3 ), .F1(\u1/n473 ), .Q1(\u1/low_cnt3_4 ), 
    .FCO(\u1/n8302 ));
  u1_SLICE_81 \u1/SLICE_81 ( .A1(\u1/low_cnt3_2 ), .A0(\u1/low_cnt3_1 ), 
    .DI1(\u1/n475 ), .DI0(\u1/n476 ), .CE(\u1/clock_c_enable_80 ), 
    .LSR(col3_c), .CLK(clock_c), .FCI(\u1/n8300 ), .F0(\u1/n476 ), 
    .Q0(\u1/low_cnt3_1 ), .F1(\u1/n475 ), .Q1(\u1/low_cnt3_2 ), 
    .FCO(\u1/n8301 ));
  u1_SLICE_82 \u1/SLICE_82 ( .A1(\u1/low_cnt3_0 ), .DI1(\u1/n477 ), 
    .CE(\u1/clock_c_enable_80 ), .LSR(col3_c), .CLK(clock_c), .F1(\u1/n477 ), 
    .Q1(\u1/low_cnt3_0 ), .FCO(\u1/n8300 ));
  u1_SLICE_83 \u1/SLICE_83 ( .A0(\u1/high_cnt2_17 ), .DI0(\u1/n340 ), 
    .CE(clock_c_enable_114), .LSR(col2_c), .CLK(clock_c), .FCI(\u1/n8299 ), 
    .F0(\u1/n340 ), .Q0(\u1/high_cnt2_17 ));
  u1_SLICE_84 \u1/SLICE_84 ( .A0(\u1/high_cnt4_17 ), .DI0(\u1/n662 ), 
    .CE(clock_c_enable_132), .LSR(col4_c), .CLK(clock_c), .FCI(\u1/n8335 ), 
    .F0(\u1/n662 ), .Q0(\u1/high_cnt4_17 ));
  u1_SLICE_85 \u1/SLICE_85 ( .A1(\u1/high_cnt4_16 ), .A0(\u1/high_cnt4_15 ), 
    .DI1(\u1/n663 ), .DI0(\u1/n664 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8334 ), .F0(\u1/n664 ), .Q0(\u1/high_cnt4_15 ), 
    .F1(\u1/n663 ), .Q1(\u1/high_cnt4_16 ), .FCO(\u1/n8335 ));
  u1_SLICE_86 \u1/SLICE_86 ( .A1(\u1/high_cnt4_14 ), .A0(\u1/high_cnt4_13 ), 
    .DI1(\u1/n665 ), .DI0(\u1/n666 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8333 ), .F0(\u1/n666 ), .Q0(\u1/high_cnt4_13 ), 
    .F1(\u1/n665 ), .Q1(\u1/high_cnt4_14 ), .FCO(\u1/n8334 ));
  u1_SLICE_87 \u1/SLICE_87 ( .A1(\u1/high_cnt4_12 ), .A0(\u1/high_cnt4_11 ), 
    .DI1(\u1/n667 ), .DI0(\u1/n668 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8332 ), .F0(\u1/n668 ), .Q0(\u1/high_cnt4_11 ), 
    .F1(\u1/n667 ), .Q1(\u1/high_cnt4_12 ), .FCO(\u1/n8333 ));
  u1_SLICE_88 \u1/SLICE_88 ( .A1(\u1/high_cnt4_10 ), .A0(\u1/high_cnt4_9 ), 
    .DI1(\u1/n669 ), .DI0(\u1/n670 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8331 ), .F0(\u1/n670 ), .Q0(\u1/high_cnt4_9 ), 
    .F1(\u1/n669 ), .Q1(\u1/high_cnt4_10 ), .FCO(\u1/n8332 ));
  u1_SLICE_89 \u1/SLICE_89 ( .A1(\u1/high_cnt4_8 ), .A0(\u1/high_cnt4_7 ), 
    .DI1(\u1/n671 ), .DI0(\u1/n672 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8330 ), .F0(\u1/n672 ), .Q0(\u1/high_cnt4_7 ), 
    .F1(\u1/n671 ), .Q1(\u1/high_cnt4_8 ), .FCO(\u1/n8331 ));
  u1_SLICE_90 \u1/SLICE_90 ( .A1(\u1/high_cnt2_16 ), .A0(\u1/high_cnt2_15 ), 
    .DI1(\u1/n341 ), .DI0(\u1/n342 ), .CE(clock_c_enable_114), .LSR(col2_c), 
    .CLK(clock_c), .FCI(\u1/n8298 ), .F0(\u1/n342 ), .Q0(\u1/high_cnt2_15 ), 
    .F1(\u1/n341 ), .Q1(\u1/high_cnt2_16 ), .FCO(\u1/n8299 ));
  u1_SLICE_91 \u1/SLICE_91 ( .A1(\u1/high_cnt4_6 ), .A0(\u1/high_cnt4_5 ), 
    .DI1(\u1/n673 ), .DI0(\u1/n674 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8329 ), .F0(\u1/n674 ), .Q0(\u1/high_cnt4_5 ), 
    .F1(\u1/n673 ), .Q1(\u1/high_cnt4_6 ), .FCO(\u1/n8330 ));
  u1_SLICE_92 \u1/SLICE_92 ( .A1(\u1/high_cnt4_4 ), .A0(\u1/high_cnt4_3 ), 
    .DI1(\u1/n675 ), .DI0(\u1/n676 ), .CE(clock_c_enable_132), .LSR(col4_c), 
    .CLK(clock_c), .FCI(\u1/n8328 ), .F0(\u1/n676 ), .Q0(\u1/high_cnt4_3 ), 
    .F1(\u1/n675 ), .Q1(\u1/high_cnt4_4 ), .FCO(\u1/n8329 ));
  u2_SLICE_93 \u2/SLICE_93 ( .B1(\u2/n2343 ), .A1(\u2/n10155 ), 
    .B0(\u2/n2343 ), .A0(\u2/n10155 ), .FCI(\u2/n8361 ), .F0(\u2/n1282 ), 
    .F1(\u2/n1281 ));
  u2_SLICE_94 \u2/SLICE_94 ( .B1(\u2/n10152 ), .A1(\u2/n10156 ), 
    .B0(n4_adj_778), .A0(\u2/n10155 ), .FCI(\u2/n8360 ), .F0(\u2/n1284 ), 
    .F1(\u2/n1283 ), .FCO(\u2/n8361 ));
  u2_SLICE_95 \u2/SLICE_95 ( .D1(\u2/n10485 ), .C1(\u2/n10172 ), 
    .B1(\u2/vhour0_3 ), .A1(\u2/n196 ), .D0(\u2/n10485 ), .C0(n10166), 
    .B0(\u2/vhour1_1 ), .A0(\u2/n10173 ), .FCI(\u2/n8359 ), .F1(\u2/n1285 ), 
    .FCO(\u2/n8360 ));
  u2_SLICE_96 \u2/SLICE_96 ( .D1(\u2/n10485 ), .C1(\u2/n10182 ), 
    .B1(\u2/vhour0_1 ), .A1(n180), .FCO(\u2/n8359 ));
  u2_SLICE_97 \u2/SLICE_97 ( .B1(\u2/n2391 ), .A1(\u2/n10125 ), 
    .B0(\u2/n2391 ), .A0(\u2/n10125 ), .FCI(\u2/n8357 ), .F0(\u2/n1267 ), 
    .F1(\u2/n1266 ));
  u2_SLICE_98 \u2/SLICE_98 ( .B1(\u2/n10123 ), .A1(\u2/n10124 ), .B0(n4), 
    .A0(\u2/n10125 ), .FCI(\u2/n8356 ), .F0(\u2/n1269 ), .F1(\u2/n1268 ), 
    .FCO(\u2/n8357 ));
  u2_SLICE_99 \u2/SLICE_99 ( .C1(\u2/n10133 ), .B1(\u2/n10124 ), .A1(n385), 
    .C0(n10126), .B0(\u2/n10135 ), .A0(\u2/n1164 ), .FCI(\u2/n8355 ), 
    .F1(\u2/n1270 ), .FCO(\u2/n8356 ));
  u2_SLICE_100 \u2/SLICE_100 ( .D1(\u2/n371 ), .C1(\u2/n10128 ), 
    .B1(\u2/n10133 ), .A1(\u2/n10134 ), .FCO(\u2/n8355 ));
  u2_SLICE_101 \u2/SLICE_101 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_16 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_15 ), .FCI(\u2/n8343 ), .F0(\u2/n83 ), 
    .F1(\u2/n82 ));
  u2_SLICE_102 \u2/SLICE_102 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_14 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_13 ), .FCI(\u2/n8342 ), .F0(\u2/n85 ), 
    .F1(\u2/n84 ), .FCO(\u2/n8343 ));
  u2_SLICE_103 \u2/SLICE_103 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_12 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_11 ), .FCI(\u2/n8341 ), .F0(\u2/n87 ), 
    .F1(\u2/n86 ), .FCO(\u2/n8342 ));
  u2_SLICE_104 \u2/SLICE_104 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_10 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_9 ), .FCI(\u2/n8340 ), .F0(\u2/n89 ), 
    .F1(\u2/n88 ), .FCO(\u2/n8341 ));
  u2_SLICE_105 \u2/SLICE_105 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_8 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_7 ), .FCI(\u2/n8339 ), .F0(\u2/n91 ), 
    .F1(\u2/n90 ), .FCO(\u2/n8340 ));
  u2_SLICE_106 \u2/SLICE_106 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_6 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_5 ), .FCI(\u2/n8338 ), .F0(\u2/n93 ), 
    .F1(\u2/n92 ), .FCO(\u2/n8339 ));
  u2_SLICE_107 \u2/SLICE_107 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_4 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_3 ), .FCI(\u2/n8337 ), .F0(\u2/n95 ), 
    .F1(\u2/n94 ), .FCO(\u2/n8338 ));
  u2_SLICE_108 \u2/SLICE_108 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_2 ), 
    .B0(\u2/n10485 ), .A0(\u2/clk_cnt_1 ), .FCI(\u2/n8336 ), .F0(\u2/n97 ), 
    .F1(\u2/n96 ), .FCO(\u2/n8337 ));
  u2_SLICE_109 \u2/SLICE_109 ( .B1(\u2/n10485 ), .A1(\u2/clk_cnt_0 ), 
    .F1(\u2/n98 ), .FCO(\u2/n8336 ));
  SLICE_110 SLICE_110( .DI0(n10488), .CE(\u4/RCK_N_712 ), .LSR(\u4/n10232 ), 
    .CLK(out_clock_foruse), .F0(n10488), .Q0(RCK_c));
  u4_SLICE_111 \u4/SLICE_111 ( .B1(\u4/turn_flag_1 ), .A1(\u4/turn_flag_0 ), 
    .D0(\u4/n10229 ), .C0(\u4/out_clock_foruse_enable_27 ), 
    .B0(\u4/SCK_N_704 ), .A0(\u4/SCK_N_703 ), .DI0(\u4/SCK_N_688 ), 
    .CE(\u4/out_clock_foruse_enable_7 ), .CLK(out_clock_foruse), 
    .F0(\u4/SCK_N_688 ), .Q0(SCK_c), .F1(\u4/SCK_N_704 ));
  u4_SLICE_112 \u4/SLICE_112 ( .C1(turn2_flag_4), .B1(\u4/n10039 ), 
    .A1(\u4/n15 ), .C0(\u4/n10041 ), .B0(\u4/turn_flag_1 ), 
    .A0(\u4/turn_flag_0 ), .DI0(\u4/n10043 ), 
    .M0(\u4/out_clock_foruse_enable_27 ), .CE(\u4/out_clock_foruse_enable_23 ), 
    .CLK(out_clock_foruse), .OFX0(\u4/n10043 ), .Q0(SER_c));
  u1_SLICE_113 \u1/SLICE_113 ( .C1(col1_c), .B1(n9383), .A1(\u1/n8483 ), 
    .A0(col1_c), .DI0(\u1/button1_N_381 ), .CE(\u1/clock_c_enable_9 ), 
    .CLK(clock_c), .F0(\u1/button1_N_381 ), .Q0(button1), 
    .F1(\u1/clock_c_enable_9 ));
  u1_SLICE_114 \u1/SLICE_114 ( .C1(col2_c), .B1(n9385), .A1(\u1/n8487 ), 
    .A0(col2_c), .DI0(\u1/button2_N_386 ), .CE(\u1/clock_c_enable_11 ), 
    .CLK(clock_c), .F0(\u1/button2_N_386 ), .Q0(button2), 
    .F1(\u1/clock_c_enable_11 ));
  u1_SLICE_115 \u1/SLICE_115 ( .C1(col3_c), .B1(n9371), .A1(\u1/n8482 ), 
    .A0(col3_c), .DI0(\u1/button3_N_391 ), .CE(\u1/clock_c_enable_13 ), 
    .CLK(clock_c), .F0(\u1/button3_N_391 ), .Q0(button3), 
    .F1(\u1/clock_c_enable_13 ));
  u1_SLICE_116 \u1/SLICE_116 ( .C1(col4_c), .B1(n9381), .A1(\u1/n8480 ), 
    .A0(col4_c), .DI0(\u1/button4_N_396 ), .CE(\u1/clock_c_enable_16 ), 
    .CLK(clock_c), .F0(\u1/button4_N_396 ), .Q0(button4), 
    .F1(\u1/clock_c_enable_16 ));
  u2_SLICE_121 \u2/SLICE_121 ( .D1(n267), .C1(\u2/vhour1_1 ), .B1(\u2/n10231 ), 
    .A1(\u2/n10240 ), .D0(\u2/flag_0 ), .C0(\u2/flag_1 ), 
    .B0(\u2/button1_flag ), .A0(button1), .DI0(\u2/n10231 ), .LSR(\u2/n10240 ), 
    .CLK(out_clock_foruse), .F0(\u2/n10231 ), .Q0(led0_c_3), .F1(\u2/n10146 ));
  u2_SLICE_122 \u2/SLICE_122 ( .B1(\u2/vsecond0_0 ), .A1(\u2/vsecond0_1 ), 
    .D0(\u2/n10238 ), .C0(\u2/n10240 ), .B0(\u2/n10486 ), .A0(\u2/flag_0 ), 
    .DI0(\u2/led1_N_538 ), .CLK(out_clock_foruse), .F0(\u2/led1_N_538 ), 
    .Q0(led1_c_2), .F1(\u2/n10255 ));
  u2_SLICE_123 \u2/SLICE_123 ( .D1(\u2/n1182 ), .C1(\u2/n10158 ), 
    .B1(\u2/n10212 ), .A1(\u2/n511 ), .D0(\u2/n10240 ), .C0(\u2/n10238 ), 
    .B0(\u2/n10486 ), .A0(\u2/flag_0 ), .DI0(\u2/led2_N_539 ), 
    .CLK(out_clock_foruse), .F0(\u2/led2_N_539 ), .Q0(led2_c_1), 
    .F1(\u2/n10151 ));
  u2_SLICE_124 \u2/SLICE_124 ( .D1(n10249), .C1(\u2/n595 ), .B1(\u2/n10225 ), 
    .A1(\u2/n10238 ), .D0(\u2/n10240 ), .C0(\u2/n10238 ), .B0(\u2/n10486 ), 
    .A0(\u2/flag_0 ), .DI0(\u2/led3_N_540 ), .CLK(out_clock_foruse), 
    .F0(\u2/led3_N_540 ), .Q0(led3_c_0), .F1(\u2/n4_adj_736 ));
  u1_SLICE_129 \u1/SLICE_129 ( .D1(\u1/clock_count2_7 ), .C1(\u1/n6_adj_739 ), 
    .B1(\u1/out_clock_foruse_N_375 ), .A1(\u1/clock_count2_3 ), 
    .D0(\u1/n6_adj_740 ), .C0(\u1/clock_count2_1 ), .B0(\u1/n9366 ), 
    .A0(\u1/clock_count2_0 ), .DI0(\u1/out_clock_foruse_N_375 ), 
    .CE(\u1/clock_c_enable_6 ), .CLK(clock_c), 
    .F0(\u1/out_clock_foruse_N_375 ), .Q0(out_clock_foruse), 
    .F1(\u1/clock_c_enable_6 ));
  u3_SLICE_134 \u3/SLICE_134 ( .C1(second0_2), .B1(second0_1), .A1(second0_0), 
    .C0(second0_2), .B0(second0_1), .A0(second0_0), .DI1(\u3/n5410 ), 
    .DI0(\u3/n7_adj_749 ), .LSR(second0_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_749 ), .Q0(seg_0), .F1(\u3/n5410 ), .Q1(seg_1));
  u3_SLICE_135 \u3/SLICE_135 ( .C0(second0_1), .B0(second0_3), .A0(second0_2), 
    .DI0(\u3/n8_adj_751 ), .LSR(second0_0), .CLK(out_clock_foruse), 
    .F0(\u3/n8_adj_751 ), .Q0(seg_2));
  u3_SLICE_136 \u3/SLICE_136 ( .C0(second0_2), .B0(second0_1), .A0(second0_0), 
    .DI0(\u3/n7_adj_752 ), .LSR(second0_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_752 ), .Q0(seg_3));
  u3_SLICE_137 \u3/SLICE_137 ( .C0(second0_1), .B0(second0_2), .A0(second0_3), 
    .DI0(\u3/n8409 ), .LSR(second0_0), .CLK(out_clock_foruse), .F0(\u3/n8409 ), 
    .Q0(seg_4));
  SLICE_138 SLICE_138( .D1(second0_2), .C1(second0_3), .B1(second0_0), 
    .A1(second0_1), .D0(second0_2), .C0(second0_3), .B0(second0_1), 
    .A0(second0_0), .DI1(n9706), .DI0(\u3/n9713 ), .CLK(out_clock_foruse), 
    .F0(\u3/n9713 ), .Q0(seg_5), .F1(n9706), .Q1(seg_6));
  u3_SLICE_139 \u3/SLICE_139 ( .C1(second1_2), .B1(second1_1), .A1(second1_0), 
    .C0(second1_2), .B0(second1_1), .A0(second1_0), .DI1(\u3/n5417 ), 
    .DI0(\u3/n7_adj_753 ), .LSR(second1_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_753 ), .Q0(seg_8), .F1(\u3/n5417 ), .Q1(seg_9));
  u3_SLICE_140 \u3/SLICE_140 ( .C0(second1_1), .B0(second1_3), .A0(second1_2), 
    .DI0(\u3/n8_adj_754 ), .LSR(second1_0), .CLK(out_clock_foruse), 
    .F0(\u3/n8_adj_754 ), .Q0(seg_10));
  SLICE_141 SLICE_141( .C0(second1_2), .B0(second1_1), .A0(second1_0), 
    .DI0(\u3/n7_adj_755 ), .LSR(second1_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_755 ), .Q0(seg_11), .F1(GND_net));
  SLICE_142 SLICE_142( .C0(second1_1), .B0(second1_2), .A0(second1_3), 
    .DI0(\u3/n8392 ), .LSR(second1_0), .CLK(out_clock_foruse), .F0(\u3/n8392 ), 
    .Q0(seg_12), .F1(VCC_net));
  SLICE_143 SLICE_143( .D1(second1_2), .C1(second1_3), .B1(second1_0), 
    .A1(second1_1), .D0(second1_2), .C0(second1_3), .B0(second1_1), 
    .A0(second1_0), .DI1(n9707), .DI0(\u3/n9712 ), .CLK(out_clock_foruse), 
    .F0(\u3/n9712 ), .Q0(seg_13), .F1(n9707), .Q1(seg_14));
  u3_SLICE_144 \u3/SLICE_144 ( .C1(minute0_2), .B1(minute0_1), .A1(minute0_0), 
    .C0(minute0_2), .B0(minute0_1), .A0(minute0_0), .DI1(\u3/n5437 ), 
    .DI0(\u3/n7_adj_756 ), .LSR(minute0_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_756 ), .Q0(seg_16), .F1(\u3/n5437 ), .Q1(seg_17));
  SLICE_145 SLICE_145( .B1(\u2/n1281 ), .A1(\u2/n1282 ), .C0(minute0_1), 
    .B0(minute0_3), .A0(minute0_2), .DI0(\u3/n8_adj_757 ), .LSR(minute0_0), 
    .CLK(out_clock_foruse), .F0(\u3/n8_adj_757 ), .Q0(seg_18), .F1(\u2/n9472 ));
  SLICE_146 SLICE_146( .B1(\u2/n1269 ), .A1(\u2/n1270 ), .C0(minute0_2), 
    .B0(minute0_1), .A0(minute0_0), .DI0(\u3/n7_adj_758 ), .LSR(minute0_3), 
    .CLK(out_clock_foruse), .F0(\u3/n7_adj_758 ), .Q0(seg_19), .F1(\u2/n9495 ));
  SLICE_147 SLICE_147( .C1(n385), .B1(n10130), .A1(n370), .C0(minute0_1), 
    .B0(minute0_2), .A0(minute0_3), .DI0(\u3/n8382 ), .LSR(minute0_0), 
    .CLK(out_clock_foruse), .F0(\u3/n8382 ), .Q0(seg_20), .F1(\u2/n9408 ));
  SLICE_148 SLICE_148( .D1(minute0_2), .C1(minute0_3), .B1(minute0_0), 
    .A1(minute0_1), .D0(minute0_2), .C0(minute0_3), .B0(minute0_1), 
    .A0(minute0_0), .DI1(n9708), .DI0(\u3/n9711 ), .CLK(out_clock_foruse), 
    .F0(\u3/n9711 ), .Q0(seg_21), .F1(n9708), .Q1(seg_22));
  u3_SLICE_149 \u3/SLICE_149 ( .C1(minute1_2), .B1(minute1_1), .A1(minute1_0), 
    .C0(minute1_2), .B0(minute1_1), .A0(minute1_0), .DI1(\u3/n5449 ), 
    .DI0(\u3/n7_adj_759 ), .LSR(minute1_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_759 ), .Q0(seg_24), .F1(\u3/n5449 ), .Q1(seg_25));
  SLICE_150 SLICE_150( .B1(\u1/high_cnt3_16 ), .A1(\u1/high_cnt3_15 ), 
    .C0(minute1_1), .B0(minute1_3), .A0(minute1_2), .DI0(\u3/n8_adj_760 ), 
    .LSR(minute1_0), .CLK(out_clock_foruse), .F0(\u3/n8_adj_760 ), .Q0(seg_26), 
    .F1(\u1/n6_adj_748 ));
  SLICE_151 SLICE_151( .B1(\u1/high_cnt1_17 ), .A1(\u1/high_cnt1_15 ), 
    .C0(minute1_2), .B0(minute1_1), .A0(minute1_0), .DI0(\u3/n7_adj_761 ), 
    .LSR(minute1_3), .CLK(out_clock_foruse), .F0(\u3/n7_adj_761 ), .Q0(seg_27), 
    .F1(\u1/n6_adj_747 ));
  SLICE_152 SLICE_152( .B1(\u1/low_cnt1_8 ), .A1(\u1/low_cnt1_7 ), 
    .C0(minute1_1), .B0(minute1_2), .A0(minute1_3), .DI0(\u3/n8376 ), 
    .LSR(minute1_0), .CLK(out_clock_foruse), .F0(\u3/n8376 ), .Q0(seg_28), 
    .F1(\u1/n20_adj_746 ));
  SLICE_153 SLICE_153( .D1(minute1_2), .C1(minute1_3), .B1(minute1_0), 
    .A1(minute1_1), .D0(minute1_2), .C0(minute1_3), .B0(minute1_1), 
    .A0(minute1_0), .DI1(n9709), .DI0(\u3/n9705 ), .CLK(out_clock_foruse), 
    .F0(\u3/n9705 ), .Q0(seg_29), .F1(n9709), .Q1(seg_30));
  u3_SLICE_154 \u3/SLICE_154 ( .C1(hour0_2), .B1(hour0_1), .A1(hour0_0), 
    .C0(hour0_2), .B0(hour0_1), .A0(hour0_0), .DI1(\u3/n5429 ), 
    .DI0(\u3/n7_adj_762 ), .LSR(hour0_3), .CLK(out_clock_foruse), 
    .F0(\u3/n7_adj_762 ), .Q0(seg_32), .F1(\u3/n5429 ), .Q1(seg_33));
  SLICE_155 SLICE_155( .B1(\u1/high_cnt2_16 ), .A1(\u1/high_cnt2_15 ), 
    .C0(hour0_1), .B0(hour0_3), .A0(hour0_2), .DI0(\u3/n8_adj_763 ), 
    .LSR(hour0_0), .CLK(out_clock_foruse), .F0(\u3/n8_adj_763 ), .Q0(seg_34), 
    .F1(\u1/n6_adj_744 ));
  SLICE_156 SLICE_156( .B1(\u1/low_cnt2_8 ), .A1(\u1/low_cnt2_7 ), 
    .C0(hour0_2), .B0(hour0_1), .A0(hour0_0), .DI0(\u3/n7_adj_764 ), 
    .LSR(hour0_3), .CLK(out_clock_foruse), .F0(\u3/n7_adj_764 ), .Q0(seg_35), 
    .F1(\u1/n20_adj_743 ));
  SLICE_157 SLICE_157( .B1(\u1/low_cnt4_8 ), .A1(\u1/low_cnt4_7 ), 
    .C0(hour0_1), .B0(hour0_2), .A0(hour0_3), .DI0(\u3/n8383 ), .LSR(hour0_0), 
    .CLK(out_clock_foruse), .F0(\u3/n8383 ), .Q0(seg_36), .F1(\u1/n20 ));
  SLICE_158 SLICE_158( .D1(hour0_2), .C1(hour0_3), .B1(hour0_0), .A1(hour0_1), 
    .D0(hour0_2), .C0(hour0_3), .B0(hour0_1), .A0(hour0_0), .DI1(n9710), 
    .DI0(\u3/n9703 ), .CLK(out_clock_foruse), .F0(\u3/n9703 ), .Q0(seg_37), 
    .F1(n9710), .Q1(seg_38));
  u3_SLICE_159 \u3/SLICE_159 ( .C1(hour1_2), .B1(hour1_1), .A1(hour1_0), 
    .C0(hour1_2), .B0(hour1_1), .A0(hour1_0), .DI1(\u3/n5445 ), .DI0(\u3/n7 ), 
    .LSR(hour1_3), .CLK(out_clock_foruse), .F0(\u3/n7 ), .Q0(seg_40), 
    .F1(\u3/n5445 ), .Q1(seg_41));
  SLICE_160 SLICE_160( .C1(\u1/clock_count2_7 ), .B1(\u1/clock_count2_5 ), 
    .A1(\u1/clock_count2_3 ), .C0(hour1_1), .B0(hour1_3), .A0(hour1_2), 
    .DI0(\u3/n8 ), .LSR(hour1_0), .CLK(out_clock_foruse), .F0(\u3/n8 ), 
    .Q0(seg_42), .F1(\u1/n6_adj_740 ));
  SLICE_161 SLICE_161( .B1(\u1/low_cnt3_8 ), .A1(\u1/low_cnt3_7 ), 
    .C0(hour1_2), .B0(hour1_1), .A0(hour1_0), .DI0(\u3/n7_adj_750 ), 
    .LSR(hour1_3), .CLK(out_clock_foruse), .F0(\u3/n7_adj_750 ), .Q0(seg_43), 
    .F1(\u1/n5379 ));
  SLICE_162 SLICE_162( .B1(\u1/high_cnt4_16 ), .A1(\u1/high_cnt4_15 ), 
    .C0(hour1_1), .B0(hour1_2), .A0(hour1_3), .DI0(\u3/n8404 ), .LSR(hour1_0), 
    .CLK(out_clock_foruse), .F0(\u3/n8404 ), .Q0(seg_44), .F1(\u1/n6 ));
  SLICE_163 SLICE_163( .D1(hour1_2), .C1(hour1_3), .B1(hour1_0), .A1(hour1_1), 
    .D0(hour1_2), .C0(hour1_3), .B0(hour1_1), .A0(hour1_0), .DI1(n9704), 
    .DI0(\u3/n9702 ), .CLK(out_clock_foruse), .F0(\u3/n9702 ), .Q0(seg_45), 
    .F1(n9704), .Q1(seg_46));
  u4_SLICE_164 \u4/SLICE_164 ( .D1(\u4/turn2_flag_2 ), .C1(\u4/n8237 ), 
    .B1(\u4/n10229 ), .A1(turn2_flag_3), .D0(turn2_flag_1), 
    .C0(\u4/turn2_flag_0 ), .B0(\u4/n10252 ), .A0(\u4/n5188 ), .DI1(\u4/n27 ), 
    .DI0(\u4/n8236 ), .CE(\u4/out_clock_foruse_enable_27 ), .LSR(\u4/n3300 ), 
    .CLK(out_clock_foruse), .F0(\u4/n8236 ), .Q0(turn2_flag_1), .F1(\u4/n27 ), 
    .Q1(turn2_flag_3));
  u4_SLICE_165 \u4/SLICE_165 ( .D1(\u4/n5188 ), .C1(\u4/q_3 ), .B1(\u4/q_4 ), 
    .A1(\u4/q_5 ), .D0(turn2_flag_4), .C0(\u4/n10223 ), .B0(\u4/n10229 ), 
    .A0(turn2_flag_3), .DI0(\u4/n26 ), .CE(\u4/out_clock_foruse_enable_27 ), 
    .LSR(\u4/n3300 ), .CLK(out_clock_foruse), .F0(\u4/n26 ), .Q0(turn2_flag_4), 
    .F1(\u4/n10229 ));
  SLICE_166 SLICE_166( .B1(\u4/change_flag_0 ), .A1(\u4/change_flag_5 ), 
    .DI0(\n10488\001/BUF1 ), .CE(button1), .LSR(\u2/n10486 ), 
    .CLK(out_clock_foruse), .F0(\n10488\001/BUF1 ), .Q0(\u2/button1_flag ), 
    .F1(\u4/n6 ));
  u2_SLICE_167 \u2/SLICE_167 ( .D1(\u2/n10239 ), .C1(n10249), .B1(\u2/n10238 ), 
    .A1(\u2/n10240 ), .D0(\u2/n10193 ), .C0(\u2/n2429 ), .B0(button2), 
    .A0(\u2/button2_flag ), .DI0(\u2/button2_flag_N_544 ), 
    .CLK(out_clock_foruse), .F0(\u2/button2_flag_N_544 ), 
    .Q0(\u2/button2_flag ), .F1(\u2/n2429 ));
  u2_SLICE_168 \u2/SLICE_168 ( .D1(\u2/n10225 ), .C1(\u2/n10239 ), 
    .B1(\u2/n10238 ), .A1(\u2/n10240 ), .D0(\u2/n10193 ), .C0(\u2/n2427 ), 
    .B0(button3), .A0(\u2/button3_flag ), .DI0(\u2/button3_flag_N_559 ), 
    .CLK(out_clock_foruse), .F0(\u2/button3_flag_N_559 ), 
    .Q0(\u2/button3_flag ), .F1(\u2/n10193 ));
  SLICE_169 SLICE_169( .B1(turn2_flag_3), .A1(turn2_flag_4), 
    .DI0(\n10488\000/BUF1 ), .CE(button4), .CLK(out_clock_foruse), 
    .F0(\n10488\000/BUF1 ), .Q0(\u2/button4_flag ), .F1(\u4/n9541 ));
  u2_SLICE_170 \u2/SLICE_170 ( .B1(n33), .A1(\u2/n97 ), .B0(n33), 
    .A0(\u2/n98 ), .DI1(\u2/n237 ), .DI0(\u2/n238 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n238 ), .Q0(\u2/clk_cnt_0 ), 
    .F1(\u2/n237 ), .Q1(\u2/clk_cnt_1 ));
  u2_SLICE_171 \u2/SLICE_171 ( .B1(n33), .A1(\u2/n95 ), .B0(n33), 
    .A0(\u2/n96 ), .DI1(\u2/n235 ), .DI0(\u2/n236 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n236 ), .Q0(\u2/clk_cnt_2 ), 
    .F1(\u2/n235 ), .Q1(\u2/clk_cnt_3 ));
  u2_SLICE_172 \u2/SLICE_172 ( .B1(n33), .A1(\u2/n93 ), .B0(n33), 
    .A0(\u2/n94 ), .DI1(\u2/n233 ), .DI0(\u2/n234 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n234 ), .Q0(\u2/clk_cnt_4 ), 
    .F1(\u2/n233 ), .Q1(\u2/clk_cnt_5 ));
  u2_SLICE_173 \u2/SLICE_173 ( .B1(n33), .A1(\u2/n91 ), .B0(n33), 
    .A0(\u2/n92 ), .DI1(\u2/n231 ), .DI0(\u2/n232 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n232 ), .Q0(\u2/clk_cnt_6 ), 
    .F1(\u2/n231 ), .Q1(\u2/clk_cnt_7 ));
  u2_SLICE_174 \u2/SLICE_174 ( .B1(n33), .A1(\u2/n89 ), .B0(n33), 
    .A0(\u2/n90 ), .DI1(\u2/n229 ), .DI0(\u2/n230 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n230 ), .Q0(\u2/clk_cnt_8 ), 
    .F1(\u2/n229 ), .Q1(\u2/clk_cnt_9 ));
  u2_SLICE_175 \u2/SLICE_175 ( .B1(n33), .A1(\u2/n87 ), .B0(n33), 
    .A0(\u2/n88 ), .DI1(\u2/n227 ), .DI0(\u2/n228 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n228 ), .Q0(\u2/clk_cnt_10 ), 
    .F1(\u2/n227 ), .Q1(\u2/clk_cnt_11 ));
  u2_SLICE_176 \u2/SLICE_176 ( .B1(n33), .A1(\u2/n85 ), .B0(n33), 
    .A0(\u2/n86 ), .DI1(\u2/n225 ), .DI0(\u2/n226 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n226 ), .Q0(\u2/clk_cnt_12 ), 
    .F1(\u2/n225 ), .Q1(\u2/clk_cnt_13 ));
  u2_SLICE_177 \u2/SLICE_177 ( .B1(n33), .A1(\u2/n83 ), .B0(n33), 
    .A0(\u2/n84 ), .DI1(\u2/n223 ), .DI0(\u2/n224 ), 
    .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n224 ), .Q0(\u2/clk_cnt_14 ), 
    .F1(\u2/n223 ), .Q1(\u2/clk_cnt_15 ));
  u2_SLICE_178 \u2/SLICE_178 ( .D1(\u2/vsecond1_3 ), .C1(n33), 
    .B1(\u2/n10226 ), .A1(\u2/n10485 ), .B0(n33), .A0(\u2/n82 ), 
    .DI0(\u2/n222 ), .CE(\u2/out_clock_foruse_enable_26 ), .LSR(\u2/n10192 ), 
    .CLK(out_clock_foruse), .F0(\u2/n222 ), .Q0(\u2/clk_cnt_16 ), 
    .F1(\u2/n290 ));
  u2_SLICE_179 \u2/SLICE_179 ( .D1(\u2/flag_1 ), .C1(\u2/flag_0 ), 
    .B1(\u2/button1_flag ), .A1(button1), .C0(\u2/flag_0 ), 
    .B0(\u2/button1_flag ), .A0(button1), .DI1(\u2/n10238 ), .DI0(\u2/n10239 ), 
    .LSR(\u2/n10192 ), .CLK(out_clock_foruse), .F0(\u2/n10239 ), 
    .Q0(\u2/flag_0 ), .F1(\u2/n10238 ), .Q1(\u2/flag_1 ));
  u2_SLICE_180 \u2/SLICE_180 ( .B1(\u2/button1_flag ), .A1(button1), 
    .D0(\u2/n10486 ), .C0(\u2/flag_1 ), .B0(\u2/flag_0 ), .A0(\u2/flag_2 ), 
    .DI0(\u2/n10240 ), .LSR(\u2/n10192 ), .CLK(out_clock_foruse), 
    .F0(\u2/n10240 ), .Q0(\u2/flag_2 ), .F1(\u2/n10486 ));
  u2_SLICE_181 \u2/SLICE_181 ( .D1(\u2/n10485 ), .C1(\u2/n10218 ), 
    .B1(\u2/n277 ), .A1(\u2/n430 ), .D0(\u2/n10485 ), .C0(\u2/n10218 ), 
    .B0(\u2/n10145 ), .A0(\u2/n431 ), .DI1(\u2/n494 ), .DI0(\u2/n495 ), 
    .LSR(\u2/n310 ), .CLK(out_clock_foruse), .F0(\u2/n495 ), 
    .Q0(\u2/vhour0_0 ), .F1(\u2/n494 ), .Q1(\u2/vhour0_1 ));
  u2_SLICE_182 \u2/SLICE_182 ( .D1(\u2/n10485 ), .C1(\u2/n10218 ), 
    .B1(\u2/n275 ), .A1(\u2/n428 ), .D0(\u2/n10485 ), .C0(\u2/n10218 ), 
    .B0(\u2/n276 ), .A0(\u2/n429 ), .DI1(\u2/n492 ), .DI0(\u2/n493 ), 
    .LSR(\u2/n310 ), .CLK(out_clock_foruse), .F0(\u2/n493 ), 
    .Q0(\u2/vhour0_2 ), .F1(\u2/n492 ), .Q1(\u2/vhour0_3 ));
  u2_SLICE_183 \u2/SLICE_183 ( .D1(\u2/n10485 ), .C1(\u2/n10218 ), 
    .B1(\u2/n10146 ), .A1(n435), .D0(\u2/n10485 ), .C0(\u2/n10218 ), 
    .B0(\u2/n273 ), .A0(\u2/n436 ), .DI1(\u2/n499 ), .DI0(\u2/n500 ), 
    .LSR(\u2/n310 ), .CLK(out_clock_foruse), .F0(\u2/n500 ), 
    .Q0(\u2/vhour1_0 ), .F1(\u2/n499 ), .Q1(\u2/vhour1_1 ));
  u2_SLICE_184 \u2/SLICE_184 ( .D1(\u2/n10485 ), .C1(\u2/n10218 ), 
    .B1(\u2/n270 ), .A1(\u2/n433 ), .D0(\u2/n10485 ), .C0(\u2/n10218 ), 
    .B0(\u2/n271 ), .A0(n434), .DI1(\u2/n497 ), .DI0(\u2/n498 ), 
    .LSR(\u2/n310 ), .CLK(out_clock_foruse), .F0(\u2/n498 ), 
    .Q0(\u2/vhour1_2 ), .F1(\u2/n497 ), .Q1(\u2/vhour1_3 ));
  u2_SLICE_185 \u2/SLICE_185 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n510 ), .A1(\u2/n638 ), .D0(\u2/n10485 ), .C0(\u2/n10230 ), 
    .B0(\u2/n511 ), .A0(\u2/n639 ), .DI1(\u2/vminute0_3_N_489_1 ), 
    .DI0(\u2/vminute0_3_N_489_0 ), .LSR(\u2/n308 ), .CLK(out_clock_foruse), 
    .F0(\u2/vminute0_3_N_489_0 ), .Q0(\u2/vminute0_0 ), 
    .F1(\u2/vminute0_3_N_489_1 ), .Q1(\u2/vminute0_1 ));
  u2_SLICE_186 \u2/SLICE_186 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n10187 ), .A1(\u2/n636 ), .D0(\u2/n10485 ), .C0(\u2/n10230 ), 
    .B0(\u2/n509 ), .A0(\u2/n637 ), .DI1(\u2/vminute0_3_N_489_3 ), 
    .DI0(\u2/vminute0_3_N_489_2 ), .LSR(\u2/n308 ), .CLK(out_clock_foruse), 
    .F0(\u2/vminute0_3_N_489_2 ), .Q0(\u2/vminute0_2 ), 
    .F1(\u2/vminute0_3_N_489_3 ), .Q1(\u2/vminute0_3 ));
  u2_SLICE_187 \u2/SLICE_187 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n505 ), .A1(n643), .D0(\u2/n10485 ), .C0(\u2/n10230 ), 
    .B0(\u2/n506 ), .A0(\u2/n9930 ), .DI1(\u2/vminute1_3_N_481_1 ), 
    .DI0(\u2/vminute1_3_N_481_0 ), .LSR(\u2/n308 ), .CLK(out_clock_foruse), 
    .F0(\u2/vminute1_3_N_481_0 ), .Q0(\u2/vminute1_0 ), 
    .F1(\u2/vminute1_3_N_481_1 ), .Q1(\u2/vminute1_1 ));
  u2_SLICE_188 \u2/SLICE_188 ( .D1(\u2/n4_adj_736 ), .C1(\u2/n10230 ), 
    .B1(\u2/n503 ), .A1(\u2/n10485 ), .D0(\u2/n10485 ), .C0(\u2/n10230 ), 
    .B0(\u2/n504 ), .A0(\u2/n642 ), .DI1(\u2/vminute1_3_N_481_3 ), 
    .DI0(\u2/vminute1_3_N_481_2 ), .LSR(\u2/n308 ), .CLK(out_clock_foruse), 
    .F0(\u2/vminute1_3_N_481_2 ), .Q0(\u2/vminute1_2 ), 
    .F1(\u2/vminute1_3_N_481_3 ), .Q1(\u2/vminute1_3 ));
  u2_SLICE_189 \u2/SLICE_189 ( .D1(\u2/n10485 ), .C1(\u2/n10221 ), 
    .B1(\u2/vsecond0_3_N_445_1 ), .A1(\u2/n846 ), .D0(\u2/n10485 ), 
    .C0(\u2/n10221 ), .B0(\u2/vsecond0_3_N_445_0 ), .A0(\u2/n847 ), 
    .DI1(\u2/vsecond0_3_N_424_1 ), .DI0(\u2/vsecond0_3_N_424_0 ), 
    .CLK(out_clock_foruse), .F0(\u2/vsecond0_3_N_424_0 ), .Q0(\u2/vsecond0_0 ), 
    .F1(\u2/vsecond0_3_N_424_1 ), .Q1(\u2/vsecond0_1 ));
  u2_SLICE_190 \u2/SLICE_190 ( .D1(\u2/n10485 ), .C1(\u2/n10221 ), 
    .B1(\u2/n10198 ), .A1(\u2/n844 ), .D0(\u2/n10485 ), .C0(\u2/n10221 ), 
    .B0(\u2/vsecond0_3_N_445_2 ), .A0(\u2/n845 ), 
    .DI1(\u2/vsecond0_3_N_424_3 ), .DI0(\u2/vsecond0_3_N_424_2 ), 
    .CLK(out_clock_foruse), .F0(\u2/vsecond0_3_N_424_2 ), .Q0(\u2/vsecond0_2 ), 
    .F1(\u2/vsecond0_3_N_424_3 ), .Q1(\u2/vsecond0_3 ));
  u2_SLICE_191 \u2/SLICE_191 ( .D1(\u2/n10485 ), .C1(\u2/n10221 ), 
    .B1(\u2/vsecond1_3_N_457_2 ), .A1(\u2/n850 ), .D0(\u2/n10485 ), 
    .C0(\u2/n10221 ), .B0(\u2/vsecond1_3_N_457_1 ), .A0(n851), 
    .DI1(\u2/vsecond1_3_N_420_2 ), .DI0(\u2/vsecond1_3_N_420_1 ), 
    .CLK(out_clock_foruse), .F0(\u2/vsecond1_3_N_420_1 ), .Q0(\u2/vsecond1_1 ), 
    .F1(\u2/vsecond1_3_N_420_2 ), .Q1(\u2/vsecond1_2 ));
  u2_SLICE_192 \u2/SLICE_192 ( .D1(\u2/n10485 ), .C1(\u2/n290 ), 
    .B1(\u2/n10230 ), .A1(\u2/n10218 ), .D0(\u2/n4_adj_737 ), .C0(\u2/n10221 ), 
    .B0(\u2/vsecond1_3_N_457_3 ), .A0(\u2/n10485 ), 
    .DI0(\u2/vsecond1_3_N_420_3 ), .M1(\u2/vsecond0_3 ), 
    .CLK(out_clock_foruse), .F0(\u2/vsecond1_3_N_420_3 ), .Q0(\u2/vsecond1_3 ), 
    .F1(\u2/vsecond1_3_N_457_3 ), .Q1(second0_3));
  u4_SLICE_193 \u4/SLICE_193 ( .D1(\u4/turn2_flag_2 ), .C1(\u4/n8237 ), 
    .B1(\u4/n10252 ), .A1(\u4/n5188 ), .C0(\u4/turn2_flag_0 ), 
    .B0(\u4/n10252 ), .A0(\u4/n5188 ), .DI1(\u4/n8247 ), .DI0(\u4/n373 ), 
    .CE(\u4/out_clock_foruse_enable_27 ), .LSR(\u4/n3300 ), 
    .CLK(out_clock_foruse), .F0(\u4/n373 ), .Q0(\u4/turn2_flag_0 ), 
    .F1(\u4/n8247 ), .Q1(\u4/turn2_flag_2 ));
  u4_SLICE_194 \u4/SLICE_194 ( .D1(\u4/turn_flag_1 ), .C1(\u4/turn_flag_0 ), 
    .B1(\u4/change_flag_5 ), .A1(\u4/n10250 ), .D0(\u4/turn_flag_1 ), 
    .C0(\u4/turn_flag_0 ), .B0(\u4/change_flag_5 ), .A0(\u4/n10250 ), 
    .DI1(\u4/n10227 ), .DI0(\u4/turn_flag_1_N_618_0 ), 
    .CE(\u4/out_clock_foruse_enable_28 ), .CLK(out_clock_foruse), 
    .F0(\u4/turn_flag_1_N_618_0 ), .Q0(\u4/turn_flag_0 ), .F1(\u4/n10227 ), 
    .Q1(\u4/turn_flag_1 ));
  u2_SLICE_195 \u2/SLICE_195 ( .D1(\u2/n10485 ), .C1(\u2/n293 ), 
    .B1(\u2/n10230 ), .A1(\u2/n10218 ), .D0(\u2/n10485 ), .C0(\u2/n10221 ), 
    .B0(\u2/vsecond1_3_N_457_0 ), .A0(\u2/n10095 ), 
    .DI0(\u2/vsecond1_3_N_420_0 ), .M1(\u2/vsecond0_2 ), 
    .CLK(out_clock_foruse), .F0(\u2/vsecond1_3_N_420_0 ), .Q0(vsecond1_0), 
    .F1(\u2/vsecond1_3_N_457_0 ), .Q1(second0_2));
  u4_SLICE_196 \u4/SLICE_196 ( .C1(\u4/q_0 ), .B1(seg_13), .A1(seg_12), 
    .D0(seg_14), .C0(\u4/n11 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), .M1(\u4/q_2 ), 
    .FXB(\u4/n10119 ), .FXA(\u4/n9549 ), .OFX0(\u4/n10119 ), .F1(\u4/n11 ), 
    .OFX1(\u4/n9556 ));
  u4_SLICE_197 \u4/SLICE_197 ( .C1(\u4/q_0 ), .B1(seg_37), .A1(seg_36), 
    .D0(seg_38), .C0(\u4/n35_adj_775 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), 
    .M1(\u4/q_2 ), .FXB(\u4/n10121 ), .FXA(\u4/n9562 ), .OFX0(\u4/n10121 ), 
    .F1(\u4/n35_adj_775 ), .OFX1(\u4/n9566 ));
  u4_SLICE_198 \u4/SLICE_198 ( .C1(\u4/q_0 ), .B1(seg_45), .A1(seg_44), 
    .D0(seg_46), .C0(\u4/n42_adj_773 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), 
    .M1(\u4/q_2 ), .FXB(\u4/n10122 ), .FXA(\u4/n9564 ), .OFX0(\u4/n10122 ), 
    .F1(\u4/n42_adj_773 ), .OFX1(\u4/n9567 ));
  u4_SLICE_199 \u4/SLICE_199 ( .C1(\u4/q_0 ), .B1(seg_21), .A1(seg_20), 
    .D0(seg_22), .C0(\u4/n19 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), .M1(\u4/q_2 ), 
    .FXB(\u4/n10120 ), .FXA(\u4/n9551 ), .OFX0(\u4/n10120 ), .F1(\u4/n19 ), 
    .OFX1(\u4/n9557 ));
  u4_SLICE_200 \u4/SLICE_200 ( .C1(\u4/q_0 ), .B1(seg_5), .A1(seg_4), 
    .D0(seg_6), .C0(\u4/n4 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), .M1(\u4/q_2 ), 
    .FXB(\u4/n10118 ), .FXA(\u4/n9547 ), .OFX0(\u4/n10118 ), .F1(\u4/n4 ), 
    .OFX1(\u4/n9555 ));
  u4_SLICE_201 \u4/SLICE_201 ( .C1(\u4/q_0 ), .B1(seg_29), .A1(seg_28), 
    .D0(seg_30), .C0(\u4/n26_adj_776 ), .B0(\u4/q_1 ), .A0(\u4/q_0 ), 
    .M1(\u4/q_2 ), .FXB(\u4/n10117 ), .FXA(\u4/n9553 ), .OFX0(\u4/n10117 ), 
    .F1(\u4/n26_adj_776 ), .OFX1(\u4/n9558 ));
  u4_turn2_flag_4__N_683_4__I_0_92_i31_SLICE_202 
    \u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202 ( .C1(turn2_flag_4), 
    .B1(\u4/n10259 ), .A1(\u4/n9881 ), .D0(\u4/turn2_flag_2 ), 
    .C0(turn2_flag_1), .B0(\u4/turn2_flag_0 ), .A0(SCK_c), .M0(\u4/n9541 ), 
    .OFX0(\u4/SCK_N_703 ));
  u4_i73_SLICE_203 \u4/i73/SLICE_203 ( .D1(\u4/turn2_flag_2 ), 
    .C1(\u4/turn2_flag_0 ), .B1(turn2_flag_1), .A1(turn2_flag_4), 
    .D0(\u4/turn2_flag_2 ), .C0(\u4/turn2_flag_0 ), .B0(turn2_flag_1), 
    .A0(turn2_flag_4), .M0(turn2_flag_3), .OFX0(\u4/n42 ));
  u4_i8622_SLICE_204 \u4/i8622/SLICE_204 ( .C1(seg_3), .B1(seg_2), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_1), .A0(seg_0), .M0(\u4/q_1 ), 
    .OFX0(\u4/n9547 ));
  u4_i8624_SLICE_205 \u4/i8624/SLICE_205 ( .C1(seg_11), .B1(seg_10), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_9), .A0(seg_8), .M1(\u4/q_3 ), 
    .M0(\u4/q_1 ), .FXB(\u4/n9556 ), .FXA(\u4/n9555 ), .OFX0(\u4/n9549 ), 
    .OFX1(\u4/n9559 ));
  u4_i8626_SLICE_206 \u4/i8626/SLICE_206 ( .C1(seg_19), .B1(seg_18), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_17), .A0(seg_16), .M0(\u4/q_1 ), 
    .OFX0(\u4/n9551 ));
  u4_i8628_SLICE_207 \u4/i8628/SLICE_207 ( .C1(seg_27), .B1(seg_26), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_25), .A0(seg_24), .M1(\u4/q_3 ), 
    .M0(\u4/q_1 ), .FXB(\u4/n9558 ), .FXA(\u4/n9557 ), .OFX0(\u4/n9553 ), 
    .OFX1(\u4/n9560 ));
  u4_i8915_SLICE_208 \u4/i8915/SLICE_208 ( .B1(\u4/q_5 ), .A1(turn2_flag_1), 
    .D0(\u4/n5188 ), .C0(\u4/q_5 ), .B0(turn2_flag_1), .A0(\u4/q_3 ), 
    .M0(\u4/q_4 ), .OFX0(\u4/n3271 ));
  u4_i8904_SLICE_209 \u4/i8904/SLICE_209 ( .D1(\u4/q_3 ), 
    .C1(\u4/turn2_flag_2 ), .B1(\u4/q_4 ), .A1(turn2_flag_3), 
    .C0(turn2_flag_3), .B0(\u4/n10058 ), .A0(\u4/n10061 ), .M0(\u4/q_5 ), 
    .OFX0(\u4/n15 ));
  u4_i8902_SLICE_210 \u4/i8902/SLICE_210 ( .D1(\u4/turn2_flag_2 ), 
    .C1(\u4/n5188 ), .B1(\u4/q_3 ), .A1(\u4/q_4 ), .C0(\u4/n5188 ), 
    .B0(\u4/q_3 ), .A0(\u4/q_4 ), .M0(turn2_flag_1), .OFX0(\u4/n10061 ));
  u4_i8933_SLICE_211 \u4/i8933/SLICE_211 ( .D1(turn2_flag_1), 
    .C1(\u4/turn2_flag_0 ), .B1(\u4/turn2_flag_2 ), .A1(turn2_flag_3), 
    .D0(turn2_flag_1), .C0(\u4/turn2_flag_0 ), .B0(\u4/turn2_flag_2 ), 
    .A0(turn2_flag_3), .M0(SCK_c), .OFX0(\u4/n10259 ));
  u4_i8639_SLICE_212 \u4/i8639/SLICE_212 ( .C1(seg_43), .B1(seg_42), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_41), .A0(seg_40), .M1(\u4/q_3 ), 
    .M0(\u4/q_1 ), .FXB(\u4/n9567 ), .FXA(\u4/n9566 ), .OFX0(\u4/n9564 ), 
    .OFX1(\u4/n9568 ));
  u4_i8637_SLICE_213 \u4/i8637/SLICE_213 ( .C1(seg_35), .B1(seg_34), 
    .A1(\u4/q_0 ), .C0(\u4/q_0 ), .B0(seg_33), .A0(seg_32), .M0(\u4/q_1 ), 
    .OFX0(\u4/n9562 ));
  u2_i8935_SLICE_214 \u2/i8935/SLICE_214 ( .D1(\u2/vsecond0_0 ), 
    .C1(\u2/n10485 ), .B1(n33), .A1(\u2/vsecond0_2 ), .D0(\u2/vsecond0_0 ), 
    .C0(\u2/n10485 ), .B0(n33), .A0(\u2/vsecond0_2 ), .M0(\u2/vsecond0_1 ), 
    .OFX0(\u2/n10262 ));
  u2_i56_SLICE_215 \u2/i56/SLICE_215 ( .D1(\u2/n9408 ), .C1(\u2/n10124 ), 
    .B1(\u2/n10123 ), .A1(\u2/n10125 ), .D0(\u2/n9495 ), .C0(\u2/n1266 ), 
    .B0(\u2/n1268 ), .A0(\u2/n1267 ), .M0(\u2/n10129 ), .OFX0(n4942));
  u2_i8937_SLICE_216 \u2/i8937/SLICE_216 ( .D1(\u2/button3_flag ), 
    .C1(button3), .B1(\u2/n10143 ), .A1(\u2/n276 ), .D0(\u2/n3069 ), 
    .C0(\u2/n10484 ), .B0(\u2/n10143 ), .A0(\u2/n276 ), .M0(\u2/n275 ), 
    .OFX0(\u2/n1163 ));
  SLICE_217 SLICE_217( .D1(n10157), .C1(\u2/n803 ), .B1(\u2/n804 ), .A1(n805), 
    .D0(n10206), .C0(n831), .B0(n10157), .A0(n805), .F0(n851), .F1(n831));
  SLICE_218 SLICE_218( .D1(n10147), .C1(\u2/n595 ), .B1(\u2/n596 ), .A1(n597), 
    .D0(n10215), .C0(n623), .B0(n10147), .A0(n597), .F0(n643), .F1(n623));
  u2_SLICE_219 \u2/SLICE_219 ( .D1(\u2/n10181 ), .C1(\u2/n10483 ), 
    .B1(\u2/n10158 ), .A1(\u2/n10185 ), .D0(\u2/n10483 ), .C0(\u2/n10212 ), 
    .B0(\u2/n5457 ), .A0(\u2/n10185 ), .F0(\u2/n1181 ), .F1(\u2/n5457 ));
  u2_SLICE_220 \u2/SLICE_220 ( .D1(\u2/n10189 ), .C1(\u2/n10483 ), 
    .B1(\u2/n10158 ), .A1(\u2/n10188 ), .D0(\u2/n10483 ), .C0(\u2/n10212 ), 
    .B0(\u2/n5435 ), .A0(\u2/n10188 ), .M1(\u2/vminute1_3 ), 
    .M0(\u2/vminute1_2 ), .CLK(out_clock_foruse), .F0(\u2/n1182 ), 
    .Q0(minute1_2), .F1(\u2/n5435 ), .Q1(minute1_3));
  u2_SLICE_221 \u2/SLICE_221 ( .D1(\u2/n10208 ), .C1(\u2/n10219 ), 
    .B1(\u2/n10184 ), .A1(\u2/n296 ), .D0(\u2/n10219 ), .C0(\u2/n10209 ), 
    .B0(\u2/n5461 ), .A0(\u2/n296 ), .F0(\u2/n1193 ), .F1(\u2/n5461 ));
  u2_SLICE_222 \u2/SLICE_222 ( .D1(\u2/n10211 ), .C1(\u2/n10219 ), 
    .B1(\u2/n10184 ), .A1(\u2/n297 ), .D0(\u2/n10219 ), .C0(\u2/n10209 ), 
    .B0(\u2/n5423 ), .A0(\u2/n297 ), .F0(\u2/n1194 ), .F1(\u2/n5423 ));
  u2_SLICE_223 \u2/SLICE_223 ( .D1(\u2/n10204 ), .C1(\u2/n10205 ), 
    .B1(\u2/n49 ), .A1(\u2/n48 ), .D0(n33), .C0(\u2/n140 ), .B0(\u2/n10205 ), 
    .A0(\u2/n49 ), .F0(\u2/n251 ), .F1(\u2/n140 ));
  u2_SLICE_224 \u2/SLICE_224 ( .D1(\u2/n10146 ), .C1(\u2/n273 ), 
    .B1(\u2/n3069 ), .A1(\u2/n10141 ), .D0(\u2/n10146 ), .C0(\u2/n270 ), 
    .B0(\u2/n271 ), .A0(\u2/n273 ), .F0(\u2/n3069 ), .F1(\u2/n354 ));
  u2_SLICE_225 \u2/SLICE_225 ( .D1(\u2/n276 ), .C1(\u2/n275 ), .B1(\u2/n277 ), 
    .A1(\u2/n10145 ), .D0(\u2/n277 ), .C0(\u2/n10145 ), .B0(\u2/n3069 ), 
    .A0(\u2/n10141 ), .F0(\u2/n5453 ), .F1(\u2/n10141 ));
  u2_SLICE_226 \u2/SLICE_226 ( .D1(\u2/n10174 ), .C1(\u2/n10483 ), 
    .B1(\u2/n9429 ), .A1(\u2/n10177 ), .D0(\u2/n10483 ), .C0(\u2/n10154 ), 
    .B0(\u2/n10177 ), .A0(\u2/n9430 ), .F0(n597), .F1(\u2/n9430 ));
  u4_SLICE_227 \u4/SLICE_227 ( .C1(\u4/q_4 ), .B1(\u4/n9560 ), .A1(\u4/n9559 ), 
    .D0(\u4/q_5 ), .C0(\u4/n9568 ), .B0(\u4/n9561 ), .A0(\u4/q_4 ), 
    .F0(\u4/n10041 ), .F1(\u4/n9561 ));
  u4_SLICE_228 \u4/SLICE_228 ( .D1(\u4/n9377 ), 
    .C1(\u4/out_clock_foruse_enable_27 ), .B1(\u4/n10229 ), 
    .A1(\u4/change_flag_4 ), .C0(\u4/change_flag_5 ), .B0(\u4/change_flag_4 ), 
    .A0(\u4/change_flag_3 ), .F0(\u4/out_clock_foruse_enable_27 ), 
    .F1(\u4/n1089 ));
  SLICE_229 SLICE_229( .D1(\u2/n10217 ), .C1(n33), .B1(n1132), .A1(n111), 
    .D0(n10233), .C0(vsecond1_0), .B0(n9416), .A0(n1132), .F0(n111), 
    .F1(\u2/n247 ));
  u2_SLICE_230 \u2/SLICE_230 ( .D1(\u2/n10148 ), .C1(\u2/n602 ), .B1(n623), 
    .A1(\u2/n598 ), .C0(n10215), .B0(\u2/n9929 ), .A0(\u2/n598 ), 
    .F0(\u2/n9930 ), .F1(\u2/n9929 ));
  u2_SLICE_231 \u2/SLICE_231 ( .D1(n4942), .C1(n10249), .B1(n385), 
    .A1(\u2/n371 ), .D0(\u2/n371 ), .C0(\u2/n10133 ), .B0(\u2/n10132 ), 
    .A0(\u2/n10134 ), .F0(n385), .F1(\u2/n436 ));
  u2_SLICE_232 \u2/SLICE_232 ( .D1(\u2/n48 ), .C1(\u2/n49 ), .B1(\u2/n10210 ), 
    .A1(\u2/n10241 ), .D0(\u2/n10202 ), .C0(n33), .B0(\u2/n48 ), 
    .A0(\u2/n10197 ), .F0(\u2/n250 ), .F1(\u2/n10202 ));
  u2_SLICE_233 \u2/SLICE_233 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n10225 ), .A1(\u2/n10238 ), .C0(\u2/n10239 ), .B0(\u2/n10238 ), 
    .A0(\u2/n10240 ), .F0(\u2/n10230 ), .F1(\u2/n310 ));
  u2_SLICE_234 \u2/SLICE_234 ( .D1(\u2/n10485 ), .C1(\u2/n8420 ), 
    .B1(\u2/n3150 ), .A1(\u2/n8494 ), .D0(\u2/n10202 ), .C0(n33), 
    .B0(\u2/n10485 ), .A0(\u2/n9884 ), .F0(\u2/n3235 ), .F1(n33));
  u2_SLICE_235 \u2/SLICE_235 ( .C1(n33), .B1(\u2/n38 ), .A1(\u2/n9976 ), 
    .D0(\u2/n10172 ), .C0(n9533), .B0(\u2/n38 ), .A0(\u2/n10169 ), 
    .F0(\u2/n9976 ), .F1(\u2/n9977 ));
  u2_SLICE_236 \u2/SLICE_236 ( .D1(\u2/n10181 ), .C1(\u2/n10185 ), 
    .B1(\u2/n10158 ), .A1(\u2/n10191 ), .D0(\u2/n10212 ), .C0(\u2/n4 ), 
    .B0(\u2/n10483 ), .A0(\u2/n10191 ), .F0(\u2/n1180 ), .F1(\u2/n4 ));
  u2_SLICE_237 \u2/SLICE_237 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n10225 ), .A1(\u2/n10238 ), .D0(\u2/n10226 ), .C0(\u2/n10221 ), 
    .B0(\u2/n10220 ), .A0(\u2/n10485 ), .F0(\u2/out_clock_foruse_enable_26 ), 
    .F1(\u2/n10221 ));
  u2_SLICE_238 \u2/SLICE_238 ( .D1(n4942), .C1(n10249), .B1(\u2/n10125 ), 
    .A1(\u2/n368 ), .D0(\u2/n368 ), .C0(n369), .B0(n10130), .A0(n370), 
    .F0(\u2/n10125 ), .F1(\u2/n433 ));
  u2_SLICE_239 \u2/SLICE_239 ( .D1(\u2/n10209 ), .C1(\u2/n4_adj_730 ), 
    .B1(\u2/n10219 ), .A1(\u2/n295 ), .D0(\u2/n10208 ), .C0(\u2/n296 ), 
    .B0(\u2/n10184 ), .A0(\u2/n295 ), .F0(\u2/n4_adj_730 ), .F1(\u2/n1192 ));
  u2_SLICE_240 \u2/SLICE_240 ( .D1(\u2/n9449 ), .C1(n10249), .B1(\u2/n10133 ), 
    .A1(\u2/n1163 ), .D0(\u2/n1163 ), .C0(\u2/n1164 ), .B0(\u2/n10136 ), 
    .A0(\u2/n1165 ), .F0(\u2/n10133 ), .F1(\u2/n428 ));
  u2_SLICE_241 \u2/SLICE_241 ( .D1(\u2/n4_adj_732 ), .C1(\u2/n3235 ), 
    .B1(\u2/n46 ), .A1(n10186), .D0(\u2/n46 ), .C0(\u2/n10202 ), 
    .B0(\u2/n10201 ), .A0(\u2/n10204 ), .F0(\u2/n4_adj_732 ), .F1(\u2/n258 ));
  u2_SLICE_242 \u2/SLICE_242 ( .D1(\u2/n10219 ), .C1(\u2/n759 ), .B1(\u2/n15 ), 
    .A1(\u2/n3140 ), .D0(\u2/n290 ), .C0(\u2/n10190 ), .B0(\u2/n10219 ), 
    .A0(\u2/n2855 ), .F0(\u2/n759 ), .F1(\u2/n793 ));
  u2_SLICE_243 \u2/SLICE_243 ( .D1(\u2/n10139 ), .C1(\u2/n10484 ), 
    .B1(\u2/n5453 ), .A1(\u2/n277 ), .D0(\u2/n1165 ), .C0(\u2/n10482 ), 
    .B0(\u2/n10484 ), .A0(\u2/n10145 ), .F0(\u2/n10134 ), .F1(\u2/n1165 ));
  u2_SLICE_244 \u2/SLICE_244 ( .D1(\u2/n10485 ), .C1(\u2/n10255 ), 
    .B1(\u2/vsecond0_2 ), .A1(\u2/vsecond0_3 ), .D0(\u2/n10262 ), .C0(\u2/n9 ), 
    .B0(\u2/vsecond0_3 ), .A0(n9416), .F0(\u2/n295 ), .F1(n9416));
  u2_SLICE_245 \u2/SLICE_245 ( .D1(\u2/n293 ), .C1(\u2/n10226 ), 
    .B1(\u2/vsecond1_1 ), .A1(\u2/n247 ), .D0(\u2/n10226 ), .C0(\u2/n8439 ), 
    .B0(vsecond1_0), .A0(\u2/n248 ), .F0(\u2/n293 ), .F1(\u2/n10195 ));
  u2_SLICE_246 \u2/SLICE_246 ( .D1(\u2/n10162 ), .C1(\u2/n810 ), .B1(n831), 
    .A1(\u2/n806 ), .C0(n10206), .B0(\u2/n10094 ), .A0(\u2/n806 ), 
    .F0(\u2/n10095 ), .F1(\u2/n10094 ));
  u2_SLICE_247 \u2/SLICE_247 ( .D1(\u2/n297 ), .C1(\u2/n10226 ), 
    .B1(\u2/vsecond0_0 ), .A1(\u2/n243 ), .D0(\u2/n9 ), .C0(\u2/n9463 ), 
    .B0(\u2/vsecond0_0 ), .A0(\u2/vsecond0_1 ), .F0(\u2/n297 ), 
    .F1(\u2/n10208 ));
  u2_SLICE_248 \u2/SLICE_248 ( .D1(\u2/n36 ), .C1(\u2/n10169 ), 
    .B1(\u2/n10172 ), .A1(\u2/n38 ), .D0(n9533), .C0(n33), .B0(\u2/n36 ), 
    .A0(n180), .F0(\u2/n268 ), .F1(n180));
  u2_SLICE_249 \u2/SLICE_249 ( .D1(\u2/n33_adj_735 ), .C1(n10237), .B1(n10166), 
    .A1(n10236), .D0(n9533), .C0(n33), .B0(\u2/n33_adj_735 ), .A0(\u2/n10155 ), 
    .F0(\u2/n265 ), .F1(\u2/n10155 ));
  u2_SLICE_250 \u2/SLICE_250 ( .D1(\u2/n10485 ), .C1(\u2/n3089 ), 
    .B1(\u2/vsecond1_3 ), .A1(\u2/n6_adj_738 ), .D0(\u2/n10244 ), .C0(n33), 
    .B0(\u2/n10217 ), .A0(\u2/n10485 ), .F0(\u2/n8439 ), .F1(\u2/n10217 ));
  u2_SLICE_251 \u2/SLICE_251 ( .D1(\u2/n602 ), .C1(n623), .B1(\u2/n10149 ), 
    .A1(\u2/n10151 ), .D0(\u2/n1084 ), .C0(n10215), .B0(\u2/n602 ), 
    .A0(\u2/n1180 ), .F0(\u2/n636 ), .F1(\u2/n1084 ));
  u2_SLICE_252 \u2/SLICE_252 ( .D1(\u2/n1192 ), .C1(\u2/n1193 ), 
    .B1(\u2/n10180 ), .A1(\u2/n1194 ), .D0(\u2/n1087 ), .C0(n10206), 
    .B0(\u2/n810 ), .A0(\u2/n1192 ), .F0(\u2/n844 ), .F1(\u2/n810 ));
  u2_SLICE_253 \u2/SLICE_253 ( .D1(\u2/n10485 ), .C1(n33), .B1(\u2/n10231 ), 
    .A1(\u2/n10240 ), .D0(\u2/n10485 ), .C0(\u2/n10218 ), .B0(\u2/n10222 ), 
    .A0(\u2/vminute1_3 ), .F0(\u2/n503 ), .F1(\u2/n10222 ));
  u2_SLICE_254 \u2/SLICE_254 ( .D1(\u2/n10178 ), .C1(\u2/n10154 ), 
    .B1(\u2/n10483 ), .A1(\u2/n9914 ), .D0(\u2/n9429 ), .C0(\u2/n10212 ), 
    .B0(\u2/n10483 ), .A0(\u2/n10163 ), .F0(\u2/n10154 ), .F1(\u2/n596 ));
  u4_SLICE_255 \u4/SLICE_255 ( .D1(\u4/turn_flag_1 ), .C1(\u4/turn_flag_0 ), 
    .B1(\u4/change_flag_5 ), .A1(\u4/n10250 ), .B0(\u4/change_flag_4 ), 
    .A0(\u4/change_flag_3 ), .F0(\u4/n10250 ), 
    .F1(\u4/out_clock_foruse_enable_7 ));
  SLICE_256 SLICE_256( .D1(\u4/n3097 ), .C1(\u4/n9527 ), .B1(\u4/n10229 ), 
    .A1(turn2_flag_3), .D0(\u4/change_flag_5 ), .C0(\u4/n10213 ), 
    .B0(\u4/change_flag_4 ), .A0(\u4/change_flag_3 ), .M1(\u2/vsecond1_3 ), 
    .M0(\u2/vsecond1_2 ), .CLK(out_clock_foruse), .F0(\u4/n3300 ), 
    .Q0(second1_2), .F1(\u4/n10213 ), .Q1(second1_3));
  SLICE_257 SLICE_257( .D1(n10251), .C1(turn2_flag_1), .B1(turn2_flag_3), 
    .A1(turn2_flag_4), .B0(\u4/turn2_flag_0 ), .A0(\u4/turn2_flag_2 ), 
    .F0(n10251), .F1(n3146));
  u4_SLICE_258 \u4/SLICE_258 ( .D1(\u4/change_flag_4 ), .C1(\u4/n9377 ), 
    .B1(\u4/n10252 ), .A1(\u4/n5188 ), .C0(\u4/q_3 ), .B0(\u4/q_4 ), 
    .A0(\u4/q_5 ), .F0(\u4/n10252 ), .F1(\u4/n3097 ));
  u4_SLICE_259 \u4/SLICE_259 ( .C1(\u4/q_2 ), .B1(\u4/q_0 ), .A1(\u4/q_1 ), 
    .D0(\u4/q_5 ), .C0(\u4/q_3 ), .B0(\u4/q_4 ), .A0(\u4/n5188 ), 
    .F0(\u4/n10038 ), .F1(\u4/n5188 ));
  SLICE_260 SLICE_260( .D1(\u4/n10229 ), .C1(\u4/out_clock_foruse_enable_27 ), 
    .B1(\u4/n42 ), .A1(\u4/n10254 ), .B0(\u4/turn_flag_1 ), 
    .A0(\u4/turn_flag_0 ), .M1(\u2/vsecond1_1 ), .M0(vsecond1_0), 
    .CLK(out_clock_foruse), .F0(\u4/n10254 ), .Q0(second1_0), 
    .F1(\u4/out_clock_foruse_enable_23 ), .Q1(second1_1));
  u4_SLICE_261 \u4/SLICE_261 ( .D1(n3146), .C1(\u4/n10229 ), 
    .B1(\u4/out_clock_foruse_enable_27 ), .A1(\u4/n513 ), .D0(\u4/n5188 ), 
    .C0(\u4/q_3 ), .B0(\u4/q_4 ), .A0(\u4/q_5 ), .F0(\u4/n513 ), 
    .F1(\u4/n4906 ));
  u4_SLICE_262 \u4/SLICE_262 ( .D1(\u4/turn2_flag_2 ), .C1(\u4/n8237 ), 
    .B1(\u4/n10252 ), .A1(\u4/n5188 ), .B0(\u4/turn2_flag_0 ), 
    .A0(turn2_flag_1), .F0(\u4/n8237 ), .F1(\u4/n10223 ));
  u4_SLICE_263 \u4/SLICE_263 ( .D1(\u4/n9377 ), .C1(\u4/change_flag_4 ), 
    .B1(\u4/n10252 ), .A1(\u4/n5188 ), .D0(\u4/n6 ), .C0(\u4/change_flag_3 ), 
    .B0(\u4/change_flag_2 ), .A0(\u4/change_flag_1 ), .F0(\u4/n9377 ), 
    .F1(\u4/RCK_N_712 ));
  SLICE_264 SLICE_264( .D1(\u1/high_cnt4_14 ), .C1(\u1/high_cnt4_17 ), 
    .B1(\u1/n6 ), .A1(\u1/n5517 ), .B0(n9381), .A0(col4_c), 
    .F0(clock_c_enable_132), .F1(n9381));
  SLICE_265 SLICE_265( .C1(\u2/vminute1_1 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n33), .C0(n10186), .B0(n10194), .A0(n45), .F0(n257), 
    .F1(n45));
  SLICE_266 SLICE_266( .D1(\u2/n10139 ), .C1(\u2/n10138 ), .B1(\u2/n10146 ), 
    .A1(\u2/n354 ), .D0(n10249), .C0(n4942), .B0(n10130), .A0(n370), .F0(n435), 
    .F1(n370));
  SLICE_267 SLICE_267( .D1(\u1/high_cnt1_14 ), .C1(\u1/high_cnt1_16 ), 
    .B1(\u1/n6_adj_747 ), .A1(\u1/n5533 ), .B0(n9383), .A0(col1_c), 
    .F0(clock_c_enable_97), .F1(n9383));
  SLICE_268 SLICE_268( .C1(\u2/vhour1_2 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n180), .C0(n10160), .B0(n10161), .A0(n10237), 
    .F0(n4_adj_778), .F1(n10237));
  SLICE_269 SLICE_269( .D1(n10236), .C1(\u2/n10168 ), .B1(\u2/n36 ), 
    .A1(\u2/n10169 ), .D0(n33), .C0(n9533), .B0(n10161), .A0(n10237), 
    .F0(n266), .F1(n10161));
  SLICE_270 SLICE_270( .D1(\u1/high_cnt3_14 ), .C1(\u1/high_cnt3_17 ), 
    .B1(\u1/n6_adj_748 ), .A1(\u1/n5388 ), .B0(n9371), .A0(col3_c), 
    .F0(clock_c_enable_47), .F1(n9371));
  SLICE_271 SLICE_271( .D1(n370), .C1(\u2/n10133 ), .B1(\u2/n371 ), 
    .A1(\u2/n10131 ), .D0(n10249), .C0(n4942), .B0(n10127), .A0(n369), 
    .F0(n434), .F1(n10127));
  SLICE_272 SLICE_272( .C1(\u2/vhour1_1 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n33), .C0(n9533), .B0(n10166), .A0(n10236), .F0(n267), 
    .F1(n10236));
  SLICE_273 SLICE_273( .D1(\u1/high_cnt2_14 ), .C1(\u1/high_cnt2_17 ), 
    .B1(\u1/n6_adj_744 ), .A1(\u1/n5485 ), .B0(n9385), .A0(col2_c), 
    .F0(clock_c_enable_114), .F1(n9385));
  SLICE_274 SLICE_274( .D1(n370), .C1(\u2/n10133 ), .B1(\u2/n371 ), 
    .A1(\u2/n10131 ), .D0(n385), .C0(n10126), .B0(n10127), .A0(n369), .F0(n4), 
    .F1(n10126));
  u1_SLICE_275 \u1/SLICE_275 ( .D1(\u1/high_cnt4_8 ), .C1(\u1/high_cnt4_9 ), 
    .B1(\u1/high_cnt4_7 ), .A1(\u1/high_cnt4_10 ), .D0(\u1/high_cnt4_11 ), 
    .C0(\u1/high_cnt4_12 ), .B0(\u1/high_cnt4_13 ), .A0(\u1/n8427 ), 
    .F0(\u1/n5517 ), .F1(\u1/n8427 ));
  u1_SLICE_276 \u1/SLICE_276 ( .D1(\u1/low_cnt3_16 ), .C1(\u1/n5505 ), 
    .B1(\u1/low_cnt3_15 ), .A1(\u1/low_cnt3_17 ), .B0(\u1/n8482 ), .A0(col3_c), 
    .F0(\u1/clock_c_enable_80 ), .F1(\u1/n8482 ));
  u1_SLICE_277 \u1/SLICE_277 ( .D1(\u1/low_cnt3_9 ), .C1(\u1/n5379 ), 
    .B1(\u1/low_cnt3_11 ), .A1(\u1/low_cnt3_10 ), .D0(\u1/low_cnt3_12 ), 
    .C0(\u1/low_cnt3_13 ), .B0(\u1/low_cnt3_14 ), .A0(\u1/n5497 ), 
    .F0(\u1/n5505 ), .F1(\u1/n5497 ));
  u1_SLICE_278 \u1/SLICE_278 ( .C1(\u1/clock_count2_4 ), 
    .B1(\u1/clock_count2_6 ), .A1(\u1/clock_count2_2 ), 
    .D0(\u1/clock_count2_1 ), .C0(\u1/clock_count2_5 ), 
    .B0(\u1/clock_count2_0 ), .A0(\u1/n9366 ), .F0(\u1/n6_adj_739 ), 
    .F1(\u1/n9366 ));
  u1_SLICE_279 \u1/SLICE_279 ( .D1(\u1/low_cnt1_16 ), .C1(\u1/n5249 ), 
    .B1(\u1/low_cnt1_15 ), .A1(\u1/low_cnt1_17 ), .B0(\u1/n8483 ), .A0(col1_c), 
    .F0(\u1/clock_c_enable_131 ), .F1(\u1/n8483 ));
  u1_SLICE_280 \u1/SLICE_280 ( .D1(\u1/low_cnt2_16 ), .C1(\u1/n10_adj_741 ), 
    .B1(\u1/low_cnt2_15 ), .A1(\u1/low_cnt2_17 ), .B0(\u1/n8487 ), .A0(col2_c), 
    .F0(\u1/clock_c_enable_149 ), .F1(\u1/n8487 ));
  u1_SLICE_281 \u1/SLICE_281 ( .D1(\u1/low_cnt4_16 ), .C1(\u1/n10 ), 
    .B1(\u1/low_cnt4_15 ), .A1(\u1/low_cnt4_17 ), .B0(\u1/n8480 ), .A0(col4_c), 
    .F0(\u1/clock_c_enable_68 ), .F1(\u1/n8480 ));
  u1_SLICE_282 \u1/SLICE_282 ( .D1(\u1/n20 ), .C1(\u1/low_cnt4_10 ), 
    .B1(\u1/low_cnt4_9 ), .A1(\u1/low_cnt4_11 ), .D0(\u1/n19 ), 
    .C0(\u1/low_cnt4_13 ), .B0(\u1/low_cnt4_14 ), .A0(\u1/low_cnt4_12 ), 
    .F0(\u1/n10 ), .F1(\u1/n19 ));
  u1_SLICE_283 \u1/SLICE_283 ( .D1(\u1/n20_adj_743 ), .C1(\u1/low_cnt2_10 ), 
    .B1(\u1/low_cnt2_9 ), .A1(\u1/low_cnt2_11 ), .D0(\u1/n19_adj_742 ), 
    .C0(\u1/low_cnt2_13 ), .B0(\u1/low_cnt2_14 ), .A0(\u1/low_cnt2_12 ), 
    .F0(\u1/n10_adj_741 ), .F1(\u1/n19_adj_742 ));
  u1_SLICE_284 \u1/SLICE_284 ( .D1(\u1/high_cnt2_8 ), .C1(\u1/high_cnt2_9 ), 
    .B1(\u1/high_cnt2_7 ), .A1(\u1/high_cnt2_10 ), .D0(\u1/high_cnt2_11 ), 
    .C0(\u1/high_cnt2_12 ), .B0(\u1/high_cnt2_13 ), .A0(\u1/n8431 ), 
    .F0(\u1/n5485 ), .F1(\u1/n8431 ));
  u1_SLICE_285 \u1/SLICE_285 ( .D1(\u1/n20_adj_746 ), .C1(\u1/low_cnt1_10 ), 
    .B1(\u1/low_cnt1_9 ), .A1(\u1/low_cnt1_11 ), .D0(\u1/n19_adj_745 ), 
    .C0(\u1/low_cnt1_13 ), .B0(\u1/low_cnt1_14 ), .A0(\u1/low_cnt1_12 ), 
    .F0(\u1/n5249 ), .F1(\u1/n19_adj_745 ));
  u1_SLICE_286 \u1/SLICE_286 ( .D1(\u1/high_cnt1_8 ), .C1(\u1/high_cnt1_9 ), 
    .B1(\u1/high_cnt1_7 ), .A1(\u1/high_cnt1_10 ), .D0(\u1/high_cnt1_11 ), 
    .C0(\u1/high_cnt1_12 ), .B0(\u1/high_cnt1_13 ), .A0(\u1/n8440 ), 
    .F0(\u1/n5533 ), .F1(\u1/n8440 ));
  u1_SLICE_287 \u1/SLICE_287 ( .D1(\u1/high_cnt3_8 ), .C1(\u1/high_cnt3_7 ), 
    .B1(\u1/high_cnt3_10 ), .A1(\u1/high_cnt3_9 ), .D0(\u1/n8441 ), 
    .C0(\u1/high_cnt3_11 ), .B0(\u1/high_cnt3_13 ), .A0(\u1/high_cnt3_12 ), 
    .F0(\u1/n5388 ), .F1(\u1/n8441 ));
  u2_SLICE_288 \u2/SLICE_288 ( .D1(n10206), .C1(\u2/n1087 ), .B1(\u2/n10171 ), 
    .A1(\u2/n1193 ), .D0(\u2/n1194 ), .C0(\u2/n10184 ), .B0(\u2/n10209 ), 
    .A0(\u2/vsecond0_3_N_445_0 ), .F0(\u2/n10171 ), .F1(\u2/n845 ));
  u2_SLICE_289 \u2/SLICE_289 ( .D1(\u2/n10142 ), .C1(\u2/n10138 ), 
    .B1(\u2/n271 ), .A1(\u2/n10144 ), .C0(\u2/n10141 ), .B0(\u2/button3_flag ), 
    .A0(button3), .F0(\u2/n10138 ), .F1(n369));
  u2_SLICE_290 \u2/SLICE_290 ( .D1(\u2/n10176 ), .C1(\u2/n10177 ), 
    .B1(\u2/n10174 ), .A1(\u2/n10178 ), .D0(\u2/n10185 ), .C0(\u2/n10191 ), 
    .B0(\u2/n10188 ), .A0(\u2/n10189 ), .F0(\u2/n10176 ), .F1(\u2/n9914 ));
  u2_SLICE_291 \u2/SLICE_291 ( .C1(\u2/vhour0_1 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10242 ), .C0(\u2/n39 ), .B0(n10186), 
    .A0(\u2/n10234 ), .F0(\u2/n10172 ), .F1(\u2/n10242 ));
  u2_SLICE_292 \u2/SLICE_292 ( .D1(\u2/n10238 ), .C1(\u2/n10240 ), 
    .B1(\u2/n10486 ), .A1(\u2/flag_0 ), .D0(\u2/n10177 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute1_0 ), .A0(\u2/n258 ), .F0(\u2/n2465 ), .F1(\u2/n10226 ));
  u2_SLICE_293 \u2/SLICE_293 ( .D1(\u2/n506 ), .C1(\u2/n10159 ), 
    .B1(\u2/n10212 ), .A1(\u2/n9429 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute1_0 ), .A0(\u2/n258 ), .F0(\u2/n506 ), .F1(\u2/n598 ));
  u2_SLICE_294 \u2/SLICE_294 ( .D1(\u2/vhour0_0 ), .C1(\u2/n9884 ), 
    .B1(\u2/button4_flag ), .A1(button4), .D0(n33), .C0(\u2/n9539 ), 
    .B0(\u2/n10182 ), .A0(\u2/n10242 ), .F0(\u2/n262 ), .F1(\u2/n10182 ));
  u2_SLICE_295 \u2/SLICE_295 ( .D1(\u2/n10239 ), .C1(n10249), .B1(\u2/n10238 ), 
    .A1(\u2/n10240 ), .B0(\u2/button2_flag ), .A0(button2), .F0(n10249), 
    .F1(n10215));
  u2_SLICE_296 \u2/SLICE_296 ( .D1(\u2/n10133 ), .C1(n4942), .B1(\u2/n10132 ), 
    .A1(\u2/n10134 ), .D0(\u2/n10136 ), .C0(\u2/n2707 ), 
    .B0(\u2/button2_flag ), .A0(button2), .M1(\u2/vminute0_1 ), 
    .M0(\u2/vminute0_0 ), .CLK(out_clock_foruse), .F0(\u2/n431 ), 
    .Q0(minute0_0), .F1(\u2/n2707 ), .Q1(minute0_1));
  u2_SLICE_297 \u2/SLICE_297 ( .D1(\u2/n1129 ), .C1(n33), .B1(\u2/n10244 ), 
    .A1(\u2/n10228 ), .D0(\u2/n10485 ), .C0(\u2/vsecond0_0 ), 
    .B0(\u2/vsecond0_1 ), .A0(\u2/vsecond0_2 ), .F0(\u2/n10228 ), 
    .F1(\u2/n243 ));
  u2_SLICE_298 \u2/SLICE_298 ( .D1(\u2/n261 ), .C1(\u2/vhour0_2 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .C0(\u2/n275 ), .B0(\u2/n276 ), 
    .A0(\u2/n10143 ), .F0(\u2/n10482 ), .F1(\u2/n276 ));
  u2_SLICE_299 \u2/SLICE_299 ( .D1(\u2/n9977 ), .C1(\u2/vhour0_3 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10484 ), .C0(\u2/n275 ), 
    .B0(\u2/n276 ), .A0(\u2/n10143 ), .F0(\u2/n1164 ), .F1(\u2/n275 ));
  u2_SLICE_300 \u2/SLICE_300 ( .D1(\u2/n10483 ), .C1(\u2/n10226 ), 
    .B1(\u2/vminute1_2 ), .A1(\u2/n256 ), .D0(\u2/n10239 ), .C0(\u2/n10485 ), 
    .B0(\u2/n10238 ), .A0(\u2/n10240 ), .M1(\u2/vhour1_1 ), .M0(\u2/vhour1_0 ), 
    .CLK(out_clock_foruse), .F0(\u2/n10483 ), .Q0(hour1_0), .F1(\u2/n504 ), 
    .Q1(hour1_1));
  u2_SLICE_301 \u2/SLICE_301 ( .D1(\u2/n10207 ), .C1(\u2/n293 ), 
    .B1(\u2/n10220 ), .A1(\u2/n10485 ), .C0(\u2/n10239 ), .B0(\u2/n10238 ), 
    .A0(\u2/n10240 ), .F0(\u2/n10220 ), .F1(\u2/n9446 ));
  u2_SLICE_302 \u2/SLICE_302 ( .C1(\u2/vminute0_0 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n140 ), .C0(n33), .B0(\u2/n10246 ), .A0(\u2/n10217 ), 
    .F0(\u2/n253 ), .F1(\u2/n10246 ));
  u2_SLICE_303 \u2/SLICE_303 ( .D1(\u2/n10239 ), .C1(\u2/n10484 ), 
    .B1(\u2/n10238 ), .A1(\u2/n10240 ), .B0(\u2/button3_flag ), .A0(button3), 
    .F0(\u2/n10484 ), .F1(\u2/n2427 ));
  u2_SLICE_304 \u2/SLICE_304 ( .D1(\u2/vminute0_1 ), .C1(\u2/n10217 ), 
    .B1(\u2/n10485 ), .A1(\u2/vminute0_0 ), .B0(\u2/button4_flag ), 
    .A0(button4), .F0(\u2/n10485 ), .F1(\u2/n10205 ));
  u2_SLICE_305 \u2/SLICE_305 ( .C1(\u2/vhour0_2 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10242 ), .C0(\u2/n39 ), .B0(n10186), 
    .A0(\u2/n10234 ), .F0(\u2/n10169 ), .F1(\u2/n39 ));
  u2_SLICE_306 \u2/SLICE_306 ( .C1(\u2/n9884 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n10194), .C0(\u2/vminute1_2 ), .B0(\u2/vminute1_1 ), 
    .A0(\u2/vminute1_3 ), .M1(\u2/vsecond0_1 ), .M0(\u2/vsecond0_0 ), 
    .CLK(out_clock_foruse), .F0(\u2/n9884 ), .Q0(second0_0), .F1(n10186), 
    .Q1(second0_1));
  u2_SLICE_307 \u2/SLICE_307 ( .D1(\u2/flag_2 ), .C1(\u2/flag_0 ), 
    .B1(\u2/button1_flag ), .A1(button1), .D0(\u2/n10225 ), .C0(\u2/n10230 ), 
    .B0(\u2/button4_flag ), .A0(button4), .F0(\u2/n10192 ), .F1(\u2/n10225 ));
  u2_SLICE_308 \u2/SLICE_308 ( .D1(\u2/n10240 ), .C1(\u2/n10238 ), 
    .B1(\u2/n10486 ), .A1(\u2/flag_0 ), .D0(\u2/n10218 ), .C0(\u2/n10176 ), 
    .B0(\u2/button4_flag ), .A0(button4), .F0(\u2/n10158 ), .F1(\u2/n10218 ));
  u2_SLICE_309 \u2/SLICE_309 ( .C1(\u2/vhour0_0 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10242 ), .C0(\u2/n39 ), .B0(n10186), 
    .A0(\u2/n10234 ), .F0(\u2/n10173 ), .F1(\u2/n10234 ));
  u2_SLICE_310 \u2/SLICE_310 ( .C1(n369), .B1(n10130), .A1(n370), 
    .D0(\u2/n371 ), .C0(\u2/n10133 ), .B0(\u2/n10132 ), .A0(\u2/n10134 ), 
    .F0(n10130), .F1(\u2/n10124 ));
  u2_SLICE_311 \u2/SLICE_311 ( .D1(\u2/n806 ), .C1(\u2/n810 ), 
    .B1(\u2/n10167 ), .A1(\u2/n10170 ), .D0(\u2/vsecond1_3_N_457_0 ), 
    .C0(\u2/n15 ), .B0(\u2/n10209 ), .A0(\u2/n759 ), .F0(\u2/n806 ), 
    .F1(n10157));
  u2_SLICE_312 \u2/SLICE_312 ( .D1(\u2/n1194 ), .C1(\u2/n10184 ), 
    .B1(\u2/n10209 ), .A1(\u2/vsecond0_3_N_445_0 ), .B0(\u2/n15 ), 
    .A0(\u2/n759 ), .F0(\u2/n10184 ), .F1(\u2/n10170 ));
  u2_SLICE_313 \u2/SLICE_313 ( .C1(\u2/n1193 ), .B1(\u2/n10180 ), 
    .A1(\u2/n1194 ), .D0(\u2/vsecond0_3_N_445_0 ), .C0(\u2/n10209 ), 
    .B0(\u2/n15 ), .A0(\u2/n759 ), .F0(\u2/n10180 ), .F1(\u2/n10162 ));
  u2_SLICE_314 \u2/SLICE_314 ( .D1(\u2/vsecond1_2 ), .C1(\u2/n3088 ), 
    .B1(\u2/button4_flag ), .A1(button4), .D0(n10233), .C0(\u2/vsecond1_1 ), 
    .B0(\u2/n10244 ), .A0(\u2/n1133 ), .F0(\u2/n3088 ), .F1(\u2/n3089 ));
  u2_SLICE_315 \u2/SLICE_315 ( .D1(\u2/n1165 ), .C1(\u2/n10482 ), 
    .B1(\u2/n10484 ), .A1(\u2/n10145 ), .D0(n10249), .C0(\u2/n2707 ), 
    .B0(\u2/n10135 ), .A0(\u2/n1164 ), .M1(\u2/vminute1_1 ), 
    .M0(\u2/vminute1_0 ), .CLK(out_clock_foruse), .F0(\u2/n429 ), 
    .Q0(minute1_0), .F1(\u2/n10135 ), .Q1(minute1_1));
  u2_SLICE_316 \u2/SLICE_316 ( .D1(\u2/n273 ), .C1(\u2/n10139 ), 
    .B1(\u2/n10484 ), .A1(\u2/n10142 ), .D0(\u2/n10134 ), .C0(\u2/n371 ), 
    .B0(\u2/n10135 ), .A0(\u2/n1164 ), .F0(\u2/n10128 ), .F1(\u2/n371 ));
  u2_SLICE_317 \u2/SLICE_317 ( .D1(\u2/n253 ), .C1(\u2/vminute0_0 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10189 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute0_1 ), .A0(\u2/n252 ), .F0(\u2/n10181 ), .F1(\u2/n10189 ));
  u2_SLICE_318 \u2/SLICE_318 ( .D1(n33), .C1(\u2/n140 ), .B1(\u2/n10210 ), 
    .A1(\u2/n10241 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), .B0(\u2/vminute0_1 ), 
    .A0(\u2/n252 ), .F0(\u2/n510 ), .F1(\u2/n252 ));
  u2_SLICE_319 \u2/SLICE_319 ( .D1(\u2/n511 ), .C1(\u2/n10212 ), 
    .B1(\u2/n10159 ), .A1(\u2/n9429 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute0_0 ), .A0(\u2/n253 ), .F0(\u2/n511 ), .F1(\u2/n10153 ));
  u2_SLICE_320 \u2/SLICE_320 ( .D1(\u2/n10145 ), .C1(\u2/n10484 ), 
    .B1(\u2/n10139 ), .A1(\u2/n10142 ), .D0(n10249), .C0(\u2/n2707 ), 
    .B0(\u2/n10136 ), .A0(\u2/n1165 ), .M1(\u2/vminute0_3 ), 
    .M0(\u2/vminute0_2 ), .CLK(out_clock_foruse), .F0(\u2/n430 ), 
    .Q0(minute0_2), .F1(\u2/n10136 ), .Q1(minute0_3));
  u2_SLICE_321 \u2/SLICE_321 ( .D1(\u2/n246 ), .C1(\u2/vsecond1_2 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10219 ), .C0(\u2/n290 ), 
    .B0(\u2/n10195 ), .A0(\u2/n291 ), .F0(\u2/n9448 ), .F1(\u2/n291 ));
  u2_SLICE_322 \u2/SLICE_322 ( .C1(\u2/vminute1_0 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n45), .C0(\u2/n10202 ), .B0(\u2/n46 ), .A0(\u2/n10197 ), 
    .F0(\u2/n3086 ), .F1(\u2/n46 ));
  u2_SLICE_323 \u2/SLICE_323 ( .D1(\u2/n247 ), .C1(\u2/vsecond1_1 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .C0(\u2/n291 ), .B0(\u2/n293 ), 
    .A0(\u2/n10207 ), .F0(\u2/n3140 ), .F1(\u2/n10207 ));
  u2_SLICE_324 \u2/SLICE_324 ( .D1(\u2/n2855 ), .C1(\u2/n10190 ), 
    .B1(\u2/n10219 ), .A1(\u2/n290 ), .C0(\u2/n291 ), .B0(\u2/n293 ), 
    .A0(\u2/n10207 ), .F0(\u2/n10190 ), .F1(\u2/n15 ));
  u2_SLICE_325 \u2/SLICE_325 ( .D1(\u2/vminute0_1 ), .C1(\u2/n10217 ), 
    .B1(\u2/n10485 ), .A1(\u2/vminute0_0 ), .D0(\u2/n46 ), .C0(\u2/n10202 ), 
    .B0(\u2/n10201 ), .A0(\u2/n10204 ), .F0(n10194), .F1(\u2/n10204 ));
  u2_SLICE_326 \u2/SLICE_326 ( .D1(\u2/n9 ), .C1(\u2/n9463 ), .B1(\u2/n10255 ), 
    .A1(\u2/vsecond0_2 ), .D0(\u2/n4_adj_733 ), .C0(\u2/n3150 ), 
    .B0(\u2/n10485 ), .A0(\u2/n10226 ), .F0(\u2/n9 ), .F1(\u2/n296 ));
  u2_SLICE_327 \u2/SLICE_327 ( .D1(\u2/clk_cnt_16 ), .C1(\u2/clk_cnt_7 ), 
    .B1(\u2/clk_cnt_5 ), .A1(\u2/clk_cnt_10 ), .B0(\u2/n8420 ), 
    .A0(\u2/n8494 ), .F0(\u2/n4_adj_733 ), .F1(\u2/n8420 ));
  u2_SLICE_328 \u2/SLICE_328 ( .C1(\u2/vsecond1_2 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10217 ), .C0(n33), .B0(\u2/n10245 ), 
    .A0(\u2/n3088 ), .F0(\u2/n246 ), .F1(\u2/n10245 ));
  u2_SLICE_329 \u2/SLICE_329 ( .C1(vsecond1_0), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n9416), .C0(n33), .B0(\u2/n1133 ), .A0(\u2/n9411 ), 
    .F0(\u2/n248 ), .F1(\u2/n1133 ));
  u2_SLICE_330 \u2/SLICE_330 ( .D1(\u2/n10230 ), .C1(\u2/n803 ), .B1(n10249), 
    .A1(\u2/n10218 ), .D0(\u2/n9426 ), .C0(\u2/n10183 ), 
    .B0(\u2/vsecond1_3_N_457_3 ), .A0(\u2/n9448 ), .F0(\u2/n803 ), 
    .F1(\u2/n4_adj_737 ));
  u2_SLICE_331 \u2/SLICE_331 ( .D1(\u2/n10230 ), .C1(\u2/n10485 ), 
    .B1(\u2/n10225 ), .A1(\u2/n10238 ), .D0(\u2/n10219 ), .C0(\u2/n10183 ), 
    .B0(\u2/n291 ), .A0(\u2/n793 ), .F0(\u2/n804 ), .F1(\u2/n10219 ));
  u2_SLICE_332 \u2/SLICE_332 ( .D1(n805), .C1(\u2/n810 ), .B1(\u2/n806 ), 
    .A1(\u2/n10162 ), .D0(\u2/n9426 ), .C0(\u2/n10183 ), 
    .B0(\u2/vsecond1_3_N_457_1 ), .A0(\u2/n9446 ), .F0(n805), .F1(\u2/n3094 ));
  u2_SLICE_333 \u2/SLICE_333 ( .D1(\u2/n10177 ), .C1(\u2/n10216 ), 
    .B1(\u2/n10178 ), .A1(\u2/n10174 ), .D0(\u2/n3067 ), .C0(\u2/n10191 ), 
    .B0(\u2/n10185 ), .A0(\u2/n10181 ), .F0(\u2/n10163 ), .F1(\u2/n3067 ));
  u2_SLICE_334 \u2/SLICE_334 ( .D1(n33), .C1(\u2/n9539 ), .B1(\u2/n10179 ), 
    .A1(\u2/n39 ), .D0(\u2/vhour0_0 ), .C0(\u2/n9884 ), .B0(\u2/n10485 ), 
    .A0(\u2/vhour0_1 ), .F0(\u2/n10179 ), .F1(\u2/n261 ));
  u2_SLICE_335 \u2/SLICE_335 ( .D1(\u2/n243 ), .C1(\u2/vsecond0_0 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10485 ), .C0(\u2/n10211 ), 
    .B0(\u2/n10230 ), .A0(\u2/n10218 ), .F0(\u2/vsecond0_3_N_445_0 ), 
    .F1(\u2/n10211 ));
  u2_SLICE_336 \u2/SLICE_336 ( .D1(\u2/n265 ), .C1(\u2/vhour1_3 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10142 ), .C0(\u2/n10138 ), 
    .B0(\u2/n270 ), .A0(\u2/n6 ), .F0(\u2/n368 ), .F1(\u2/n270 ));
  u2_SLICE_337 \u2/SLICE_337 ( .D1(\u2/n810 ), .C1(n831), .B1(\u2/n10167 ), 
    .A1(\u2/n10170 ), .D0(\u2/n10180 ), .C0(\u2/n1087 ), .B0(n10215), 
    .A0(\u2/n10230 ), .F0(\u2/n847 ), .F1(\u2/n1087 ));
  u2_SLICE_338 \u2/SLICE_338 ( .D1(\u2/n10244 ), .C1(n33), .B1(n10233), 
    .A1(\u2/n10485 ), .D0(\u2/vsecond0_3 ), .C0(\u2/vsecond0_2 ), 
    .B0(\u2/vsecond0_0 ), .A0(\u2/vsecond0_1 ), .F0(\u2/n10244 ), 
    .F1(\u2/n9463 ));
  u2_SLICE_339 \u2/SLICE_339 ( .D1(\u2/n10239 ), .C1(\u2/n10484 ), 
    .B1(\u2/n10238 ), .A1(\u2/n10240 ), .D0(\u2/n759 ), .C0(\u2/n15 ), 
    .B0(\u2/n10212 ), .A0(\u2/n10230 ), .F0(\u2/n10183 ), .F1(\u2/n10212 ));
  u2_SLICE_340 \u2/SLICE_340 ( .B1(\u2/clk_cnt_4 ), .A1(\u2/clk_cnt_1 ), 
    .D0(\u2/clk_cnt_9 ), .C0(\u2/n16 ), .B0(\u2/n20 ), .A0(\u2/clk_cnt_11 ), 
    .M1(\u2/vhour1_3 ), .M0(\u2/vhour1_2 ), .CLK(out_clock_foruse), 
    .F0(\u2/n8494 ), .Q0(hour1_2), .F1(\u2/n16 ), .Q1(hour1_3));
  u2_SLICE_341 \u2/SLICE_341 ( .D1(\u2/clk_cnt_0 ), .C1(\u2/clk_cnt_14 ), 
    .B1(\u2/clk_cnt_2 ), .A1(\u2/clk_cnt_13 ), .D0(\u2/clk_cnt_15 ), 
    .C0(\u2/clk_cnt_3 ), .B0(\u2/n18 ), .A0(\u2/clk_cnt_6 ), .F0(\u2/n20 ), 
    .F1(\u2/n18 ));
  u2_SLICE_342 \u2/SLICE_342 ( .D1(vsecond1_0), .C1(n10233), .B1(\u2/n10217 ), 
    .A1(\u2/n10485 ), .C0(\u2/vsecond0_2 ), .B0(\u2/vsecond0_0 ), 
    .A0(\u2/vsecond0_1 ), .F0(n10233), .F1(\u2/n9411 ));
  u2_SLICE_343 \u2/SLICE_343 ( .C1(\u2/vminute0_2 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10241 ), .C0(\u2/n49 ), .B0(\u2/n10217 ), 
    .A0(\u2/n10246 ), .F0(\u2/n10201 ), .F1(\u2/n49 ));
  u2_SLICE_344 \u2/SLICE_344 ( .C1(\u2/vminute0_1 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10241 ), .C0(\u2/n49 ), .B0(\u2/n10217 ), 
    .A0(\u2/n10246 ), .F0(\u2/n10197 ), .F1(\u2/n10241 ));
  u2_SLICE_345 \u2/SLICE_345 ( .D1(n597), .C1(\u2/n602 ), .B1(\u2/n598 ), 
    .A1(\u2/n10148 ), .D0(n623), .C0(n10215), .B0(\u2/n3080 ), .A0(\u2/n596 ), 
    .F0(\u2/n642 ), .F1(\u2/n3080 ));
  u2_SLICE_346 \u2/SLICE_346 ( .D1(\u2/n1284 ), .C1(\u2/n1285 ), 
    .B1(\u2/n1283 ), .A1(\u2/n9472 ), .D0(\u2/n9501 ), .C0(\u2/n10165 ), 
    .B0(\u2/n9470 ), .A0(\u2/n9523 ), .F0(n9533), .F1(\u2/n9523 ));
  u2_SLICE_347 \u2/SLICE_347 ( .D1(n10249), .C1(\u2/n10230 ), .B1(\u2/n10225 ), 
    .A1(\u2/n10238 ), .D0(n831), .C0(n10206), .B0(\u2/n3094 ), .A0(\u2/n804 ), 
    .F0(\u2/n850 ), .F1(n10206));
  u2_SLICE_348 \u2/SLICE_348 ( .D1(\u2/n277 ), .C1(\u2/n10226 ), 
    .B1(\u2/vhour0_0 ), .A1(\u2/n263 ), .D0(\u2/n3069 ), .C0(\u2/n275 ), 
    .B0(\u2/n276 ), .A0(\u2/n10143 ), .F0(\u2/n10139 ), .F1(\u2/n10143 ));
  u2_SLICE_349 \u2/SLICE_349 ( .D1(\u2/n38 ), .C1(\u2/n10172 ), 
    .B1(\u2/n10173 ), .A1(\u2/n10175 ), .D0(\u2/vhour0_0 ), .C0(\u2/n9884 ), 
    .B0(\u2/n10485 ), .A0(\u2/vhour0_1 ), .F0(\u2/n10175 ), .F1(\u2/n10165 ));
  u2_SLICE_350 \u2/SLICE_350 ( .D1(\u2/n9429 ), .C1(\u2/n10154 ), 
    .B1(\u2/n503 ), .A1(\u2/n9460 ), .D0(\u2/n10176 ), .C0(\u2/n3067 ), 
    .B0(\u2/n10218 ), .A0(\u2/n10485 ), .F0(\u2/n9429 ), .F1(\u2/n595 ));
  u2_SLICE_351 \u2/SLICE_351 ( .D1(\u2/n598 ), .C1(\u2/n602 ), 
    .B1(\u2/n10149 ), .A1(\u2/n10151 ), .D0(\u2/n1180 ), .C0(\u2/n1181 ), 
    .B0(\u2/n10153 ), .A0(\u2/n1182 ), .M1(\u2/vhour0_3 ), .M0(\u2/vhour0_2 ), 
    .CLK(out_clock_foruse), .F0(\u2/n602 ), .Q0(hour0_2), .F1(n10147), 
    .Q1(hour0_3));
  u2_SLICE_352 \u2/SLICE_352 ( .D1(\u2/vhour1_1 ), .C1(n10166), 
    .B1(\u2/n10485 ), .A1(\u2/vhour1_2 ), .D0(\u2/n10155 ), .C0(n10160), 
    .B0(\u2/n10156 ), .A0(n180), .F0(\u2/n2343 ), .F1(\u2/n10156 ));
  u2_SLICE_353 \u2/SLICE_353 ( .D1(n10236), .C1(\u2/n10168 ), .B1(\u2/n36 ), 
    .A1(\u2/n10169 ), .D0(\u2/n10155 ), .C0(n10160), .B0(\u2/n10156 ), 
    .A0(n180), .F0(\u2/n9501 ), .F1(n10160));
  u2_SLICE_354 \u2/SLICE_354 ( .D1(n10215), .C1(\u2/n1084 ), .B1(\u2/n10150 ), 
    .A1(\u2/n1181 ), .D0(\u2/n1182 ), .C0(\u2/n10158 ), .B0(\u2/n10212 ), 
    .A0(\u2/n511 ), .M1(\u2/vhour0_1 ), .M0(\u2/vhour0_0 ), 
    .CLK(out_clock_foruse), .F0(\u2/n10150 ), .Q0(hour0_0), .F1(\u2/n637 ), 
    .Q1(hour0_1));
  u2_SLICE_355 \u2/SLICE_355 ( .D1(\u2/n268 ), .C1(\u2/vhour1_0 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .C0(\u2/n271 ), .B0(\u2/n273 ), 
    .A0(\u2/n10146 ), .F0(\u2/n6 ), .F1(\u2/n273 ));
  u2_SLICE_356 \u2/SLICE_356 ( .D1(\u2/n2465 ), .C1(\u2/n10178 ), 
    .B1(\u2/n10216 ), .A1(\u2/n10483 ), .D0(\u2/vminute1_3 ), .C0(n33), 
    .B0(\u2/n10226 ), .A0(\u2/n10485 ), .F0(\u2/n10216 ), .F1(\u2/n9460 ));
  u2_SLICE_357 \u2/SLICE_357 ( .D1(\u2/n10169 ), .C1(\u2/n36 ), 
    .B1(\u2/n10172 ), .A1(\u2/n38 ), .D0(n10237), .C0(n180), .B0(n10166), 
    .A0(n10236), .F0(\u2/n196 ), .F1(n10166));
  u2_SLICE_358 \u2/SLICE_358 ( .C1(\u2/vhour1_3 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(n10237), .C0(\u2/n33_adj_735 ), .B0(n10166), .A0(n10236), 
    .F0(\u2/n9470 ), .F1(\u2/n33_adj_735 ));
  u2_SLICE_359 \u2/SLICE_359 ( .D1(n10186), .C1(n33), .B1(\u2/n44 ), 
    .A1(\u2/n3086 ), .D0(\u2/n256 ), .C0(\u2/vminute1_2 ), .B0(\u2/n10231 ), 
    .A0(\u2/n10240 ), .F0(\u2/n10178 ), .F1(\u2/n256 ));
  u2_SLICE_360 \u2/SLICE_360 ( .D1(\u2/n9539 ), .C1(n33), .B1(\u2/n10234 ), 
    .A1(n10186), .D0(\u2/n263 ), .C0(\u2/vhour0_0 ), .B0(\u2/n10231 ), 
    .A0(\u2/n10240 ), .F0(\u2/n10145 ), .F1(\u2/n263 ));
  u2_SLICE_361 \u2/SLICE_361 ( .C1(\u2/vhour0_3 ), .B1(\u2/button4_flag ), 
    .A1(button4), .D0(\u2/n10169 ), .C0(\u2/n9523 ), .B0(\u2/n10172 ), 
    .A0(\u2/n38 ), .F0(\u2/n9539 ), .F1(\u2/n38 ));
  u2_SLICE_362 \u2/SLICE_362 ( .D1(\u2/n10125 ), .C1(n10126), .B1(\u2/n10124 ), 
    .A1(n385), .D0(\u2/n10125 ), .C0(n10126), .B0(\u2/n10124 ), .A0(n385), 
    .F0(\u2/n2391 ), .F1(\u2/n10123 ));
  u4_SLICE_363 \u4/SLICE_363 ( .D1(\u4/change_flag_5 ), .C1(\u4/SCK_N_704 ), 
    .B1(\u4/change_flag_4 ), .A1(\u4/change_flag_3 ), .C0(\u4/change_flag_5 ), 
    .B0(\u4/change_flag_4 ), .A0(\u4/change_flag_3 ), .F0(\u4/n10232 ), 
    .F1(\u4/n496 ));
  u4_SLICE_364 \u4/SLICE_364 ( .D1(turn2_flag_1), .C1(\u4/turn2_flag_0 ), 
    .B1(\u4/turn2_flag_2 ), .A1(SCK_c), .D0(turn2_flag_1), .C0(turn2_flag_4), 
    .B0(\u4/turn2_flag_0 ), .A0(\u4/turn2_flag_2 ), .F0(\u4/n9527 ), 
    .F1(\u4/n9881 ));
  u2_SLICE_365 \u2/SLICE_365 ( .D1(\u2/n10134 ), .C1(\u2/n10135 ), 
    .B1(\u2/n1164 ), .A1(\u2/n1163 ), .D0(\u2/n10134 ), .C0(n4942), 
    .B0(\u2/n10135 ), .A0(\u2/n1164 ), .F0(\u2/n9449 ), .F1(\u2/n10129 ));
  u2_SLICE_366 \u2/SLICE_366 ( .C1(\u2/n1164 ), .B1(\u2/n10136 ), 
    .A1(\u2/n1165 ), .C0(\u2/n1164 ), .B0(\u2/n10136 ), .A0(\u2/n1165 ), 
    .F0(\u2/n10132 ), .F1(\u2/n10131 ));
  u2_SLICE_367 \u2/SLICE_367 ( .D1(\u2/n10485 ), .C1(\u2/n291 ), 
    .B1(\u2/n10230 ), .A1(\u2/n10218 ), .D0(\u2/n10485 ), .C0(\u2/n295 ), 
    .B0(\u2/n10230 ), .A0(\u2/n10218 ), .F0(\u2/n10198 ), 
    .F1(\u2/vsecond1_3_N_457_2 ));
  u2_SLICE_368 \u2/SLICE_368 ( .D1(\u2/n10485 ), .C1(\u2/n297 ), 
    .B1(\u2/n10230 ), .A1(\u2/n10218 ), .D0(\u2/n10485 ), .C0(\u2/n10207 ), 
    .B0(\u2/n10230 ), .A0(\u2/n10218 ), .F0(\u2/vsecond1_3_N_457_1 ), 
    .F1(\u2/vsecond0_3_N_445_1 ));
  u2_SLICE_369 \u2/SLICE_369 ( .C1(\u2/n1181 ), .B1(\u2/n10153 ), 
    .A1(\u2/n1182 ), .C0(\u2/n1181 ), .B0(\u2/n10153 ), .A0(\u2/n1182 ), 
    .F0(\u2/n10148 ), .F1(\u2/n10149 ));
  u2_SLICE_370 \u2/SLICE_370 ( .D1(\u2/n10485 ), .C1(\u2/n10230 ), 
    .B1(\u2/n10225 ), .A1(\u2/n10238 ), .D0(\u2/n10484 ), .C0(\u2/n10230 ), 
    .B0(\u2/n10225 ), .A0(\u2/n10238 ), .F0(\u2/n10209 ), .F1(\u2/n308 ));
  u2_SLICE_371 \u2/SLICE_371 ( .D1(\u2/n251 ), .C1(\u2/vminute0_2 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute0_2 ), .A0(\u2/n251 ), .F0(\u2/n509 ), .F1(\u2/n10185 ));
  u2_SLICE_372 \u2/SLICE_372 ( .D1(\u2/n250 ), .C1(\u2/vminute0_3 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute0_3 ), .A0(\u2/n250 ), .F0(\u2/n10187 ), .F1(\u2/n10191 ));
  u2_SLICE_373 \u2/SLICE_373 ( .D1(\u2/n10176 ), .C1(\u2/n3067 ), 
    .B1(\u2/n10218 ), .A1(\u2/n10485 ), .D0(\u2/n10485 ), .C0(\u2/n296 ), 
    .B0(\u2/n10230 ), .A0(\u2/n10218 ), .F0(\u2/vsecond0_3_N_445_2 ), 
    .F1(\u2/n10159 ));
  u2_SLICE_374 \u2/SLICE_374 ( .D1(n10215), .C1(\u2/n1084 ), .B1(\u2/n10153 ), 
    .A1(\u2/n1182 ), .D0(\u2/n10153 ), .C0(\u2/n1084 ), .B0(n10249), 
    .A0(\u2/n10218 ), .F0(\u2/n639 ), .F1(\u2/n638 ));
  u2_SLICE_375 \u2/SLICE_375 ( .D1(n257), .C1(\u2/vminute1_1 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n10483 ), .C0(\u2/n10226 ), 
    .B0(\u2/vminute1_1 ), .A0(n257), .F0(\u2/n505 ), .F1(\u2/n10177 ));
  u2_SLICE_376 \u2/SLICE_376 ( .D1(n266), .C1(\u2/vhour1_2 ), .B1(\u2/n10231 ), 
    .A1(\u2/n10240 ), .D0(\u2/n252 ), .C0(\u2/vminute0_1 ), .B0(\u2/n10231 ), 
    .A0(\u2/n10240 ), .F0(\u2/n10188 ), .F1(\u2/n271 ));
  u2_SLICE_377 \u2/SLICE_377 ( .D1(\u2/n262 ), .C1(\u2/vhour0_1 ), 
    .B1(\u2/n10231 ), .A1(\u2/n10240 ), .D0(\u2/n258 ), .C0(\u2/vminute1_0 ), 
    .B0(\u2/n10231 ), .A0(\u2/n10240 ), .F0(\u2/n10174 ), .F1(\u2/n277 ));
  u2_SLICE_378 \u2/SLICE_378 ( .C1(\u2/n1193 ), .B1(\u2/n10180 ), 
    .A1(\u2/n1194 ), .D0(n10206), .C0(\u2/n1087 ), .B0(\u2/n10180 ), 
    .A0(\u2/n1194 ), .F0(\u2/n846 ), .F1(\u2/n10167 ));
  u2_SLICE_379 \u2/SLICE_379 ( .D1(\u2/vminute0_0 ), .C1(\u2/n10217 ), 
    .B1(\u2/button4_flag ), .A1(button4), .C0(\u2/vsecond1_1 ), 
    .B0(\u2/button4_flag ), .A0(button4), .F0(n1132), .F1(\u2/n10210 ));
  u2_SLICE_380 \u2/SLICE_380 ( .C1(\u2/vminute1_2 ), .B1(\u2/button4_flag ), 
    .A1(button4), .C0(\u2/vhour1_0 ), .B0(\u2/button4_flag ), .A0(button4), 
    .F0(\u2/n36 ), .F1(\u2/n44 ));
  u2_SLICE_381 \u2/SLICE_381 ( .C1(\u2/vminute0_3 ), .B1(\u2/button4_flag ), 
    .A1(button4), .C0(\u2/vsecond0_0 ), .B0(\u2/button4_flag ), .A0(button4), 
    .F0(\u2/n1129 ), .F1(\u2/n48 ));
  u4_SLICE_382 \u4/SLICE_382 ( .D1(\u4/n5188 ), .C1(\u4/q_3 ), 
    .B1(\u4/turn2_flag_2 ), .A1(\u4/q_4 ), .C0(\u4/turn2_flag_2 ), 
    .B0(\u4/n10038 ), .A0(\u4/n3271 ), .F0(\u4/n10039 ), .F1(\u4/n10058 ));
  u4_SLICE_383 \u4/SLICE_383 ( .D1(\u4/n10213 ), 
    .C1(\u4/out_clock_foruse_enable_27 ), .B1(\u4/n10252 ), .A1(\u4/n5188 ), 
    .D0(n3146), .C0(\u4/n10229 ), .B0(\u4/out_clock_foruse_enable_27 ), 
    .A0(\u4/n513 ), .F0(\u4/n10224 ), .F1(\u4/out_clock_foruse_enable_28 ));
  u2_SLICE_384 \u2/SLICE_384 ( .D1(n111), .C1(\u2/n3088 ), .B1(\u2/n10485 ), 
    .A1(\u2/vsecond1_2 ), .B0(\u2/clk_cnt_12 ), .A0(\u2/clk_cnt_8 ), 
    .F0(\u2/n3150 ), .F1(\u2/n6_adj_738 ));
  u2_SLICE_385 \u2/SLICE_385 ( .D1(\u2/n273 ), .C1(\u2/n10226 ), 
    .B1(\u2/vhour1_1 ), .A1(n267), .D0(\u2/n3069 ), .C0(\u2/n275 ), 
    .B0(\u2/n276 ), .A0(\u2/n10143 ), .F0(\u2/n10142 ), .F1(\u2/n10144 ));
  u2_SLICE_386 \u2/SLICE_386 ( .D1(\u2/n296 ), .C1(\u2/n295 ), 
    .B1(\u2/n10211 ), .A1(\u2/n297 ), .B0(\u2/n15 ), .A0(\u2/n759 ), 
    .F0(\u2/n9426 ), .F1(\u2/n2855 ));
  u2_SLICE_387 \u2/SLICE_387 ( .D1(\u2/n39 ), .C1(\u2/n38 ), .B1(\u2/n10182 ), 
    .A1(\u2/n10242 ), .D0(\u2/n10155 ), .C0(n10160), .B0(\u2/n10156 ), 
    .A0(n180), .F0(\u2/n10152 ), .F1(\u2/n10168 ));
  row4 row4_I( .PADDO(VCC_net), .row4(row4));
  row3 row3_I( .PADDO(VCC_net), .row3(row3));
  row2 row2_I( .PADDO(VCC_net), .row2(row2));
  SCK SCK_I( .PADDO(SCK_c), .SCK(SCK));
  row1 row1_I( .PADDO(GND_net), .row1(row1));
  col4 col4_I( .PADDI(col4_c), .col4(col4));
  col3 col3_I( .PADDI(col3_c), .col3(col3));
  col2 col2_I( .PADDI(col2_c), .col2(col2));
  col1 col1_I( .PADDI(col1_c), .col1(col1));
  clock clock_I( .PADDI(clock_c), .clock(clock));
  led3 led3_I( .PADDO(led3_c_0), .led3(led3));
  led2 led2_I( .PADDO(led2_c_1), .led2(led2));
  led1 led1_I( .PADDO(led1_c_2), .led1(led1));
  led0 led0_I( .PADDO(led0_c_3), .led0(led0));
  SER SER_I( .PADDO(SER_c), .SER(SER));
  RCK RCK_I( .PADDO(RCK_c), .RCK(RCK));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCC_net));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module u4_SLICE_0 ( input D0, C0, B0, A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \u4/change_flag_536__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu2 \u4/change_flag_536_add_4_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hff8a;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module u4_SLICE_1 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u4/change_flag_536__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u4/change_flag_536__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20001 \u4/change_flag_536_add_4_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hff0c;
  defparam inst1.INIT1 = 16'hf100;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u4_SLICE_2 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u4/change_flag_536__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u4/change_flag_536__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20002 \u4/change_flag_536_add_4_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hff8c;
  defparam inst1.INIT1 = 16'hff8c;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u4_SLICE_3 ( input D1, C1, B1, A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \u4/change_flag_536__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20003 \u4/change_flag_536_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20003 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0073;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u4_SLICE_4 ( input B0, A0, DI0, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  vmuxregsre0004 \u4/q_538__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20005 \u4/q_538_add_4_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0004 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd222;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u4_SLICE_5 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0004 \u4/q_538__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u4/q_538__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \u4/q_538_add_4_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hd222;
  defparam inst1.INIT1 = 16'hd222;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u4_SLICE_6 ( input B1, A1, B0, A0, DI1, DI0, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0004 \u4/q_538__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u4/q_538__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20006 \u4/q_538_add_4_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u4_SLICE_7 ( input D1, C1, B1, A1, DI1, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  vmuxregsre0004 \u4/q_538__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20007 \u4/q_538_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'hd222;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_8 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module inverter ( input I, output Z );

  INV INST1( .A(I), .Z(Z));
endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h5aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_9 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_10 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_11 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_12 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20009 \u1/add_70_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_13 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_14 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_15 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_16 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_17 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_18 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_19 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \u1/add_66_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5aaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_20 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_21 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_22 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_23 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_24 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_25 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_26 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_27 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_28 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_29 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_30 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_31 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_32 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_33 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_34 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_35 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt4__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_66_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_36 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt4__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20009 \u1/add_66_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_37 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20009 \u1/add_40_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_38 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \u1/add_36_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_39 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20010 \u1/add_55_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_40 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_41 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_42 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_43 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_44 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_45 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_46 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_47 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20009 \u1/add_25_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_48 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_49 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_50 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \u1/add_21_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_51 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_52 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_53 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_54 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_55 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_56 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_57 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt1__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_21_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_58 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt2__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_36_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_59 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_60 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt2__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20009 \u1/add_36_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_61 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt1__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20009 \u1/add_21_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_62 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20010 \u1/add_25_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_63 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_64 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_65 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt3__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_55_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_66 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt3__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20009 \u1/add_55_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_67 ( input A0, DI0, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, LSR_dly;

  vmuxregsre \u1/clock_count2_534_535__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20011 \u1/clock_count2_534_535_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_68 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt1__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt1__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_25_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_69 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20010 \u1/add_51_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_70 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_71 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/clock_count2_534_535__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/clock_count2_534_535__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20012 \u1/clock_count2_534_535_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_72 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_73 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_74 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/clock_count2_534_535__i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/clock_count2_534_535__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20012 \u1/clock_count2_534_535_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_75 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, output F0, Q0, F1, 
    Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre \u1/clock_count2_534_535__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/clock_count2_534_535__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20012 \u1/clock_count2_534_535_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_76 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre \u1/clock_count2_534_535__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20013 \u1/clock_count2_534_535_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u1_SLICE_77 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_78 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_79 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_80 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_81 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u1/low_cnt3__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu20008 \u1/add_51_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_82 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/low_cnt3__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20009 \u1/add_51_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_83 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20010 \u1/add_40_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_84 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, LSR_NOTIN, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  ccu20010 \u1/add_70_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_85 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_86 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_87 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_88 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_89 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_90 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt2__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt2__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_40_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_91 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_92 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, LSR_NOTIN, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre \u1/high_cnt4__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter LSR_INVERTERIN( .I(LSR_dly), .Z(LSR_NOTIN));
  vmuxregsre \u1/high_cnt4__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_NOTIN), .Q(Q0));
  ccu20008 \u1/add_70_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_93 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20014 \u2/add_550_rep_42_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20014 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9666;
  defparam inst1.INIT1 = 16'h7888;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_94 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20015 \u2/add_550_rep_42_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9666;
  defparam inst1.INIT1 = 16'h9666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_95 ( input D1, C1, B1, A1, D0, C0, B0, A0, FCI, output F1, FCO );

  ccu20016 \u2/add_550_rep_42_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(D1), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5a96;
  defparam inst1.INIT1 = 16'h5a96;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_96 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20017 \u2/add_550_rep_42_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h5a96;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_97 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20014 \u2/add_549_rep_40_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_98 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20015 \u2/add_549_rep_40_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_99 ( input C1, B1, A1, C0, B0, A0, FCI, output F1, FCO );
  wire   GNDI;

  ccu20018 \u2/add_549_rep_40_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h9696;
  defparam inst1.INIT1 = 16'h9696;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_100 ( input D1, C1, B1, A1, output FCO );
  wire   GNDI;

  ccu20019 \u2/add_549_rep_40_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(D1), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => FCO) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h596a;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module u2_SLICE_101 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20006 \u2/add_30_17 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_102 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_15 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_103 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_13 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_104 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_105 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_106 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_107 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_108 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20006 \u2/add_30_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_109 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20020 \u2/add_30_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20020 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'hdddd;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module SLICE_110 ( input DI0, CE, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut4 m1_lut( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u4/RCK_81 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_111 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40021 \u4/SCK_N_707_1__I_0_i3_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40022 \u4/SCK_I_0_89_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u4/SCK_82 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAC0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_112 ( input C1, B1, A1, C0, B0, A0, DI0, M0, CE, CLK, output 
    OFX0, Q0 );
  wire   GNDI, \u4/SLICE_112/u4/SLICE_112_K1_H1 , 
         \u4/SLICE_112/u4/i8892/GATE_H0 , VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40023 \u4/SLICE_112_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/SLICE_112/u4/SLICE_112_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \u4/i8892/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/SLICE_112/u4/i8892/GATE_H0 ));
  vmuxregsre0004 \u4/SER_83 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  selmux2 \u4/SLICE_112_K0K1MUX ( .D0(\u4/SLICE_112/u4/i8892/GATE_H0 ), 
    .D1(\u4/SLICE_112/u4/SLICE_112_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module u1_SLICE_113 ( input C1, B1, A1, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \u1/i24_3_lut_adj_50 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \u1/i560_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0004 \u1/button1_86 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5555) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_114 ( input C1, B1, A1, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \u1/i24_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \u1/i2460_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0004 \u1/button2_89 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_115 ( input C1, B1, A1, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \u1/i24_3_lut_adj_51 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \u1/i2461_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0004 \u1/button3_92 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u1_SLICE_116 ( input C1, B1, A1, A0, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \u1/i24_3_lut_adj_53 ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \u1/i569_1_lut ( .A(A0), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0004 \u1/button4_95 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40027 \u2/mux_65_i2_3_lut_rep_224_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \u2/i1_2_lut_rep_309_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre \u2/led0_258_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF1E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_122 ( input B1, A1, D0, C0, B0, A0, DI0, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40029 \u2/i1751_2_lut_rep_333 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \u2/i8722_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/led0_258_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40031 \u2/i1065_2_lut_rep_229_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \u2/i8724_2_lut_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0004 \u2/led0_258_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h19E6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF6F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40033 \u2/i1_2_lut_3_lut_4_lut_adj_25 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \u2/i8716_2_lut_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  vmuxregsre0004 \u2/led0_258_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h40F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40035 \u1/i8762_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \u1/i8766_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u1/out_clock_foruse_82 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCCD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u3_SLICE_134 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_8_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_8_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7171) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7C7C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0039 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module u3_SLICE_135 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40040 \u3/i13_3_lut_adj_62 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u3/seg_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3535) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u3_SLICE_136 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40041 \u3/mux_8_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0039 \u3/seg_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6D6D) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u3_SLICE_137 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40042 \u3/i8732_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0039 \u3/seg_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8812_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8819_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF9FF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0045 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module u3_SLICE_139 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_9_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_9_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u3_SLICE_140 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40040 \u3/i13_3_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u3/seg_i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_141 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40046 i1( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u3/mux_9_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_142 ( input C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut4 i5( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u3/i8736_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0039 \u3/seg_i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8813_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8818_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u3_SLICE_144 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_10_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_10_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_145 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40021 \u2/i8550_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \u3/i13_3_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u3/seg_i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_146 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u2/i8572_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u3/mux_10_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i18 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_147 ( input C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40047 \u2/i1_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u3/i8740_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0039 \u3/seg_i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F9F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_148 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8814_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8817_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_i21 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_i20 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u3_SLICE_149 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_11_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_11_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i23 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_i22 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_150 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i2_2_lut_adj_60 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \u3/i13_3_lut_adj_65 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u3/seg_i24 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_151 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i2_2_lut_adj_57 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u3/mux_11_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i25 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_152 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i1_2_lut_adj_55 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u3/i8744_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0039 \u3/seg_i26 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8815_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8811_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_i28 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_i27 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u3_SLICE_154 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_12_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_12_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i30 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_i29 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_155 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i2_2_lut_adj_48 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \u3/i13_3_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u3/seg_i31 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_156 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i1_2_lut_adj_46 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u3/mux_12_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_i32 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_157 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i1_2_lut_adj_42 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u3/i8748_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0039 \u3/seg_i33 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_158 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8816_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8809_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_i35 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_i34 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u3_SLICE_159 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40037 \u3/mux_13_Mux_1_i7_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40038 \u3/mux_13_Mux_0_i7_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_15_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0039 \u3/seg_15_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_160 ( input C1, B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, 
    F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40048 \u1/i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \u3/i13_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre \u3/seg_15_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_161 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i4572_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40041 \u3/mux_13_Mux_3_i7_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0039 \u3/seg_15_i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_162 ( input B1, A1, C0, B0, A0, DI0, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u1/i2_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \u3/i8727_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  vmuxregsre0039 \u3/seg_15_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module SLICE_163 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 i8810_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \u3/i8808_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0045 \u3/seg_15_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0045 \u3/seg_15_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u4_SLICE_164 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40049 \u4/i7432_2_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \u4/i7420_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u4/turn2_flag_537__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u4/turn2_flag_537__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7BBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0440) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40051 \u4/i1_2_lut_rep_307_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \u4/i7439_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u4/turn2_flag_537__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h007E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7FB3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_166 ( input B1, A1, DI0, CE, LSR, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40029 \u4/i1_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \u2/n10488\001/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \u2/button1_flag_253 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40053 \u2/i1661_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \u2/i1_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/button2_flag_254 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B03) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_168 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CLK, output 
    F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40055 \u2/i4273_2_lut_rep_271_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40054 \u2/i1_4_lut_adj_15 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/button3_flag_255 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h33FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_169 ( input B1, A1, DI0, CE, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, CE_NOTIN, DI0_dly, CLK_dly, CE_dly;

  lut40021 \u4/i8755_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \u2/n10488\000/BUF1/BUF1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre0004 \u2/button4_flag_256 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_NOTIN), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  inverter CE_INVERTERIN( .I(CE_dly), .Z(CE_NOTIN));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_170 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4293_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4134_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_171 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4295_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4294_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_172 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4297_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4296_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i5 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i4 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_173 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4299_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4298_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_174 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4301_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4300_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_175 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4303_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4302_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i11 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i10 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_176 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4305_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4304_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i13 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i12 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_177 ( input B1, A1, B0, A0, DI1, DI0, CE, LSR, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \u2/i4307_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40029 \u2/i4306_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre \u2/clk_cnt__i15 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/clk_cnt__i14 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_178 ( input D1, C1, B1, A1, B0, A0, DI0, CE, LSR, CLK, output 
    F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40056 \u2/i4551_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \u2/i4308_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u2/clk_cnt__i16 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDC00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_179 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40057 \u2/mux_16_i2_3_lut_rep_316_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40058 \u2/i2112_2_lut_rep_317_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u2/flag_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/flag_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F80) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7878) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_180 ( input B1, A1, D0, C0, B0, A0, DI0, LSR, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40029 \u2/i1643_2_lut_rep_339 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \u2/i8795_4_lut_rep_318 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/flag_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \u2/mux_115_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \u2/mux_115_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vhour0__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vhour0__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \u2/mux_115_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \u2/mux_115_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vhour0__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vhour0__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_183 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \u2/mux_116_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \u2/mux_116_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vhour1__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vhour1__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40060 \u2/mux_116_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \u2/mux_116_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vhour1__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vhour1__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \u2/mux_165_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \u2/mux_165_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vminute0__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vminute0__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0CAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \u2/mux_165_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \u2/mux_165_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vminute0__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vminute0__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_187 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40061 \u2/mux_166_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \u2/mux_166_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vminute1__i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vminute1__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40062 \u2/mux_166_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \u2/mux_166_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \u2/vminute1__i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u2/vminute1__i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5C0C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \u2/vsecond0_3__I_0_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u2/vsecond0_3__I_0_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/vsecond0_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/vsecond0_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \u2/vsecond0_3__I_0_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u2/vsecond0_3__I_0_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/vsecond0_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/vsecond0_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_191 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40060 \u2/vsecond1_3__I_0_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u2/vsecond1_3__I_0_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/vsecond1_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/vsecond1_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;

  lut40063 \u2/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \u2/vsecond1_3__I_0_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/second0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/vsecond1_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC5C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_193 ( input D1, C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, CLK, 
    output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40050 \u4/i7429_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \u4/i8754_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \u4/turn2_flag_537__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre \u4/turn2_flag_537__i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_194 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40066 \u4/i1_2_lut_rep_305_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \u4/i8789_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u4/turn_flag_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u4/turn_flag_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0010) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, M1, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, M1_dly;

  lut40063 \u2/i4142_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u2/vsecond1_3__I_0_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/second0_i2 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/vsecond1_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u4_SLICE_196 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_196/u4/seg_14__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i11_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_14__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_196/u4/seg_14__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_196_K0K1MUX ( 
    .D0(\u4/SLICE_196/u4/seg_14__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_196_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7430) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux20068 ( input D0, output Z );

  BUFBA INST1( .A(D0), .Z(Z));
endmodule

module u4_SLICE_197 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_197/u4/seg_38__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i35_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_38__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_197/u4/seg_38__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_197_K0K1MUX ( 
    .D0(\u4/SLICE_197/u4/seg_38__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_197_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_SLICE_198 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_198/u4/seg_46__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i42_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_46__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_198/u4/seg_46__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_198_K0K1MUX ( 
    .D0(\u4/SLICE_198/u4/seg_46__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_198_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_SLICE_199 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_199/u4/seg_22__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i19_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_22__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_199/u4/seg_22__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_199_K0K1MUX ( 
    .D0(\u4/SLICE_199/u4/seg_22__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_199_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_SLICE_200 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_200/u4/seg_6__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i4_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_6__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_200/u4/seg_6__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_200_K0K1MUX ( 
    .D0(\u4/SLICE_200/u4/seg_6__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_200_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_SLICE_201 ( input C1, B1, A1, D0, C0, B0, A0, M1, FXB, FXA, output 
    OFX0, F1, OFX1 );
  wire   GNDI, \u4/SLICE_201/u4/seg_30__bdd_4_lut_4_lut_H0 ;

  lut40025 \u4/SCK_N_691_5__I_0_i26_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \u4/seg_30__bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/SLICE_201/u4/seg_30__bdd_4_lut_4_lut_H0 ));
  selmux20068 \u4/SLICE_201_K0K1MUX ( 
    .D0(\u4/SLICE_201/u4/seg_30__bdd_4_lut_4_lut_H0 ), .Z(OFX0));
  selmux2 \u4/SLICE_201_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_turn2_flag_4__N_683_4__I_0_92_i31_SLICE_202 ( input C1, B1, A1, D0, 
    C0, B0, A0, M0, output OFX0 );
  wire   GNDI, 
         \u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202_K1_H1 
         , 
         \u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/GATE_H0 
         ;

  lut40023 \u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202_K1 ( .A(A1), .B(B1), 
    .C(C1), .D(GNDI), 
    .Z(\u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202_K1_H1 )
    );
  gnd DRIVEGND( .PWR0(GNDI));
  lut40069 \u4/turn2_flag_4__N_683_4__I_0_92_i31/GATE ( .A(A0), .B(B0), .C(C0), 
    .D(D0), 
    .Z(\u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/GATE_H0 )
    );
  selmux2 \u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202_K0K1MUX ( 
    .D0(\u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/GATE_H0 )
    , 
    .D1(\u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202/u4/turn2_flag_4__N_683_4__I_0_92_i31/SLICE_202_K1_H1 )
    , .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8E38) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i73_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u4/i73/SLICE_203/u4/i73/SLICE_203_K1_H1 , 
         \u4/i73/SLICE_203/u4/i73/GATE_H0 ;

  lut40070 \u4/i73/SLICE_203_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u4/i73/SLICE_203/u4/i73/SLICE_203_K1_H1 ));
  lut40071 \u4/i73/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/i73/SLICE_203/u4/i73/GATE_H0 ));
  selmux2 \u4/i73/SLICE_203_K0K1MUX ( .D0(\u4/i73/SLICE_203/u4/i73/GATE_H0 ), 
    .D1(\u4/i73/SLICE_203/u4/i73/SLICE_203_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4992) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8622_SLICE_204 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u4/i8622/SLICE_204/u4/i8622/SLICE_204_K1_H1 , 
         \u4/i8622/SLICE_204/u4/i8622/GATE_H0 ;

  lut40072 \u4/i8622/SLICE_204_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8622/SLICE_204/u4/i8622/SLICE_204_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8622/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8622/SLICE_204/u4/i8622/GATE_H0 ));
  selmux2 \u4/i8622/SLICE_204_K0K1MUX ( 
    .D0(\u4/i8622/SLICE_204/u4/i8622/GATE_H0 ), 
    .D1(\u4/i8622/SLICE_204/u4/i8622/SLICE_204_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE4E4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8624_SLICE_205 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \u4/i8624/SLICE_205/u4/i8624/SLICE_205_K1_H1 , 
         \u4/i8624/SLICE_205/u4/i8624/GATE_H0 ;

  lut40072 \u4/i8624/SLICE_205_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8624/SLICE_205/u4/i8624/SLICE_205_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8624/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8624/SLICE_205/u4/i8624/GATE_H0 ));
  selmux2 \u4/i8624/SLICE_205_K0K1MUX ( 
    .D0(\u4/i8624/SLICE_205/u4/i8624/GATE_H0 ), 
    .D1(\u4/i8624/SLICE_205/u4/i8624/SLICE_205_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \u4/i8624/SLICE_205_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_i8626_SLICE_206 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u4/i8626/SLICE_206/u4/i8626/SLICE_206_K1_H1 , 
         \u4/i8626/SLICE_206/u4/i8626/GATE_H0 ;

  lut40072 \u4/i8626/SLICE_206_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8626/SLICE_206/u4/i8626/SLICE_206_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8626/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8626/SLICE_206/u4/i8626/GATE_H0 ));
  selmux2 \u4/i8626/SLICE_206_K0K1MUX ( 
    .D0(\u4/i8626/SLICE_206/u4/i8626/GATE_H0 ), 
    .D1(\u4/i8626/SLICE_206/u4/i8626/SLICE_206_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_i8628_SLICE_207 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \u4/i8628/SLICE_207/u4/i8628/SLICE_207_K1_H1 , 
         \u4/i8628/SLICE_207/u4/i8628/GATE_H0 ;

  lut40072 \u4/i8628/SLICE_207_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8628/SLICE_207/u4/i8628/SLICE_207_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8628/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8628/SLICE_207/u4/i8628/GATE_H0 ));
  selmux2 \u4/i8628/SLICE_207_K0K1MUX ( 
    .D0(\u4/i8628/SLICE_207/u4/i8628/GATE_H0 ), 
    .D1(\u4/i8628/SLICE_207/u4/i8628/SLICE_207_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \u4/i8628/SLICE_207_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_i8915_SLICE_208 ( input B1, A1, D0, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u4/i8915/SLICE_208/u4/i8915/SLICE_208_K1_H1 , 
         \u4/i8915/SLICE_208/u4/i8915/GATE_H0 ;

  lut40073 \u4/i8915/SLICE_208_K1 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(\u4/i8915/SLICE_208/u4/i8915/SLICE_208_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \u4/i8915/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/i8915/SLICE_208/u4/i8915/GATE_H0 ));
  selmux2 \u4/i8915/SLICE_208_K0K1MUX ( 
    .D0(\u4/i8915/SLICE_208/u4/i8915/GATE_H0 ), 
    .D1(\u4/i8915/SLICE_208/u4/i8915/SLICE_208_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40074 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8904_SLICE_209 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \u4/i8904/SLICE_209/u4/i8904/SLICE_209_K1_H1 , GNDI, 
         \u4/i8904/SLICE_209/u4/i8904/GATE_H0 ;

  lut40075 \u4/i8904/SLICE_209_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u4/i8904/SLICE_209/u4/i8904/SLICE_209_K1_H1 ));
  lut40023 \u4/i8904/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8904/SLICE_209/u4/i8904/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u4/i8904/SLICE_209_K0K1MUX ( 
    .D0(\u4/i8904/SLICE_209/u4/i8904/GATE_H0 ), 
    .D1(\u4/i8904/SLICE_209/u4/i8904/SLICE_209_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8902_SLICE_210 ( input D1, C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   \u4/i8902/SLICE_210/u4/i8902/SLICE_210_K1_H1 , GNDI, 
         \u4/i8902/SLICE_210/u4/i8902/GATE_H0 ;

  lut40076 \u4/i8902/SLICE_210_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u4/i8902/SLICE_210/u4/i8902/SLICE_210_K1_H1 ));
  lut40077 \u4/i8902/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8902/SLICE_210/u4/i8902/GATE_H0 ));
  gnd DRIVEGND( .PWR0(GNDI));
  selmux2 \u4/i8902/SLICE_210_K0K1MUX ( 
    .D0(\u4/i8902/SLICE_210/u4/i8902/GATE_H0 ), 
    .D1(\u4/i8902/SLICE_210/u4/i8902/SLICE_210_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h5DFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8933_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u4/i8933/SLICE_211/u4/i8933/SLICE_211_K1_H1 , 
         \u4/i8933/SLICE_211/u4/i8933/GATE_H0 ;

  lut40078 \u4/i8933/SLICE_211_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u4/i8933/SLICE_211/u4/i8933/SLICE_211_K1_H1 ));
  lut40079 \u4/i8933/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u4/i8933/SLICE_211/u4/i8933/GATE_H0 ));
  selmux2 \u4/i8933/SLICE_211_K0K1MUX ( 
    .D0(\u4/i8933/SLICE_211/u4/i8933/GATE_H0 ), 
    .D1(\u4/i8933/SLICE_211/u4/i8933/SLICE_211_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEABE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_i8639_SLICE_212 ( input C1, B1, A1, C0, B0, A0, M1, M0, FXB, FXA, 
    output OFX0, OFX1 );
  wire   GNDI, \u4/i8639/SLICE_212/u4/i8639/SLICE_212_K1_H1 , 
         \u4/i8639/SLICE_212/u4/i8639/GATE_H0 ;

  lut40072 \u4/i8639/SLICE_212_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8639/SLICE_212/u4/i8639/SLICE_212_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8639/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8639/SLICE_212/u4/i8639/GATE_H0 ));
  selmux2 \u4/i8639/SLICE_212_K0K1MUX ( 
    .D0(\u4/i8639/SLICE_212/u4/i8639/GATE_H0 ), 
    .D1(\u4/i8639/SLICE_212/u4/i8639/SLICE_212_K1_H1 ), .SD(M0), .Z(OFX0));
  selmux2 \u4/i8639/SLICE_212_FXMUX ( .D0(FXA), .D1(FXB), .SD(M1), .Z(OFX1));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M1 => OFX1) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
    (FXB => OFX1) = (0:0:0,0:0:0);
    (FXA => OFX1) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_i8637_SLICE_213 ( input C1, B1, A1, C0, B0, A0, M0, output OFX0 );
  wire   GNDI, \u4/i8637/SLICE_213/u4/i8637/SLICE_213_K1_H1 , 
         \u4/i8637/SLICE_213/u4/i8637/GATE_H0 ;

  lut40072 \u4/i8637/SLICE_213_K1 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(\u4/i8637/SLICE_213/u4/i8637/SLICE_213_K1_H1 ));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \u4/i8637/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(\u4/i8637/SLICE_213/u4/i8637/GATE_H0 ));
  selmux2 \u4/i8637/SLICE_213_K0K1MUX ( 
    .D0(\u4/i8637/SLICE_213/u4/i8637/GATE_H0 ), 
    .D1(\u4/i8637/SLICE_213/u4/i8637/SLICE_213_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_i8935_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u2/i8935/SLICE_214/u2/i8935/SLICE_214_K1_H1 , 
         \u2/i8935/SLICE_214/u2/i8935/GATE_H0 ;

  lut40080 \u2/i8935/SLICE_214_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u2/i8935/SLICE_214/u2/i8935/SLICE_214_K1_H1 ));
  lut40081 \u2/i8935/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u2/i8935/SLICE_214/u2/i8935/GATE_H0 ));
  selmux2 \u2/i8935/SLICE_214_K0K1MUX ( 
    .D0(\u2/i8935/SLICE_214/u2/i8935/GATE_H0 ), 
    .D1(\u2/i8935/SLICE_214/u2/i8935/SLICE_214_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCFCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_i56_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u2/i56/SLICE_215/u2/i56/SLICE_215_K1_H1 , 
         \u2/i56/SLICE_215/u2/i56/GATE_H0 ;

  lut40082 \u2/i56/SLICE_215_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u2/i56/SLICE_215/u2/i56/SLICE_215_K1_H1 ));
  lut40083 \u2/i56/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u2/i56/SLICE_215/u2/i56/GATE_H0 ));
  selmux2 \u2/i56/SLICE_215_K0K1MUX ( .D0(\u2/i56/SLICE_215/u2/i56/GATE_H0 ), 
    .D1(\u2/i56/SLICE_215/u2/i56/SLICE_215_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_i8937_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, output 
    OFX0 );
  wire   \u2/i8937/SLICE_216/u2/i8937/SLICE_216_K1_H1 , 
         \u2/i8937/SLICE_216/u2/i8937/GATE_H0 ;

  lut40084 \u2/i8937/SLICE_216_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\u2/i8937/SLICE_216/u2/i8937/SLICE_216_K1_H1 ));
  lut40085 \u2/i8937/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\u2/i8937/SLICE_216/u2/i8937/GATE_H0 ));
  selmux2 \u2/i8937/SLICE_216_K0K1MUX ( 
    .D0(\u2/i8937/SLICE_216/u2/i8937/GATE_H0 ), 
    .D1(\u2/i8937/SLICE_216/u2/i8937/SLICE_216_K1_H1 ), .SD(M0), .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_217 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \u2/n805_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 mux_204_i2_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7CF8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h06AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40086 \u2/n597_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 mux_154_i2_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \u2/i4636_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \u2/mux_141_rep_20_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCDCE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h303A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_220 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40088 \u2/i4618_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \u2/mux_141_rep_20_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/minute1_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/minute1_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \u2/i4640_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \u2/mux_191_rep_23_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40088 \u2/i4607_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40089 \u2/mux_191_rep_23_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \u2/i726_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40091 \u2/mux_61_i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6A28) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAA06) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \u2/i4314_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \u2/i3_4_lut_adj_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4004) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \u2/i3_3_lut_rep_219_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \u2/i4632_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4FF4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_226 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40095 \u2/i1_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \u2/mux_142_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C4) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40096 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0ACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_227 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \u4/i8636_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 \u4/q_4__bdd_4_lut_8901 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h50CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_228 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40067 \u4/i1_4_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40098 \u4/i1_2_lut_rep_313_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8F8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_229 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40060 \u2/mux_60_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 i1967_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6AAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_230 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \u2/n598_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \u2/i8845/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \u2/mux_104_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \u2/mux_759_i1_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCA0A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1FE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \u2/i865_3_lut_rep_280_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40064 \u2/mux_61_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_233 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \u2/i1899_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \u2/i3_4_lut_4_lut_rep_308_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_234 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40104 \u2/i3_4_lut_adj_30 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40105 \u2/i2416_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF0FD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_235 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \u2/i8863/GATE ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \u2/n6_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0104) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \u2/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 \u2/mux_141_rep_20_i4_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEED) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFC22) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_237 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40109 \u2/i2_3_lut_rep_299 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \u2/i572_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2AFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40101 \u2/mux_104_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \u2/i1991_3_lut_rep_203_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_239 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40108 \u2/mux_191_rep_23_i4_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40107 \u2/i1_4_lut_adj_16 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \u2/mux_103_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \u2/i986_3_lut_rep_211_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_241 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \u2/mux_62_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 \u2/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h10E0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40112 \u2/i4362_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \u2/i182_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF373) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1110) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40114 \u2/mux_89_rep_15_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40031 \u2/i972_2_lut_rep_212_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3AFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40115 \u2/i1_2_lut_4_lut_adj_32 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40061 \u2/mux_70_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h006A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_245 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \u2/i1761_2_lut_rep_273_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40117 \u2/mux_69_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFCA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCAC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_246 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40100 \u2/n806_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \u2/i8919/GATE ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_247 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \u2/i2044_2_lut_rep_286_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \u2/mux_70_i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_248 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40118 \u2/mux_760_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \u2/mux_64_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h9F60) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \u2/i1988_3_lut_rep_233_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40060 \u2/mux_64_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_250 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40119 \u2/i681_4_lut_rep_295 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \u2/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFABE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_251 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \u2/i2_3_lut_4_lut_adj_29 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \u2/mux_153_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \u2/i1140_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \u2/mux_203_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_253 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40121 \u2/i2080_3_lut_rep_300_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40122 \u2/i2_2_lut_3_lut_4_lut_adj_24 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40121 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40122 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2022) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_254 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40123 \u2/mux_142_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40124 \u2/i173_3_lut_rep_232_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40123 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3E0E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40124 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F2F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_255 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40125 \u4/i4_1_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \u4/i1_2_lut_rep_328 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFEF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_256 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output 
    F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40126 \u4/i4276_4_lut_rep_291_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40127 \u4/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/second1_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/second1_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F08) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_257 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40128 i2327_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \u4/i1_2_lut_rep_329 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hA888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_258 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40129 \u4/i1_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \u4/i33_4_lut_3_lut_rep_330 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4404) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40130 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7E7E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_259 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40131 \u4/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40132 \u4/n5188_bdd_4_lut_9037 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCF8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_260 ( input D1, C1, B1, A1, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40133 \u4/i12_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40134 \u4/SCK_I_11_i3_2_lut_rep_332 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/second1_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0004 \u2/second1_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC505) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40135 \u4/i4101_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40136 \u4/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h73FB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_262 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40137 \u4/i7430_3_lut_rep_301_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \u4/i7417_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_263 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40138 \u4/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \u4/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_264 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \u1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i8700_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7777) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_265 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4155_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 mux_62_i2_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40143 \u2/mux_90_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 mux_104_i2_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCACF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h60AA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_267 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \u1/i3_4_lut_adj_56 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i8719_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_268 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4114_2_lut_rep_315_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40145 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h96F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_269 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \u2/i1_2_lut_rep_239_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 mux_64_i3_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_270 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \u1/i3_4_lut_adj_59 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i8697_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \u2/i1_2_lut_rep_205_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 mux_104_i3_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_272 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4188_2_lut_rep_314_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 mux_64_i2_4_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_273 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40140 \u1/i3_4_lut_adj_47 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40141 i8694_2_lut( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_274 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \u2/i1989_2_lut_rep_204_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40145 i1_2_lut_3_lut_4_lut_adj_68( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \u1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \u1/i4692_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_276 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \u1/i3_4_lut_adj_35 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \u1/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBBB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 \u1/i4673_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \u1/i4680_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFCEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_278 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40151 \u1/i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \u1/i2_4_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_279 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \u1/i3_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \u1/i1_2_lut_adj_37 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_280 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \u1/i3_4_lut_adj_43 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \u1/i1_2_lut_adj_38 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_281 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \u1/i3_4_lut_adj_40 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \u1/i1_2_lut_adj_39 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_282 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \u1/i1_4_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \u1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u1_SLICE_283 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \u1/i1_4_lut_adj_45 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \u1/i1_4_lut_adj_44 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_284 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \u1/i2_4_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \u1/i4662_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40153 \u1/i1_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \u1/i4443_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \u1/i2_4_lut_adj_58 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40147 \u1/i4707_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u1_SLICE_287 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 \u1/i2_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \u1/i4578_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \u2/mux_203_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \u2/i1128_2_lut_rep_249_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE600) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_289 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40157 \u2/mux_90_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40158 \u2/i167_3_lut_rep_216_4_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC9C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_290 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40159 \u2/n280_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \u2/i3_3_lut_rep_254_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A9) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_291 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4169_2_lut_rep_320_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \u2/i888_2_lut_rep_250_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40160 \u2/i2_2_lut_rep_304_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \u2/i1695_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFF6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40161 \u2/mux_142_i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \u2/i4184_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7F8C) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00CA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_294 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \u2/i873_2_lut_rep_260_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40091 \u2/mux_63_i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_295 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40164 \u2/i2_2_lut_rep_293_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \u2/i1655_2_lut_rep_327 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE0F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40165 \u2/i1934_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \u2/mux_103_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/minute0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/minute0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEF0F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7708) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_297 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40167 \u2/mux_59_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \u2/i2070_2_lut_rep_306_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF007) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_298 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \u2/mux_66_rep_13_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \u2/i1_2_lut_rep_335 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_299 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_66_rep_13_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \u2/mux_89_rep_15_i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h98CC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_300 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40162 \u2/i4390_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40053 \u2/i108_2_lut_rep_336 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/hour1_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/hour1_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_301 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40170 \u2/i1_3_lut_4_lut_adj_19 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \u2/i4350_2_lut_rep_298_4_lut_4_lut_4_lut_3_lut ( .A(A0), .B(B0), 
    .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF22F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEBEB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_302 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4122_2_lut_rep_324_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \u2/mux_61_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC0C6) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_303 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40053 \u2/i1659_2_lut_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \u2/i1649_2_lut_rep_337 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_304 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40173 \u2/i853_2_lut_rep_283_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40029 \u2/i1658_2_lut_rep_338 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_305 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4200_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \u2/i721_2_lut_rep_247_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_306 ( input C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, 
    Q0, F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40142 \u2/n9884_bdd_2_lut_rep_264_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \u2/vminute1_3__bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/second0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0004 \u2/second0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7AEA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40175 \u2/i8586_2_lut_rep_303_2_lut_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40176 \u2/i2049_3_lut_rep_270_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0078) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40030 \u2/i1_2_lut_rep_296_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \u2/i112_2_lut_rep_236_3_lut_4_lut_2_lut_3_lut_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F8F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_309 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4120_2_lut_rep_312_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \u2/i886_2_lut_rep_251_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h78F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_310 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \u2/i1990_2_lut_rep_202_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40179 \u2/i2_3_lut_rep_208_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hE000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40179 \u2/i2_3_lut_rep_235_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40161 \u2/mux_192_i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_312 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40031 \u2/i1126_2_lut_rep_248_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40148 \u2/i127_2_lut_rep_262 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_313 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \u2/i686_2_lut_rep_240_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40180 \u2/mux_191_rep_258_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFF0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_314 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \u2/i1_2_lut_3_lut_4_lut_adj_34 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40139 \u2/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_315 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40156 \u2/i974_2_lut_rep_213_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40087 \u2/mux_103_i3_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/minute1_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/minute1_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40181 \u2/mux_90_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40182 \u2/i1221_2_lut_rep_206_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h7388) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40182 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0F96) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_68_i1_3_lut_rep_267_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40116 \u2/i1_2_lut_rep_259_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_318 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \u2/mux_61_i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \u2/i4327_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_319 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \u2/mux_141_rep_231_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40162 \u2/i4141_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_320 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40180 \u2/mux_89_rep_214_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \u2/mux_103_i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/minute0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/minute0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_321 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_69_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40183 \u2/i8529_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40183 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h001E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_322 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4121_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \u2/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_323 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \u2/mux_69_i2_3_lut_rep_285_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40184 \u2/i2321_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1E1E) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_324 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40185 \u2/i4563_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \u2/i2071_2_lut_rep_268_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3332) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40186 \u2/i851_2_lut_rep_282_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \u2/i2_3_lut_rep_272_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1320) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \u2/mux_70_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40187 \u2/i1_4_lut_adj_17 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4544) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_327 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \u2/i3_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40188 \u2/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_328 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4431_2_lut_rep_323_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \u2/mux_60_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_329 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4251_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40189 \u2/mux_60_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCAC0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_330 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40190 \u2/i1_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \u2/mux_192_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40190 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_331 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40191 \u2/i2048_2_lut_rep_297 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40096 \u2/mux_192_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF040) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_332 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \u2/i1_2_lut_4_lut_adj_26 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40189 \u2/mux_192_i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_333 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40093 \u2/i3_4_lut_adj_33 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \u2/i1_2_lut_rep_241_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_334 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \u2/mux_63_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40173 \u2/i881_2_lut_rep_257_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_335 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_70_i1_3_lut_rep_289_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \u2/i4143_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_336 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_65_i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40157 \u2/mux_90_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_337 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40120 \u2/i2_3_lut_4_lut_adj_27 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \u2/mux_203_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBB04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_338 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40146 \u2/i8542_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40057 \u2/i2042_3_lut_rep_322_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_339 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40164 \u2/i2_2_lut_rep_290_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40193 \u2/i179_3_lut_rep_261_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBBFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_340 ( input B1, A1, D0, C0, B0, A0, M1, M0, CLK, output F0, Q0, 
    F1, Q1 );
  wire   GNDI, VCCI, M1_dly, CLK_dly, M0_dly;

  lut40029 \u2/i5_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40139 \u2/i10_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/hour1_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0004 \u2/hour1_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_341 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \u2/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \u2/i9_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_342 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \u2/i1_3_lut_4_lut_adj_23 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40130 \u2/i733_2_lut_rep_311_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0110) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_343 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4201_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \u2/i858_2_lut_rep_279_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_344 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4272_2_lut_rep_319_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \u2/i727_2_lut_rep_275_3_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_345 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40139 \u2/i1_2_lut_4_lut_adj_28 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \u2/mux_154_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0A6A) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_346 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40154 \u2/i8600_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 \u2/i49_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFACA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_347 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \u2/i1_2_lut_rep_284_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \u2/mux_204_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0B00) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_348 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \u2/i1_2_lut_rep_221_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 \u2/i1_2_lut_rep_217_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_349 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40198 \u2/i720_2_lut_rep_243_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40100 \u2/i879_2_lut_rep_253_3_lut_4_lut_4_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0EE0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40064 \u2/mux_142_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40199 \u2/i1_2_lut_3_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00D0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_351 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40179 \u2/i2_3_lut_rep_225_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \u2/i1079_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0004 \u2/hour0_i3 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/hour0_i2 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_352 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \u2/i1987_2_lut_rep_234_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40200 \u2/i1575_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_353 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40057 \u2/i1986_2_lut_rep_238_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40201 \u2/i8578_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF8A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_354 ( input D1, C1, B1, A1, D0, C0, B0, A0, M1, M0, CLK, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, M1_dly, CLK_dly, M0_dly;

  lut40087 \u2/mux_153_i3_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40156 \u2/i1067_2_lut_rep_228_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0004 \u2/hour0_i1 ( .D0(M1_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0004 \u2/hour0_i0 ( .D0(M0_dly), .D1(VCCI), .SD(GNDI), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, M1, 0:0:0, 0:0:0,,,, CLK_dly, M1_dly);
    $setuphold (posedge CLK, M0, 0:0:0, 0:0:0,,,, CLK_dly, M0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module u2_SLICE_355 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \u2/mux_65_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40131 \u2/i1168_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40202 \u2/i8539_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \u2/i4550_2_lut_rep_294_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1114) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_357 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40203 \u2/i2_3_lut_rep_244_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \u2/i1558_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8778) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_358 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4189_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \u2/i8548_2_lut_4_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_359 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \u2/mux_62_i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \u2/mux_67_i3_3_lut_rep_256_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40172 \u2/mux_63_i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \u2/mux_66_rep_223_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_361 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4105_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40205 \u2/i8614_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF6F0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_362 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40206 \u2/i1619_4_lut_3_lut_rep_201_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40200 \u2/i1623_2_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF880) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_363 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40207 \u4/i295_2_lut_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40208 \u4/i4427_1_lut_rep_310_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0070) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40208 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0707) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40209 \u4/SCK_c_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \u4/i8580_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h3E83) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_365 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40090 \u2/i707_2_lut_rep_207_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40032 \u2/i8530_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_366 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40130 \u2/i708_2_lut_rep_209_3_lut_4_lut_3_lut ( .A(A1), .B(B1), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \u2/i979_2_lut_rep_210_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_367 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 \u2/i4331_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \u2/i4334_2_lut_rep_276_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40063 \u2/i4332_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40063 \u2/i4330_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_369 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \u2/i1072_2_lut_rep_227_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40130 \u2/i695_2_lut_rep_226_3_lut_4_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40210 \u2/i140_2_lut_4_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40197 \u2/i1_2_lut_rep_287_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_371 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_68_i3_3_lut_rep_263_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \u2/i4328_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_372 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_68_i4_3_lut_rep_269_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \u2/i4329_2_lut_rep_265_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40211 \u2/i4562_2_lut_rep_237_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40063 \u2/i4333_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDD0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_374 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \u2/mux_153_i2_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40166 \u2/mux_153_i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_67_i2_3_lut_rep_255_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \u2/i4389_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_376 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_65_i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40027 \u2/mux_68_i2_3_lut_rep_266_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_377 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \u2/mux_66_rep_13_i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40027 \u2/mux_67_i1_3_lut_rep_252_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_378 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \u2/i1133_2_lut_rep_245_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40087 \u2/mux_203_i2_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_379 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40163 \u2/i845_2_lut_rep_288_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40142 \u2/i4430_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_380 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4154_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \u2/i4119_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_381 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \u2/i4164_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40142 \u2/i4185_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u4_SLICE_382 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40212 \u4/turn2_flag_3__bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \u4/n3271_bdd_3_lut_8897 ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBDB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u4_SLICE_383 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40152 \u4/i8783_3_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \u4/i2_4_lut_rep_302 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8C04) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_384 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \u2/i745_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \u2/i2331_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hD200) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_385 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40116 \u2/i1160_2_lut_rep_222_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40215 \u2/i80_2_lut_rep_220 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module u2_SLICE_386 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \u2/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40029 \u2/i1_2_lut_adj_18 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module u2_SLICE_387 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40178 \u2/i893_2_lut_rep_246_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40206 \u2/i1571_4_lut_3_lut_rep_230_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module row4 ( input PADDO, output row4 );
  wire   GNDI;

  xo2iobuf row4_pad( .I(PADDO), .T(GNDI), .PAD(row4));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row4) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module row3 ( input PADDO, output row3 );
  wire   GNDI;

  xo2iobuf row3_pad( .I(PADDO), .T(GNDI), .PAD(row3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row3) = (0:0:0,0:0:0);
  endspecify

endmodule

module row2 ( input PADDO, output row2 );
  wire   GNDI;

  xo2iobuf row2_pad( .I(PADDO), .T(GNDI), .PAD(row2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row2) = (0:0:0,0:0:0);
  endspecify

endmodule

module SCK ( input PADDO, output SCK );
  wire   GNDI;

  xo2iobuf SCK_pad( .I(PADDO), .T(GNDI), .PAD(SCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => SCK) = (0:0:0,0:0:0);
  endspecify

endmodule

module row1 ( input PADDO, output row1 );
  wire   GNDI;

  xo2iobuf row1_pad( .I(PADDO), .T(GNDI), .PAD(row1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => row1) = (0:0:0,0:0:0);
  endspecify

endmodule

module col4 ( output PADDI, input col4 );

  xo2iobuf0216 col4_pad( .Z(PADDI), .PAD(col4));

  specify
    (col4 => PADDI) = (0:0:0,0:0:0);
    $width (posedge col4, 0:0:0);
    $width (negedge col4, 0:0:0);
  endspecify

endmodule

module xo2iobuf0216 ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module col3 ( output PADDI, input col3 );

  xo2iobuf0216 col3_pad( .Z(PADDI), .PAD(col3));

  specify
    (col3 => PADDI) = (0:0:0,0:0:0);
    $width (posedge col3, 0:0:0);
    $width (negedge col3, 0:0:0);
  endspecify

endmodule

module col2 ( output PADDI, input col2 );

  xo2iobuf0216 col2_pad( .Z(PADDI), .PAD(col2));

  specify
    (col2 => PADDI) = (0:0:0,0:0:0);
    $width (posedge col2, 0:0:0);
    $width (negedge col2, 0:0:0);
  endspecify

endmodule

module col1 ( output PADDI, input col1 );

  xo2iobuf0216 col1_pad( .Z(PADDI), .PAD(col1));

  specify
    (col1 => PADDI) = (0:0:0,0:0:0);
    $width (posedge col1, 0:0:0);
    $width (negedge col1, 0:0:0);
  endspecify

endmodule

module clock ( output PADDI, input clock );

  xo2iobuf0216 clock_pad( .Z(PADDI), .PAD(clock));

  specify
    (clock => PADDI) = (0:0:0,0:0:0);
    $width (posedge clock, 0:0:0);
    $width (negedge clock, 0:0:0);
  endspecify

endmodule

module led3 ( input PADDO, output led3 );
  wire   GNDI;

  xo2iobuf led3_pad( .I(PADDO), .T(GNDI), .PAD(led3));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led3) = (0:0:0,0:0:0);
  endspecify

endmodule

module led2 ( input PADDO, output led2 );
  wire   GNDI;

  xo2iobuf led2_pad( .I(PADDO), .T(GNDI), .PAD(led2));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led2) = (0:0:0,0:0:0);
  endspecify

endmodule

module led1 ( input PADDO, output led1 );
  wire   GNDI;

  xo2iobuf led1_pad( .I(PADDO), .T(GNDI), .PAD(led1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led1) = (0:0:0,0:0:0);
  endspecify

endmodule

module led0 ( input PADDO, output led0 );
  wire   GNDI;

  xo2iobuf led0_pad( .I(PADDO), .T(GNDI), .PAD(led0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => led0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SER ( input PADDO, output SER );
  wire   GNDI;

  xo2iobuf SER_pad( .I(PADDO), .T(GNDI), .PAD(SER));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => SER) = (0:0:0,0:0:0);
  endspecify

endmodule

module RCK ( input PADDO, output RCK );
  wire   GNDI;

  xo2iobuf RCK_pad( .I(PADDO), .T(GNDI), .PAD(RCK));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => RCK) = (0:0:0,0:0:0);
  endspecify

endmodule
