{"cells":[{"name":{"_data_":"Lab1","_wellknowntype_":"string"},"views":[{"name":{"_data_":"layout","_wellknowntype_":"string"},"references":{"cells":[],"externalFiles":[],"libraries":[],"libraryFiles":[],"pcbVias":[],"views":[]},"timestamp":[{"file":{"_data_":".","_wellknowntype_":"string"},"time":{"_data_":1706905692247,"_wellknowntype_":"int64"}},{"file":{"_data_":"layout.oa","_wellknowntype_":"string"},"time":{"_data_":1706905690368,"_wellknowntype_":"int64"}},{"file":{"_data_":"master.tag","_wellknowntype_":"string"},"time":{"_data_":1706822319705,"_wellknowntype_":"int64"}}]}]}],"name":{"_data_":"Lab1_lib","_wellknowntype_":"string"},"version":{"_data_":1.0,"_wellknowntype_":"double"}}