{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608255014225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608255014226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 20:30:14 2020 " "Processing started: Thu Dec 17 20:30:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608255014226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255014226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255014226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608255015072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608255015072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/pll/clk50to85m.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/pll/clk50to85m.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to85M " "Found entity 1: clk50to85M" {  } { { "scr/PLL/clk50to85M.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/PLL/clk50to85M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608255030954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255030954 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "FSM_game.v(202) " "Verilog HDL syntax warning at FSM_game.v(202): extra block comment delimiter characters /* within block comment" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 202 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1608255030960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_game.v(62) " "Verilog HDL information at FSM_game.v(62): always construct contains both blocking and non-blocking assignments" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608255030960 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_game.v(231) " "Verilog HDL information at FSM_game.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608255030961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/fsm_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/fsm_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608255030961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255030961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/VGA_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608255030966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255030966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/test_VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608255030972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255030972 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buffer_ram_dp.v(26) " "Verilog HDL information at buffer_ram_dp.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608255030975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/buffer_ram_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608255030976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255030976 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(25) " "Verilog HDL Parameter Declaration warning at FSM_game.v(25): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030976 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(26) " "Verilog HDL Parameter Declaration warning at FSM_game.v(26): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(27) " "Verilog HDL Parameter Declaration warning at FSM_game.v(27): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(28) " "Verilog HDL Parameter Declaration warning at FSM_game.v(28): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(29) " "Verilog HDL Parameter Declaration warning at FSM_game.v(29): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(31) " "Verilog HDL Parameter Declaration warning at FSM_game.v(31): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(32) " "Verilog HDL Parameter Declaration warning at FSM_game.v(32): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(33) " "Verilog HDL Parameter Declaration warning at FSM_game.v(33): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(34) " "Verilog HDL Parameter Declaration warning at FSM_game.v(34): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030977 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(35) " "Verilog HDL Parameter Declaration warning at FSM_game.v(35): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 35 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030978 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(54) " "Verilog HDL Parameter Declaration warning at FSM_game.v(54): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030978 ""}
{ "Error" "EVRFX_SV_NO_SINGLE_VALUED_PACKED_DIMENSION" "FSM_game.v(59) " "SystemVerilog error at FSM_game.v(59): can't declare packed array dimension with a single-valued range" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 59 0 0 } }  } 0 10989 "SystemVerilog error at %1!s!: can't declare packed array dimension with a single-valued range" 0 0 "Analysis & Synthesis" 0 -1 1608255030978 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "pos_init2 FSM_game.v(60) " "Verilog HDL Continuous Assignment error at FSM_game.v(60): object \"pos_init2\" on left-hand side of assignment must have a net type" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 60 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1608255030978 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(223) " "Verilog HDL Parameter Declaration warning at FSM_game.v(223): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/scr/FSM_game.v" 223 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1608255030979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.map.smsg " "Generated suppressed messages file C:/Users/USER/Documents/2020-2/electronica digital l/github/wp01-vga-grupo05/hdl/quartus/output_files/test_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255031019 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608255031219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 17 20:30:31 2020 " "Processing ended: Thu Dec 17 20:30:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608255031219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608255031219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608255031219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255031219 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608255031878 ""}
