Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/MyDesigns/VHDL Xilinx/mux_sch/mux_isim_beh.exe -prj G:/MyDesigns/VHDL Xilinx/mux_sch/mux_beh.prj work.mux 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/MyDesigns/VHDL Xilinx/mux_sch/mux.vhf" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Compiling package vcomponents
Compiling architecture and3_v of entity and3 [and3_default]
Compiling architecture and3b1_v of entity and3b1 [and3b1_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture behavioral of entity m2_1e_mxilinx_mux [m2_1e_mxilinx_mux_default]
Compiling architecture and2b1_v of entity and2b1 [and2b1_default]
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture behavioral of entity m2_1_mxilinx_mux [m2_1_mxilinx_mux_default]
Compiling architecture behavioral of entity m4_1e_mxilinx_mux [m4_1e_mxilinx_mux_default]
Compiling architecture behavioral of entity mux
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable G:/MyDesigns/VHDL Xilinx/mux_sch/mux_isim_beh.exe
Fuse Memory Usage: 31376 KB
Fuse CPU Usage: 483 ms
