Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9


 Netlist Reading Time = 0.0 seconds
Imported the file:
   C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.edn

The Import command succeeded ( 00:00:02 )
Info: The design C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
      OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb was last modified by
      software version 11.9.0.4.
Opened an existing Libero design C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb.
'BA_NAME' set to 'Minimal_SoC_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P125
Package     : 144 TQFP
Source      : C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.edn
Format      : EDIF
Topcell     : Minimal_SoC
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net IO_OUT[0] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[0] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[1] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[7] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[8] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[9] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[10] drives no load.
Warning: CMP201: Net COREABC_0_APB3master_PADDR[11] drives no load.
Warning: CMP201: Net Minimal_SoC_with_PLL_0/Core_GLB drives no load.
Warning: CMP201: Net Minimal_SoC_with_PLL_0/Core_GLC drives no load.
Warning: CMP201: Net Minimal_SoC_with_PLL_0/LOCK drives no load.
Warning: CMP201: Net Minimal_SoC_with_PLL_0/Core_YB drives no load.
Warning: CMP201: Net Minimal_SoC_with_PLL_0/Core_YC drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/Ram256x16_R0C0_RD16 drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/Ram256x16_R0C0_RD17 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/AEMP\
         TY drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_FULL drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD8 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD9 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD10 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD11 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD12 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD13 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD14 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD15 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD16 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD17 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/AEM\
         PTY drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_FULL_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD8_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD9_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD10_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD11_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD12_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD13_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD14_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD15_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD16_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD17_0 drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   12
  - Buffers:                1
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        108

    Total macros optimized  121

Warning: CMP503: Remapped 84 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 40 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   2767  Total:   3072   (90.07%)
    IO (W/ clocks)             Used:     13  Total:    100   (13.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      1  Total:      1   (100.00%)
    RAM/FIFO                   Used:      3  Total:      8   (37.50%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 2207         | 2207
    SEQ     | 560          | 560

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 6             | 0            | 0
    Output I/O                            | 5             | 0            | 0
    Bidirectional I/O                     | 2             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 6     | 5      | 2

I/O Placement:

    Locked  :  13 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    19      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_2
                          Driver: COREABC_0/genblk2.RSTSYNC2_2
    18      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_0
                          Driver: COREABC_0/genblk2.RSTSYNC2_0
    18      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_1
                          Driver: COREABC_0/genblk2.RSTSYNC2_1
    17      SET/RESET_NET Net   : CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
                          Driver: CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
    12      SET/RESET_NET Net   : PRESETN
                          Driver: COREABC_0/genblk2.RSTSYNC2

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    566     CLK_NET       Net   : GLA
                          Driver: Minimal_SoC_with_PLL_0/Core
                          Source: ESSENTIAL
    384     SET/RESET_NET Net   : COREABC_0_PRESETN_0
                          Driver: COREABC_0_PRESETN_RNIUAJ1
                          Source: NETLIST
    51      INT_NET       Net   : COREABC_0_APB3master_PADDR[2]
                          Driver: COREABC_0_PADDR_M_RNIUKR2[2]
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    27      INT_NET       Net   : COREABC_0_APB3master_PADDR[12]
                          Driver: COREABC_0/UROM.INSTR_SLOT[0]
    24      INT_NET       Net   : CORESPI_0.USPI.URF.N_127
                          Driver: CORESPI_0/USPI/URF/control15_0_a2_0
    24      INT_NET       Net   : CoreTimer_0/un1_PreScale8_0
                          Driver: CoreTimer_0/LoadEnReg_RNIRS88E
    23      INT_NET       Net   : COREABC_0/UROM.INSTR_CMD[1]
                          Driver: COREABC_0/UROM.INSTR_CMD[1]
    23      INT_NET       Net   : COREABC_0/SMADDR_0[2]
                          Driver: COREABC_0/SMADDR_0[2]/U1
    23      INT_NET       Net   : COREABC_0/SMADDR_1[2]
                          Driver: COREABC_0/SMADDR_1[2]/U1
    22      INT_NET       Net   : COREABC_0_APB3master_PWDATA[1]
                          Driver: COREABC_0/un1_ACCUMULATOR_PWDATA_M[1]
    22      INT_NET       Net   : COREABC_0_APB3master_PWDATA[2]
                          Driver: COREABC_0/un1_ACCUMULATOR_PWDATA_M[2]
    22      INT_NET       Net   : CoreTimer_0/PrdataNextEn
                          Driver: CoreTimer_0/PrdataNextEn
    22      INT_NET       Net   : COREABC_0/SMADDR[2]
                          Driver: COREABC_0/SMADDR[2]/U1

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    27      INT_NET       Net   : COREABC_0_APB3master_PADDR[12]
                          Driver: COREABC_0/UROM.INSTR_SLOT[0]
    25      INT_NET       Net   : COREABC_0_APB3master_PADDR[3]
                          Driver: COREABC_0/un1_ACCUMULATOR_PADDR_M_1[3]
    24      INT_NET       Net   : CORESPI_0.USPI.URF.N_127
                          Driver: CORESPI_0/USPI/URF/control15_0_a2_0
    24      INT_NET       Net   : CoreTimer_0/un1_PreScale8_0
                          Driver: CoreTimer_0/LoadEnReg_RNIRS88E
    23      INT_NET       Net   : COREABC_0/UROM.INSTR_CMD[1]
                          Driver: COREABC_0/UROM.INSTR_CMD[1]
    23      INT_NET       Net   : COREABC_0/SMADDR_0[2]
                          Driver: COREABC_0/SMADDR_0[2]/U1
    23      INT_NET       Net   : COREABC_0/SMADDR_1[2]
                          Driver: COREABC_0/SMADDR_1[2]/U1
    22      INT_NET       Net   : COREABC_0_APB3master_PWDATA[1]
                          Driver: COREABC_0/un1_ACCUMULATOR_PWDATA_M[1]
    22      INT_NET       Net   : COREABC_0_APB3master_PWDATA[2]
                          Driver: COREABC_0/un1_ACCUMULATOR_PWDATA_M[2]
    22      INT_NET       Net   : CoreTimer_0/PrdataNextEn
                          Driver: CoreTimer_0/PrdataNextEn

The Compile command succeeded ( 00:00:02 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Sat Jul 30 00:51:25 2022

Placer Finished: Sat Jul 30 00:52:16 2022
Total Placer CPU Time:     00:00:51

                        o - o - o - o - o - o


Timing-driven Router 
Design: Minimal_SoC                     Started: Sat Jul 30 00:52:20 2022

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: Minimal_SoC                     
Finished: Sat Jul 30 00:52:43 2022
Total CPU Time:     00:00:22            Total Elapsed Time: 00:00:23
Total Memory Usage: 175.1 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:01:26 )
Warning: You changed the output filename from
         'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
         OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC' to
         'C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
         OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_with_UART_FEEDBACK'. This
         may impact Libero. Do you wish to continue? [YES]

The Export-map command succeeded ( 00:00:08 )
Wrote to the file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_with_UART_FEEDBACK.pdb
Wrote to the file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_with_UART_FEEDBACK.dat
CHECKSUM: EDFB

The Generate programming file command succeeded ( 00:00:09 )
Warning: File C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
         OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_ba.sdf
         already exists.
         Do you want to replace the file? [YES]
Back-annotated to the file(s):
   .\Minimal_SoC_ba.sdf
   .\Minimal_SoC_ba.v

The Back-Annotate command succeeded ( 00:00:01 )
Design saved to file C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb.
Wrote pin report to file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

