

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Sat Jul 08 02:27:44 2023

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	text0,global,reloc=2,class=CODE,delta=1
    10                           	psect	text1,global,reloc=2,class=CODE,delta=1
    11                           	psect	text2,global,reloc=2,class=CODE,delta=1
    12                           	psect	text3,global,reloc=2,class=CODE,delta=1
    13                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    14                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    15                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    16                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    17   000000                     
    18                           ; Version 2.40
    19                           ; Generated 17/11/2021 GMT
    20                           ; 
    21                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    22                           ; All rights reserved.
    23                           ; 
    24                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    25                           ; 
    26                           ; Redistribution and use in source and binary forms, with or without modification, are
    27                           ; permitted provided that the following conditions are met:
    28                           ; 
    29                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    30                           ;        conditions and the following disclaimer.
    31                           ; 
    32                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    33                           ;        of conditions and the following disclaimer in the documentation and/or other
    34                           ;        materials provided with the distribution. Publication is not required when
    35                           ;        this file is used in an embedded application.
    36                           ; 
    37                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    38                           ;        software without specific prior written permission.
    39                           ; 
    40                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    41                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    42                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    43                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    44                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    45                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    46                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    47                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    48                           ; 
    49                           ; 
    50                           ; Code-generator required, PIC18F4620 Definitions
    51                           ; 
    52                           ; SFR Addresses
    53   000000                     
    54                           	psect	idataCOMRAM
    55   00FCB7                     __pidataCOMRAM:
    56                           	callstack 0
    57                           
    58                           ;initializer for _port_registers
    59   00FCB7  80                 	db	128
    60   00FCB8  0F                 	db	15
    61   00FCB9  81                 	db	129
    62   00FCBA  0F                 	db	15
    63   00FCBB  82                 	db	130
    64   00FCBC  0F                 	db	15
    65   00FCBD  83                 	db	131
    66   00FCBE  0F                 	db	15
    67   00FCBF  84                 	db	132
    68   00FCC0  0F                 	db	15
    69                           
    70                           ;initializer for _lat_registers
    71   00FCC1  89                 	db	137
    72   00FCC2  0F                 	db	15
    73   00FCC3  8A                 	db	138
    74   00FCC4  0F                 	db	15
    75   00FCC5  8B                 	db	139
    76   00FCC6  0F                 	db	15
    77   00FCC7  8C                 	db	140
    78   00FCC8  0F                 	db	15
    79   00FCC9  8D                 	db	141
    80   00FCCA  0F                 	db	15
    81                           
    82                           ;initializer for _tris_registers
    83   00FCCB  92                 	db	146
    84   00FCCC  0F                 	db	15
    85   00FCCD  93                 	db	147
    86   00FCCE  0F                 	db	15
    87   00FCCF  94                 	db	148
    88   00FCD0  0F                 	db	15
    89   00FCD1  95                 	db	149
    90   00FCD2  0F                 	db	15
    91   00FCD3  96                 	db	150
    92   00FCD4  0F                 	db	15
    93                           
    94                           ;initializer for _led3
    95   00FCD5  92                 	db	146
    96                           
    97                           ;initializer for _led2
    98   00FCD6  0A                 	db	10
    99                           
   100                           ;initializer for _led1
   101   00FCD7  82                 	db	130
   102   000000                     _PORTE	set	3972
   103   000000                     _PORTD	set	3971
   104   000000                     _PORTC	set	3970
   105   000000                     _PORTB	set	3969
   106   000000                     _PORTA	set	3968
   107   000000                     _LATA	set	3977
   108   000000                     _TRISA	set	3986
   109   000000                     _TRISE	set	3990
   110   000000                     _TRISD	set	3989
   111   000000                     _TRISC	set	3988
   112   000000                     _TRISB	set	3987
   113   000000                     _LATE	set	3981
   114   000000                     _LATD	set	3980
   115   000000                     _LATC	set	3979
   116   000000                     _LATB	set	3978
   117                           
   118                           ; #config settings
   119                           
   120                           	psect	cinit
   121   00FD00                     __pcinit:
   122                           	callstack 0
   123   00FD00                     start_initialization:
   124                           	callstack 0
   125   00FD00                     __initialization:
   126                           	callstack 0
   127                           
   128                           ; Initialize objects allocated to COMRAM (33 bytes)
   129                           ; load TBLPTR registers with __pidataCOMRAM
   130   00FD00  0EB7               	movlw	low __pidataCOMRAM
   131   00FD02  6EF6               	movwf	tblptrl,c
   132   00FD04  0EFC               	movlw	high __pidataCOMRAM
   133   00FD06  6EF7               	movwf	tblptrh,c
   134   00FD08  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   135   00FD0A  6EF8               	movwf	tblptru,c
   136   00FD0C  EE00  F001         	lfsr	0,__pdataCOMRAM
   137   00FD10  EE10 F021          	lfsr	1,33
   138   00FD14                     copy_data0:
   139   00FD14  0009               	tblrd		*+
   140   00FD16  CFF5 FFEE          	movff	tablat,postinc0
   141   00FD1A  50E5               	movf	postdec1,w,c
   142   00FD1C  50E1               	movf	fsr1l,w,c
   143   00FD1E  E1FA               	bnz	copy_data0
   144   00FD20                     end_of_initialization:
   145                           	callstack 0
   146   00FD20                     __end_of__initialization:
   147                           	callstack 0
   148   00FD20  0E00               	movlw	low (__Lmediumconst shr (0+16))
   149   00FD22  6EF8               	movwf	tblptru,c
   150   00FD24  0100               	movlb	0
   151   00FD26  EF6C  F07E         	goto	_main	;jump to C main() function
   152                           
   153                           	psect	dataCOMRAM
   154   000001                     __pdataCOMRAM:
   155                           	callstack 0
   156   000001                     _port_registers:
   157                           	callstack 0
   158   000001                     	ds	10
   159   00000B                     _lat_registers:
   160                           	callstack 0
   161   00000B                     	ds	10
   162   000015                     _tris_registers:
   163                           	callstack 0
   164   000015                     	ds	10
   165   00001F                     _led3:
   166                           	callstack 0
   167   00001F                     	ds	1
   168   000020                     _led2:
   169                           	callstack 0
   170   000020                     	ds	1
   171   000021                     _led1:
   172                           	callstack 0
   173   000021                     	ds	1
   174                           
   175                           	psect	cstackCOMRAM
   176   000022                     __pcstackCOMRAM:
   177                           	callstack 0
   178   000022                     gpio_pin_direction_intialize@_pin_config:
   179                           	callstack 0
   180   000022                     gpio_pin_write_logic@_pin_config:
   181                           	callstack 0
   182                           
   183                           ; 2 bytes @ 0x0
   184   000022                     	ds	2
   185   000024                     ??_gpio_pin_direction_intialize:
   186   000024                     gpio_pin_write_logic@logic:
   187                           	callstack 0
   188                           
   189                           ; 1 bytes @ 0x2
   190   000024                     	ds	1
   191   000025                     ??_gpio_pin_write_logic:
   192                           
   193                           ; 1 bytes @ 0x3
   194   000025                     	ds	5
   195   00002A                     gpio_pin_direction_intialize@ret:
   196                           	callstack 0
   197                           
   198                           ; 1 bytes @ 0x8
   199   00002A                     	ds	1
   200   00002B                     gpio_pin_write_logic@ret:
   201                           	callstack 0
   202                           
   203                           ; 1 bytes @ 0x9
   204   00002B                     	ds	1
   205   00002C                     gpio_pin_intialize@_pin_config:
   206                           	callstack 0
   207                           
   208                           ; 2 bytes @ 0xA
   209   00002C                     	ds	2
   210   00002E                     ??_gpio_pin_intialize:
   211                           
   212                           ; 1 bytes @ 0xC
   213   00002E                     	ds	1
   214   00002F                     gpio_pin_intialize@ret:
   215                           	callstack 0
   216                           
   217                           ; 1 bytes @ 0xD
   218   00002F                     	ds	1
   219   000030                     
   220                           ; 1 bytes @ 0xE
   221 ;;
   222 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   223 ;;
   224 ;; *************** function _main *****************
   225 ;; Defined at:
   226 ;;		line 32 in file "application.c"
   227 ;; Parameters:    Size  Location     Type
   228 ;;		None
   229 ;; Auto vars:     Size  Location     Type
   230 ;;		None
   231 ;; Return value:  Size  Location     Type
   232 ;;                  2  111[None  ] int 
   233 ;; Registers used:
   234 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   235 ;; Tracked objects:
   236 ;;		On entry : 0/0
   237 ;;		On exit  : 0/0
   238 ;;		Unchanged: 0/0
   239 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   240 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   241 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   242 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   243 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   244 ;;Total ram usage:        0 bytes
   245 ;; Hardware stack levels required when called: 2
   246 ;; This function calls:
   247 ;;		_gpio_pin_intialize
   248 ;; This function is called by:
   249 ;;		Startup code after reset
   250 ;; This function uses a non-reentrant model
   251 ;;
   252                           
   253                           	psect	text0
   254   00FCD8                     __ptext0:
   255                           	callstack 0
   256   00FCD8                     _main:
   257                           	callstack 29
   258   00FCD8                     
   259                           ;application.c: 33:     gpio_pin_intialize(&led1);
   260   00FCD8  0E21               	movlw	low _led1
   261   00FCDA  6E2C               	movwf	gpio_pin_intialize@_pin_config^0,c
   262   00FCDC  0E00               	movlw	high _led1
   263   00FCDE  6E2D               	movwf	(gpio_pin_intialize@_pin_config+1)^0,c
   264   00FCE0  EC95  F07E         	call	_gpio_pin_intialize	;wreg free
   265                           
   266                           ;application.c: 34:     gpio_pin_intialize(&led2);
   267   00FCE4  0E20               	movlw	low _led2
   268   00FCE6  6E2C               	movwf	gpio_pin_intialize@_pin_config^0,c
   269   00FCE8  0E00               	movlw	high _led2
   270   00FCEA  6E2D               	movwf	(gpio_pin_intialize@_pin_config+1)^0,c
   271   00FCEC  EC95  F07E         	call	_gpio_pin_intialize	;wreg free
   272                           
   273                           ;application.c: 35:     gpio_pin_intialize(&led3);
   274   00FCF0  0E1F               	movlw	low _led3
   275   00FCF2  6E2C               	movwf	gpio_pin_intialize@_pin_config^0,c
   276   00FCF4  0E00               	movlw	high _led3
   277   00FCF6  6E2D               	movwf	(gpio_pin_intialize@_pin_config+1)^0,c
   278   00FCF8  EC95  F07E         	call	_gpio_pin_intialize	;wreg free
   279   00FCFC  EF00  F000         	goto	start
   280   00FD00                     __end_of_main:
   281                           	callstack 0
   282                           
   283 ;; *************** function _gpio_pin_intialize *****************
   284 ;; Defined at:
   285 ;;		line 14 in file "MCAL_layer/GPIO/hal_gpio.c"
   286 ;; Parameters:    Size  Location     Type
   287 ;;  _pin_config     2   10[COMRAM] PTR const struct .
   288 ;;		 -> led3(1), led2(1), led1(1), 
   289 ;; Auto vars:     Size  Location     Type
   290 ;;  ret             1   13[COMRAM] unsigned char 
   291 ;; Return value:  Size  Location     Type
   292 ;;                  1    wreg      unsigned char 
   293 ;; Registers used:
   294 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   295 ;; Tracked objects:
   296 ;;		On entry : 0/0
   297 ;;		On exit  : 0/0
   298 ;;		Unchanged: 0/0
   299 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   300 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   301 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   302 ;;      Temps:          1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   303 ;;      Totals:         4       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   304 ;;Total ram usage:        4 bytes
   305 ;; Hardware stack levels used: 1
   306 ;; Hardware stack levels required when called: 1
   307 ;; This function calls:
   308 ;;		_gpio_pin_direction_intialize
   309 ;;		_gpio_pin_write_logic
   310 ;; This function is called by:
   311 ;;		_main
   312 ;; This function uses a non-reentrant model
   313 ;;
   314                           
   315                           	psect	text1
   316   00FD2A                     __ptext1:
   317                           	callstack 0
   318   00FD2A                     _gpio_pin_intialize:
   319                           	callstack 29
   320   00FD2A                     
   321                           ;MCAL_layer/GPIO/hal_gpio.c: 16:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          8 -1){
   322   00FD2A  502C               	movf	gpio_pin_intialize@_pin_config^0,w,c
   323   00FD2C  102D               	iorwf	(gpio_pin_intialize@_pin_config+1)^0,w,c
   324   00FD2E  B4D8               	btfsc	status,2,c
   325   00FD30  EF9C  F07E         	goto	u271
   326   00FD34  EF9E  F07E         	goto	u270
   327   00FD38                     u271:
   328   00FD38  EFAF  F07E         	goto	l928
   329   00FD3C                     u270:
   330   00FD3C  C02C  FFD9         	movff	gpio_pin_intialize@_pin_config,fsr2l
   331   00FD40  C02D  FFDA         	movff	gpio_pin_intialize@_pin_config+1,fsr2h
   332   00FD44  30DF               	rrcf	223,w,c
   333   00FD46  32E8               	rrcf	wreg,f,c
   334   00FD48  32E8               	rrcf	wreg,f,c
   335   00FD4A  0B07               	andlw	7
   336   00FD4C  6E2E               	movwf	??_gpio_pin_intialize^0,c
   337   00FD4E  0E07               	movlw	7
   338   00FD50  642E               	cpfsgt	??_gpio_pin_intialize^0,c
   339   00FD52  EFAD  F07E         	goto	u281
   340   00FD56  EFAF  F07E         	goto	u280
   341   00FD5A                     u281:
   342   00FD5A  EFB1  F07E         	goto	l930
   343   00FD5E                     u280:
   344   00FD5E                     l928:
   345                           
   346                           ;MCAL_layer/GPIO/hal_gpio.c: 18:     }
   347   00FD5E  EFC7  F07E         	goto	l47
   348   00FD62                     l930:
   349                           
   350                           ;MCAL_layer/GPIO/hal_gpio.c: 20:         ret = gpio_pin_direction_intialize(_pin_config)
      +                          ;
   351   00FD62  C02C  F022         	movff	gpio_pin_intialize@_pin_config,gpio_pin_direction_intialize@_pin_config
   352   00FD66  C02D  F023         	movff	gpio_pin_intialize@_pin_config+1,gpio_pin_direction_intialize@_pin_config+1
   353   00FD6A  EC5E  F07F         	call	_gpio_pin_direction_intialize	;wreg free
   354   00FD6E  6E2F               	movwf	gpio_pin_intialize@ret^0,c
   355                           
   356                           ;MCAL_layer/GPIO/hal_gpio.c: 21:         ret = gpio_pin_write_logic(_pin_config, _pin_co
      +                          nfig->logic);
   357   00FD70  C02C  F022         	movff	gpio_pin_intialize@_pin_config,gpio_pin_write_logic@_pin_config
   358   00FD74  C02D  F023         	movff	gpio_pin_intialize@_pin_config+1,gpio_pin_write_logic@_pin_config+1
   359   00FD78  C02C  FFD9         	movff	gpio_pin_intialize@_pin_config,fsr2l
   360   00FD7C  C02D  FFDA         	movff	gpio_pin_intialize@_pin_config+1,fsr2h
   361   00FD80  0E00               	movlw	0
   362   00FD82  BEDF               	btfsc	indf2,7,c
   363   00FD84  0E01               	movlw	1
   364   00FD86  6E24               	movwf	gpio_pin_write_logic@logic^0,c
   365   00FD88  ECC8  F07E         	call	_gpio_pin_write_logic	;wreg free
   366   00FD8C  6E2F               	movwf	gpio_pin_intialize@ret^0,c
   367   00FD8E                     l47:
   368   00FD8E  0012               	return		;funcret
   369   00FD90                     __end_of_gpio_pin_intialize:
   370                           	callstack 0
   371                           
   372 ;; *************** function _gpio_pin_write_logic *****************
   373 ;; Defined at:
   374 ;;		line 55 in file "MCAL_layer/GPIO/hal_gpio.c"
   375 ;; Parameters:    Size  Location     Type
   376 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   377 ;;		 -> led3(1), led2(1), led1(1), 
   378 ;;  logic           1    2[COMRAM] enum E2798
   379 ;; Auto vars:     Size  Location     Type
   380 ;;  ret             1    9[COMRAM] unsigned char 
   381 ;; Return value:  Size  Location     Type
   382 ;;                  1    wreg      unsigned char 
   383 ;; Registers used:
   384 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   385 ;; Tracked objects:
   386 ;;		On entry : 0/0
   387 ;;		On exit  : 0/0
   388 ;;		Unchanged: 0/0
   389 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   390 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   391 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   392 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   393 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   394 ;;Total ram usage:       10 bytes
   395 ;; Hardware stack levels used: 1
   396 ;; This function calls:
   397 ;;		Nothing
   398 ;; This function is called by:
   399 ;;		_gpio_pin_intialize
   400 ;; This function uses a non-reentrant model
   401 ;;
   402                           
   403                           	psect	text2
   404   00FD90                     __ptext2:
   405                           	callstack 0
   406   00FD90                     _gpio_pin_write_logic:
   407                           	callstack 29
   408   00FD90                     
   409                           ;MCAL_layer/GPIO/hal_gpio.c: 56:     Std_ReturnType ret = (Std_ReturnType)0x01;
   410   00FD90  0E01               	movlw	1
   411   00FD92  6E2B               	movwf	gpio_pin_write_logic@ret^0,c
   412   00FD94                     
   413                           ;MCAL_layer/GPIO/hal_gpio.c: 57:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          8 -1){
   414   00FD94  5022               	movf	gpio_pin_write_logic@_pin_config^0,w,c
   415   00FD96  1023               	iorwf	(gpio_pin_write_logic@_pin_config+1)^0,w,c
   416   00FD98  B4D8               	btfsc	status,2,c
   417   00FD9A  EFD1  F07E         	goto	u231
   418   00FD9E  EFD3  F07E         	goto	u230
   419   00FDA2                     u231:
   420   00FDA2  EFE4  F07E         	goto	l904
   421   00FDA6                     u230:
   422   00FDA6  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   423   00FDAA  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   424   00FDAE  30DF               	rrcf	223,w,c
   425   00FDB0  32E8               	rrcf	wreg,f,c
   426   00FDB2  32E8               	rrcf	wreg,f,c
   427   00FDB4  0B07               	andlw	7
   428   00FDB6  6E25               	movwf	??_gpio_pin_write_logic^0,c
   429   00FDB8  0E07               	movlw	7
   430   00FDBA  6425               	cpfsgt	??_gpio_pin_write_logic^0,c
   431   00FDBC  EFE2  F07E         	goto	u241
   432   00FDC0  EFE4  F07E         	goto	u240
   433   00FDC4                     u241:
   434   00FDC4  EF47  F07F         	goto	l912
   435   00FDC8                     u240:
   436   00FDC8                     l904:
   437                           
   438                           ;MCAL_layer/GPIO/hal_gpio.c: 58:         ret = (Std_ReturnType)0x00;
   439   00FDC8  0E00               	movlw	0
   440   00FDCA  6E2B               	movwf	gpio_pin_write_logic@ret^0,c
   441                           
   442                           ;MCAL_layer/GPIO/hal_gpio.c: 59:     }
   443   00FDCC  EF5C  F07F         	goto	l914
   444   00FDD0                     l906:
   445                           
   446                           ;MCAL_layer/GPIO/hal_gpio.c: 63:                 (*lat_registers[_pin_config->port] &= ~
      +                          ((uint8)1 << _pin_config->pin));
   447   00FDD0  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   448   00FDD4  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   449   00FDD8  30DF               	rrcf	223,w,c
   450   00FDDA  32E8               	rrcf	wreg,f,c
   451   00FDDC  32E8               	rrcf	wreg,f,c
   452   00FDDE  0B07               	andlw	7
   453   00FDE0  6E25               	movwf	??_gpio_pin_write_logic^0,c
   454   00FDE2  0E01               	movlw	1
   455   00FDE4  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   456   00FDE6  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   457   00FDE8  EFF8  F07E         	goto	u254
   458   00FDEC                     u255:
   459   00FDEC  90D8               	bcf	status,0,c
   460   00FDEE  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   461   00FDF0                     u254:
   462   00FDF0  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   463   00FDF2  EFF6  F07E         	goto	u255
   464   00FDF6  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   465   00FDF8  0AFF               	xorlw	255
   466   00FDFA  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   467   00FDFC  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   468   00FE00  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   469   00FE04  50DF               	movf	223,w,c
   470   00FE06  0B07               	andlw	7
   471   00FE08  6E28               	movwf	(??_gpio_pin_write_logic+3)^0,c
   472   00FE0A  5028               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   473   00FE0C  0D02               	mullw	2
   474   00FE0E  0E0B               	movlw	low _lat_registers
   475   00FE10  24F3               	addwf	243,w,c
   476   00FE12  6ED9               	movwf	fsr2l,c
   477   00FE14  0E00               	movlw	high _lat_registers
   478   00FE16  20F4               	addwfc	prodh,w,c
   479   00FE18  6EDA               	movwf	fsr2h,c
   480   00FE1A  CFDE F029          	movff	postinc2,??_gpio_pin_write_logic+4
   481   00FE1E  CFDD F02A          	movff	postdec2,??_gpio_pin_write_logic+5
   482   00FE22  C029  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   483   00FE26  C02A  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   484   00FE2A  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   485   00FE2C  16DF               	andwf	indf2,f,c
   486                           
   487                           ;MCAL_layer/GPIO/hal_gpio.c: 64:                 break;
   488   00FE2E  EF5C  F07F         	goto	l914
   489   00FE32                     l908:
   490                           
   491                           ;MCAL_layer/GPIO/hal_gpio.c: 66:                 (*lat_registers[_pin_config->port] |= (
      +                          (uint8)1 << _pin_config->pin));
   492   00FE32  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   493   00FE36  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   494   00FE3A  30DF               	rrcf	223,w,c
   495   00FE3C  32E8               	rrcf	wreg,f,c
   496   00FE3E  32E8               	rrcf	wreg,f,c
   497   00FE40  0B07               	andlw	7
   498   00FE42  6E25               	movwf	??_gpio_pin_write_logic^0,c
   499   00FE44  0E01               	movlw	1
   500   00FE46  6E26               	movwf	(??_gpio_pin_write_logic+1)^0,c
   501   00FE48  2A25               	incf	??_gpio_pin_write_logic^0,f,c
   502   00FE4A  EF29  F07F         	goto	u264
   503   00FE4E                     u265:
   504   00FE4E  90D8               	bcf	status,0,c
   505   00FE50  3626               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   506   00FE52                     u264:
   507   00FE52  2E25               	decfsz	??_gpio_pin_write_logic^0,f,c
   508   00FE54  EF27  F07F         	goto	u265
   509   00FE58  C022  FFD9         	movff	gpio_pin_write_logic@_pin_config,fsr2l
   510   00FE5C  C023  FFDA         	movff	gpio_pin_write_logic@_pin_config+1,fsr2h
   511   00FE60  50DF               	movf	223,w,c
   512   00FE62  0B07               	andlw	7
   513   00FE64  6E27               	movwf	(??_gpio_pin_write_logic+2)^0,c
   514   00FE66  5027               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   515   00FE68  0D02               	mullw	2
   516   00FE6A  0E0B               	movlw	low _lat_registers
   517   00FE6C  24F3               	addwf	243,w,c
   518   00FE6E  6ED9               	movwf	fsr2l,c
   519   00FE70  0E00               	movlw	high _lat_registers
   520   00FE72  20F4               	addwfc	prodh,w,c
   521   00FE74  6EDA               	movwf	fsr2h,c
   522   00FE76  CFDE F028          	movff	postinc2,??_gpio_pin_write_logic+3
   523   00FE7A  CFDD F029          	movff	postdec2,??_gpio_pin_write_logic+4
   524   00FE7E  C028  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   525   00FE82  C029  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   526   00FE86  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   527   00FE88  12DF               	iorwf	indf2,f,c
   528                           
   529                           ;MCAL_layer/GPIO/hal_gpio.c: 67:                 break;
   530   00FE8A  EF5C  F07F         	goto	l914
   531   00FE8E                     l912:
   532   00FE8E  5024               	movf	gpio_pin_write_logic@logic^0,w,c
   533   00FE90  6E25               	movwf	??_gpio_pin_write_logic^0,c
   534   00FE92  6A26               	clrf	(??_gpio_pin_write_logic+1)^0,c
   535                           
   536                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   537                           ; Switch size 1, requested type "simple"
   538                           ; Number of cases is 1, Range of values is 0 to 0
   539                           ; switch strategies available:
   540                           ; Name         Instructions Cycles
   541                           ; simple_byte            4     3 (average)
   542                           ;	Chosen strategy is simple_byte
   543   00FE94  5026               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   544   00FE96  0A00               	xorlw	0	; case 0
   545   00FE98  B4D8               	btfsc	status,2,c
   546   00FE9A  EF51  F07F         	goto	l946
   547   00FE9E  EFE4  F07E         	goto	l904
   548   00FEA2                     l946:
   549                           
   550                           ; Switch size 1, requested type "simple"
   551                           ; Number of cases is 2, Range of values is 0 to 1
   552                           ; switch strategies available:
   553                           ; Name         Instructions Cycles
   554                           ; simple_byte            7     4 (average)
   555                           ;	Chosen strategy is simple_byte
   556   00FEA2  5025               	movf	??_gpio_pin_write_logic^0,w,c
   557   00FEA4  0A00               	xorlw	0	; case 0
   558   00FEA6  B4D8               	btfsc	status,2,c
   559   00FEA8  EFE8  F07E         	goto	l906
   560   00FEAC  0A01               	xorlw	1	; case 1
   561   00FEAE  B4D8               	btfsc	status,2,c
   562   00FEB0  EF19  F07F         	goto	l908
   563   00FEB4  EFE4  F07E         	goto	l904
   564   00FEB8                     l914:
   565                           
   566                           ;MCAL_layer/GPIO/hal_gpio.c: 71:     return ret;
   567   00FEB8  502B               	movf	gpio_pin_write_logic@ret^0,w,c
   568   00FEBA  0012               	return		;funcret
   569   00FEBC                     __end_of_gpio_pin_write_logic:
   570                           	callstack 0
   571                           
   572 ;; *************** function _gpio_pin_direction_intialize *****************
   573 ;; Defined at:
   574 ;;		line 26 in file "MCAL_layer/GPIO/hal_gpio.c"
   575 ;; Parameters:    Size  Location     Type
   576 ;;  _pin_config     2    0[COMRAM] PTR const struct .
   577 ;;		 -> led3(1), led2(1), led1(1), 
   578 ;; Auto vars:     Size  Location     Type
   579 ;;  ret             1    8[COMRAM] unsigned char 
   580 ;; Return value:  Size  Location     Type
   581 ;;                  1    wreg      unsigned char 
   582 ;; Registers used:
   583 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   584 ;; Tracked objects:
   585 ;;		On entry : 0/0
   586 ;;		On exit  : 0/0
   587 ;;		Unchanged: 0/0
   588 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   589 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   590 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   591 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   592 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   593 ;;Total ram usage:        9 bytes
   594 ;; Hardware stack levels used: 1
   595 ;; This function calls:
   596 ;;		Nothing
   597 ;; This function is called by:
   598 ;;		_gpio_pin_intialize
   599 ;; This function uses a non-reentrant model
   600 ;;
   601                           
   602                           	psect	text3
   603   00FEBC                     __ptext3:
   604                           	callstack 0
   605   00FEBC                     _gpio_pin_direction_intialize:
   606                           	callstack 29
   607   00FEBC                     
   608                           ;MCAL_layer/GPIO/hal_gpio.c: 27:     Std_ReturnType ret = (Std_ReturnType)0x01;
   609   00FEBC  0E01               	movlw	1
   610   00FEBE  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   611   00FEC0                     
   612                           ;MCAL_layer/GPIO/hal_gpio.c: 28:     if(((void*)0) == _pin_config || _pin_config->pin > 
      +                          8 -1){
   613   00FEC0  5022               	movf	gpio_pin_direction_intialize@_pin_config^0,w,c
   614   00FEC2  1023               	iorwf	(gpio_pin_direction_intialize@_pin_config+1)^0,w,c
   615   00FEC4  B4D8               	btfsc	status,2,c
   616   00FEC6  EF67  F07F         	goto	u171
   617   00FECA  EF69  F07F         	goto	u170
   618   00FECE                     u171:
   619   00FECE  EF7A  F07F         	goto	l880
   620   00FED2                     u170:
   621   00FED2  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   622   00FED6  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   623   00FEDA  30DF               	rrcf	223,w,c
   624   00FEDC  32E8               	rrcf	wreg,f,c
   625   00FEDE  32E8               	rrcf	wreg,f,c
   626   00FEE0  0B07               	andlw	7
   627   00FEE2  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   628   00FEE4  0E07               	movlw	7
   629   00FEE6  6424               	cpfsgt	??_gpio_pin_direction_intialize^0,c
   630   00FEE8  EF78  F07F         	goto	u181
   631   00FEEC  EF7A  F07F         	goto	u180
   632   00FEF0                     u181:
   633   00FEF0  EFDD  F07F         	goto	l888
   634   00FEF4                     u180:
   635   00FEF4                     l880:
   636                           
   637                           ;MCAL_layer/GPIO/hal_gpio.c: 29:         ret = (Std_ReturnType)0x00;
   638   00FEF4  0E00               	movlw	0
   639   00FEF6  6E2A               	movwf	gpio_pin_direction_intialize@ret^0,c
   640                           
   641                           ;MCAL_layer/GPIO/hal_gpio.c: 30:     }
   642   00FEF8  EFFE  F07F         	goto	l890
   643   00FEFC                     l882:
   644                           
   645                           ;MCAL_layer/GPIO/hal_gpio.c: 34:                 (*tris_registers[_pin_config->port] &= 
      +                          ~((uint8)1 << _pin_config->pin));
   646   00FEFC  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   647   00FF00  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   648   00FF04  30DF               	rrcf	223,w,c
   649   00FF06  32E8               	rrcf	wreg,f,c
   650   00FF08  32E8               	rrcf	wreg,f,c
   651   00FF0A  0B07               	andlw	7
   652   00FF0C  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   653   00FF0E  0E01               	movlw	1
   654   00FF10  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   655   00FF12  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   656   00FF14  EF8E  F07F         	goto	u194
   657   00FF18                     u195:
   658   00FF18  90D8               	bcf	status,0,c
   659   00FF1A  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   660   00FF1C                     u194:
   661   00FF1C  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   662   00FF1E  EF8C  F07F         	goto	u195
   663   00FF22  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   664   00FF24  0AFF               	xorlw	255
   665   00FF26  6E26               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   666   00FF28  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   667   00FF2C  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   668   00FF30  50DF               	movf	223,w,c
   669   00FF32  0B07               	andlw	7
   670   00FF34  6E27               	movwf	(??_gpio_pin_direction_intialize+3)^0,c
   671   00FF36  5027               	movf	(??_gpio_pin_direction_intialize+3)^0,w,c
   672   00FF38  0D02               	mullw	2
   673   00FF3A  0E15               	movlw	low _tris_registers
   674   00FF3C  24F3               	addwf	243,w,c
   675   00FF3E  6ED9               	movwf	fsr2l,c
   676   00FF40  0E00               	movlw	high _tris_registers
   677   00FF42  20F4               	addwfc	prodh,w,c
   678   00FF44  6EDA               	movwf	fsr2h,c
   679   00FF46  CFDE F028          	movff	postinc2,??_gpio_pin_direction_intialize+4
   680   00FF4A  CFDD F029          	movff	postdec2,??_gpio_pin_direction_intialize+5
   681   00FF4E  C028  FFD9         	movff	??_gpio_pin_direction_intialize+4,fsr2l
   682   00FF52  C029  FFDA         	movff	??_gpio_pin_direction_intialize+5,fsr2h
   683   00FF56  5026               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   684   00FF58  16DF               	andwf	indf2,f,c
   685                           
   686                           ;MCAL_layer/GPIO/hal_gpio.c: 35:                 break;
   687   00FF5A  EFFE  F07F         	goto	l890
   688   00FF5E                     l884:
   689                           
   690                           ;MCAL_layer/GPIO/hal_gpio.c: 37:                 (*tris_registers[_pin_config->port] |= 
      +                          ((uint8)1 << _pin_config->pin));
   691   00FF5E  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   692   00FF62  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   693   00FF66  30DF               	rrcf	223,w,c
   694   00FF68  32E8               	rrcf	wreg,f,c
   695   00FF6A  32E8               	rrcf	wreg,f,c
   696   00FF6C  0B07               	andlw	7
   697   00FF6E  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   698   00FF70  0E01               	movlw	1
   699   00FF72  6E25               	movwf	(??_gpio_pin_direction_intialize+1)^0,c
   700   00FF74  2A24               	incf	??_gpio_pin_direction_intialize^0,f,c
   701   00FF76  EFBF  F07F         	goto	u204
   702   00FF7A                     u205:
   703   00FF7A  90D8               	bcf	status,0,c
   704   00FF7C  3625               	rlcf	(??_gpio_pin_direction_intialize+1)^0,f,c
   705   00FF7E                     u204:
   706   00FF7E  2E24               	decfsz	??_gpio_pin_direction_intialize^0,f,c
   707   00FF80  EFBD  F07F         	goto	u205
   708   00FF84  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   709   00FF88  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   710   00FF8C  50DF               	movf	223,w,c
   711   00FF8E  0B07               	andlw	7
   712   00FF90  6E26               	movwf	(??_gpio_pin_direction_intialize+2)^0,c
   713   00FF92  5026               	movf	(??_gpio_pin_direction_intialize+2)^0,w,c
   714   00FF94  0D02               	mullw	2
   715   00FF96  0E15               	movlw	low _tris_registers
   716   00FF98  24F3               	addwf	243,w,c
   717   00FF9A  6ED9               	movwf	fsr2l,c
   718   00FF9C  0E00               	movlw	high _tris_registers
   719   00FF9E  20F4               	addwfc	prodh,w,c
   720   00FFA0  6EDA               	movwf	fsr2h,c
   721   00FFA2  CFDE F027          	movff	postinc2,??_gpio_pin_direction_intialize+3
   722   00FFA6  CFDD F028          	movff	postdec2,??_gpio_pin_direction_intialize+4
   723   00FFAA  C027  FFD9         	movff	??_gpio_pin_direction_intialize+3,fsr2l
   724   00FFAE  C028  FFDA         	movff	??_gpio_pin_direction_intialize+4,fsr2h
   725   00FFB2  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   726   00FFB4  12DF               	iorwf	indf2,f,c
   727                           
   728                           ;MCAL_layer/GPIO/hal_gpio.c: 38:                 break;
   729   00FFB6  EFFE  F07F         	goto	l890
   730   00FFBA                     l888:
   731   00FFBA  C022  FFD9         	movff	gpio_pin_direction_intialize@_pin_config,fsr2l
   732   00FFBE  C023  FFDA         	movff	gpio_pin_direction_intialize@_pin_config+1,fsr2h
   733   00FFC2  BCDF               	btfsc	indf2,6,c
   734   00FFC4  EFE6  F07F         	goto	u211
   735   00FFC8  EFE9  F07F         	goto	u210
   736   00FFCC                     u211:
   737   00FFCC  0E01               	movlw	1
   738   00FFCE  EFEA  F07F         	goto	u220
   739   00FFD2                     u210:
   740   00FFD2  0E00               	movlw	0
   741   00FFD4                     u220:
   742   00FFD4  6E24               	movwf	??_gpio_pin_direction_intialize^0,c
   743   00FFD6  6A25               	clrf	(??_gpio_pin_direction_intialize+1)^0,c
   744                           
   745                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   746                           ; Switch size 1, requested type "simple"
   747                           ; Number of cases is 1, Range of values is 0 to 0
   748                           ; switch strategies available:
   749                           ; Name         Instructions Cycles
   750                           ; simple_byte            4     3 (average)
   751                           ;	Chosen strategy is simple_byte
   752   00FFD8  5025               	movf	(??_gpio_pin_direction_intialize+1)^0,w,c
   753   00FFDA  0A00               	xorlw	0	; case 0
   754   00FFDC  B4D8               	btfsc	status,2,c
   755   00FFDE  EFF3  F07F         	goto	l948
   756   00FFE2  EF7A  F07F         	goto	l880
   757   00FFE6                     l948:
   758                           
   759                           ; Switch size 1, requested type "simple"
   760                           ; Number of cases is 2, Range of values is 0 to 1
   761                           ; switch strategies available:
   762                           ; Name         Instructions Cycles
   763                           ; simple_byte            7     4 (average)
   764                           ;	Chosen strategy is simple_byte
   765   00FFE6  5024               	movf	??_gpio_pin_direction_intialize^0,w,c
   766   00FFE8  0A00               	xorlw	0	; case 0
   767   00FFEA  B4D8               	btfsc	status,2,c
   768   00FFEC  EF7E  F07F         	goto	l882
   769   00FFF0  0A01               	xorlw	1	; case 1
   770   00FFF2  B4D8               	btfsc	status,2,c
   771   00FFF4  EFAF  F07F         	goto	l884
   772   00FFF8  EF7A  F07F         	goto	l880
   773   00FFFC                     l890:
   774                           
   775                           ;MCAL_layer/GPIO/hal_gpio.c: 42:     return ret;
   776   00FFFC  502A               	movf	gpio_pin_direction_intialize@ret^0,w,c
   777   00FFFE  0012               	return		;funcret
   778   010000                     __end_of_gpio_pin_direction_intialize:
   779                           	callstack 0
   780   000000                     
   781                           	psect	rparam
   782   000000                     
   783                           	psect	idloc
   784                           
   785                           ;Config register IDLOC0 @ 0x200000
   786                           ;	unspecified, using default values
   787   200000                     	org	2097152
   788   200000  FF                 	db	255
   789                           
   790                           ;Config register IDLOC1 @ 0x200001
   791                           ;	unspecified, using default values
   792   200001                     	org	2097153
   793   200001  FF                 	db	255
   794                           
   795                           ;Config register IDLOC2 @ 0x200002
   796                           ;	unspecified, using default values
   797   200002                     	org	2097154
   798   200002  FF                 	db	255
   799                           
   800                           ;Config register IDLOC3 @ 0x200003
   801                           ;	unspecified, using default values
   802   200003                     	org	2097155
   803   200003  FF                 	db	255
   804                           
   805                           ;Config register IDLOC4 @ 0x200004
   806                           ;	unspecified, using default values
   807   200004                     	org	2097156
   808   200004  FF                 	db	255
   809                           
   810                           ;Config register IDLOC5 @ 0x200005
   811                           ;	unspecified, using default values
   812   200005                     	org	2097157
   813   200005  FF                 	db	255
   814                           
   815                           ;Config register IDLOC6 @ 0x200006
   816                           ;	unspecified, using default values
   817   200006                     	org	2097158
   818   200006  FF                 	db	255
   819                           
   820                           ;Config register IDLOC7 @ 0x200007
   821                           ;	unspecified, using default values
   822   200007                     	org	2097159
   823   200007  FF                 	db	255
   824                           
   825                           	psect	config
   826                           
   827                           ; Padding undefined space
   828   300000                     	org	3145728
   829   300000  FF                 	db	255
   830                           
   831                           ;Config register CONFIG1H @ 0x300001
   832                           ;	Oscillator Selection bits
   833                           ;	OSC = HS, HS oscillator
   834                           ;	Fail-Safe Clock Monitor Enable bit
   835                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   836                           ;	Internal/External Oscillator Switchover bit
   837                           ;	IESO = OFF, Oscillator Switchover mode disabled
   838   300001                     	org	3145729
   839   300001  02                 	db	2
   840                           
   841                           ;Config register CONFIG2L @ 0x300002
   842                           ;	Power-up Timer Enable bit
   843                           ;	PWRT = OFF, PWRT disabled
   844                           ;	Brown-out Reset Enable bits
   845                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   846                           ;	Brown Out Reset Voltage bits
   847                           ;	BORV = 1, 
   848   300002                     	org	3145730
   849   300002  09                 	db	9
   850                           
   851                           ;Config register CONFIG2H @ 0x300003
   852                           ;	Watchdog Timer Enable bit
   853                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   854                           ;	Watchdog Timer Postscale Select bits
   855                           ;	WDTPS = 32768, 1:32768
   856   300003                     	org	3145731
   857   300003  1E                 	db	30
   858                           
   859                           ; Padding undefined space
   860   300004                     	org	3145732
   861   300004  FF                 	db	255
   862                           
   863                           ;Config register CONFIG3H @ 0x300005
   864                           ;	CCP2 MUX bit
   865                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   866                           ;	PORTB A/D Enable bit
   867                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   868                           ;	Low-Power Timer1 Oscillator Enable bit
   869                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   870                           ;	MCLR Pin Enable bit
   871                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   872   300005                     	org	3145733
   873   300005  81                 	db	129
   874                           
   875                           ;Config register CONFIG4L @ 0x300006
   876                           ;	Stack Full/Underflow Reset Enable bit
   877                           ;	STVREN = ON, Stack full/underflow will cause Reset
   878                           ;	Single-Supply ICSP Enable bit
   879                           ;	LVP = OFF, Single-Supply ICSP disabled
   880                           ;	Extended Instruction Set Enable bit
   881                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   882                           ;	Background Debugger Enable bit
   883                           ;	DEBUG = 0x1, unprogrammed default
   884   300006                     	org	3145734
   885   300006  81                 	db	129
   886                           
   887                           ; Padding undefined space
   888   300007                     	org	3145735
   889   300007  FF                 	db	255
   890                           
   891                           ;Config register CONFIG5L @ 0x300008
   892                           ;	Code Protection bit
   893                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   894                           ;	Code Protection bit
   895                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   896                           ;	Code Protection bit
   897                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   898                           ;	Code Protection bit
   899                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   900   300008                     	org	3145736
   901   300008  0F                 	db	15
   902                           
   903                           ;Config register CONFIG5H @ 0x300009
   904                           ;	Boot Block Code Protection bit
   905                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   906                           ;	Data EEPROM Code Protection bit
   907                           ;	CPD = OFF, Data EEPROM not code-protected
   908   300009                     	org	3145737
   909   300009  C0                 	db	192
   910                           
   911                           ;Config register CONFIG6L @ 0x30000A
   912                           ;	Write Protection bit
   913                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   914                           ;	Write Protection bit
   915                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   916                           ;	Write Protection bit
   917                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   918                           ;	Write Protection bit
   919                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   920   30000A                     	org	3145738
   921   30000A  0F                 	db	15
   922                           
   923                           ;Config register CONFIG6H @ 0x30000B
   924                           ;	Configuration Register Write Protection bit
   925                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   926                           ;	Boot Block Write Protection bit
   927                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   928                           ;	Data EEPROM Write Protection bit
   929                           ;	WRTD = OFF, Data EEPROM not write-protected
   930   30000B                     	org	3145739
   931   30000B  E0                 	db	224
   932                           
   933                           ;Config register CONFIG7L @ 0x30000C
   934                           ;	Table Read Protection bit
   935                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   936                           ;	Table Read Protection bit
   937                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   938                           ;	Table Read Protection bit
   939                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   940                           ;	Table Read Protection bit
   941                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   942   30000C                     	org	3145740
   943   30000C  0F                 	db	15
   944                           
   945                           ;Config register CONFIG7H @ 0x30000D
   946                           ;	Boot Block Table Read Protection bit
   947                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   948   30000D                     	org	3145741
   949   30000D  40                 	db	64
   950                           tosu	equ	0xFFF
   951                           tosh	equ	0xFFE
   952                           tosl	equ	0xFFD
   953                           stkptr	equ	0xFFC
   954                           pclatu	equ	0xFFB
   955                           pclath	equ	0xFFA
   956                           pcl	equ	0xFF9
   957                           tblptru	equ	0xFF8
   958                           tblptrh	equ	0xFF7
   959                           tblptrl	equ	0xFF6
   960                           tablat	equ	0xFF5
   961                           prodh	equ	0xFF4
   962                           prodl	equ	0xFF3
   963                           indf0	equ	0xFEF
   964                           postinc0	equ	0xFEE
   965                           postdec0	equ	0xFED
   966                           preinc0	equ	0xFEC
   967                           plusw0	equ	0xFEB
   968                           fsr0h	equ	0xFEA
   969                           fsr0l	equ	0xFE9
   970                           wreg	equ	0xFE8
   971                           indf1	equ	0xFE7
   972                           postinc1	equ	0xFE6
   973                           postdec1	equ	0xFE5
   974                           preinc1	equ	0xFE4
   975                           plusw1	equ	0xFE3
   976                           fsr1h	equ	0xFE2
   977                           fsr1l	equ	0xFE1
   978                           bsr	equ	0xFE0
   979                           indf2	equ	0xFDF
   980                           postinc2	equ	0xFDE
   981                           postdec2	equ	0xFDD
   982                           preinc2	equ	0xFDC
   983                           plusw2	equ	0xFDB
   984                           fsr2h	equ	0xFDA
   985                           fsr2l	equ	0xFD9
   986                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        33
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     14      47
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_write_logic@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> led3(COMRAM[1]), led2(COMRAM[1]), led1(COMRAM[1]), 

    gpio_pin_direction_intialize@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> led3(COMRAM[1]), led2(COMRAM[1]), led1(COMRAM[1]), 

    gpio_pin_intialize@_pin_config	PTR const struct . size(2) Largest target is 1
		 -> led3(COMRAM[1]), led2(COMRAM[1]), led1(COMRAM[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_intialize
    _gpio_pin_intialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0     934
                 _gpio_pin_intialize
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_intialize                                   4     2      2     934
                                             10 COMRAM     4     2      2
       _gpio_pin_direction_intialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_write_logic                                10     7      3     331
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_direction_intialize                         9     7      2     255
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_intialize
     _gpio_pin_direction_intialize
     _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      E      2F       1       37.0%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2F      39        0.0%
DATA                 0      0      2F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Sat Jul 08 02:27:44 2023

                                     l47 FD8E                                       l59 FFFE  
                                     l78 FEBA                                      l112 FCFC  
                                    l900 FD94                                      l902 FDA6  
                                    l912 FE8E                                      l904 FDC8  
                                    l906 FDD0                                      l914 FEB8  
                                    l930 FD62                                      l922 FD2A  
                                    l908 FE32                                      l924 FD2A  
                                    l926 FD3C                                      l934 FCD8  
                                    l880 FEF4                                      l928 FD5E  
                                    l882 FEFC                                      l890 FFFC  
                                    l874 FEBC                                      l946 FEA2  
                                    l948 FFE6                                      l884 FF5E  
                                    l876 FEC0                                      l878 FED2  
                                    l888 FFBA                                      l898 FD90  
                                    u210 FFD2                                      u211 FFCC  
                                    u220 FFD4                                      u204 FF7E  
                                    u205 FF7A                                      u230 FDA6  
                                    u231 FDA2                                      u240 FDC8  
                                    u241 FDC4                                      u170 FED2  
                                    u171 FECE                                      u180 FEF4  
                                    u181 FEF0                                      u254 FDF0  
                                    u270 FD3C                                      u255 FDEC  
                                    u271 FD38                                      u264 FE52  
                                    u280 FD5E                                      u265 FE4E  
                                    u281 FD5A                                      u194 FF1C  
                                    u195 FF18                                      prod 000FF3  
                                    wreg 000FE8                                     _LATA 000F89  
                                   _LATB 000F8A                                     _LATC 000F8B  
                                   _LATD 000F8C                                     _LATE 000F8D  
                                   _led1 0021                                     _led2 0020  
                                   _led3 001F                                     _main FCD8  
                                   fsr2h 000FDA                                     indf2 000FDF  
                                   fsr1l 000FE1                                     fsr2l 000FD9  
                                   prodl 000FF3                                     start 0000  
                           ___param_bank 000000                     _gpio_pin_write_logic FD90  
                                  ?_main 0022                                    _PORTA 000F80  
                                  _PORTB 000F81                                    _PORTC 000F82  
                                  _PORTD 000F83                                    _PORTE 000F84  
                                  _TRISA 000F92                                    _TRISB 000F93  
                                  _TRISC 000F94                                    _TRISD 000F95  
                                  _TRISE 000F96                                    tablat 000FF5  
                                  status 000FD8                          __initialization FD00  
                           __end_of_main FD00                    ?_gpio_pin_write_logic 0022  
                          _lat_registers 000B                                   ??_main 0030  
                          __activetblptr 000002                                   isa$std 000001  
gpio_pin_direction_intialize@_pin_config 0022                             __pdataCOMRAM 0001  
                                 tblptrh 000FF7                                   tblptrl 000FF6  
                                 tblptru 000FF8                               __accesstop 0080  
                __end_of__initialization FD20                            ___rparam_used 000001  
                 ??_gpio_pin_write_logic 0025                           __pcstackCOMRAM 0022  
                         _tris_registers 0015                                  __Hparam 0000  
                                __Lparam 0000               __end_of_gpio_pin_intialize FD90  
                                __pcinit FD00                                  __ramtop 1000  
                                __ptext0 FCD8                                  __ptext1 FD2A  
                                __ptext2 FD90                                  __ptext3 FEBC  
                   end_of_initialization FD20                            __Lmediumconst 0000  
                  gpio_pin_intialize@ret 002F                                  postdec1 000FE5  
                                postdec2 000FDD                                  postinc0 000FEE  
                                postinc2 000FDE            gpio_pin_intialize@_pin_config 002C  
   __end_of_gpio_pin_direction_intialize 0000             _gpio_pin_direction_intialize FEBC  
                          __pidataCOMRAM FCB7                      start_initialization FD00  
          ?_gpio_pin_direction_intialize 0022          gpio_pin_direction_intialize@ret 002A  
        gpio_pin_write_logic@_pin_config 0022                gpio_pin_write_logic@logic 0024  
                     _gpio_pin_intialize FD2A           ??_gpio_pin_direction_intialize 0024  
                    ?_gpio_pin_intialize 002C                     ??_gpio_pin_intialize 002E  
                gpio_pin_write_logic@ret 002B                                copy_data0 FD14  
                               __Hrparam 0000                                 __Lrparam 0000  
                               isa$xinst 000000             __end_of_gpio_pin_write_logic FEBC  
                         _port_registers 0001  
