18:04:42 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
18:04:43 INFO  : XSDB server has started successfully.
18:04:43 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
18:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:20:36 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:25:46 INFO  : 'fpga -state' command is executed.
18:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:46 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:25:46 INFO  : 'jtag frequency' command is executed.
18:25:46 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:25:46 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:25:46 INFO  : 'stop' command is executed.
18:25:47 INFO  : 'ps7_init' command is executed.
18:25:47 INFO  : 'ps7_post_config' command is executed.
18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:50 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:25:50 INFO  : Memory regions updated for context APU
18:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:50 INFO  : 'con' command is executed.
18:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:25:50 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:29:52 INFO  : Disconnected from the channel tcfchan#1.
18:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:29:52 INFO  : 'fpga -state' command is executed.
18:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:52 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:29:52 INFO  : 'jtag frequency' command is executed.
18:29:52 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:29:58 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:29:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:29:58 INFO  : 'stop' command is executed.
18:29:59 INFO  : 'ps7_init' command is executed.
18:29:59 INFO  : 'ps7_post_config' command is executed.
18:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:02 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:30:02 INFO  : Memory regions updated for context APU
18:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:02 INFO  : 'con' command is executed.
18:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:30:02 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:32:37 INFO  : Disconnected from the channel tcfchan#2.
18:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:32:37 INFO  : 'fpga -state' command is executed.
18:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:38 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:32:38 INFO  : 'jtag frequency' command is executed.
18:32:38 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:32:43 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:32:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:32:43 INFO  : 'stop' command is executed.
18:32:44 INFO  : 'ps7_init' command is executed.
18:32:44 INFO  : 'ps7_post_config' command is executed.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:46 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:32:46 INFO  : Memory regions updated for context APU
18:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:47 INFO  : 'con' command is executed.
18:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:32:47 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:41:06 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:41:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:42:12 INFO  : Disconnected from the channel tcfchan#3.
18:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:42:13 INFO  : 'fpga -state' command is executed.
18:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:13 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:42:13 INFO  : 'jtag frequency' command is executed.
18:42:13 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:42:18 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:42:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:42:18 INFO  : 'stop' command is executed.
18:42:19 INFO  : 'ps7_init' command is executed.
18:42:19 INFO  : 'ps7_post_config' command is executed.
18:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:42:22 INFO  : Memory regions updated for context APU
18:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:42:22 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:44:26 INFO  : Disconnected from the channel tcfchan#4.
18:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:44:26 INFO  : 'fpga -state' command is executed.
18:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:27 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:44:27 INFO  : 'jtag frequency' command is executed.
18:44:27 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:44:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:44:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:44:32 INFO  : 'stop' command is executed.
18:44:34 INFO  : 'ps7_init' command is executed.
18:44:34 INFO  : 'ps7_post_config' command is executed.
18:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:44:36 INFO  : Memory regions updated for context APU
18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : 'con' command is executed.
18:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:44:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:48:48 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:48:58 INFO  : Disconnected from the channel tcfchan#5.
18:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:48:58 INFO  : 'fpga -state' command is executed.
18:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:59 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:48:59 INFO  : 'jtag frequency' command is executed.
18:48:59 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:49:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:49:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:49:06 INFO  : 'stop' command is executed.
18:49:07 INFO  : 'ps7_init' command is executed.
18:49:07 INFO  : 'ps7_post_config' command is executed.
18:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:49:09 INFO  : Memory regions updated for context APU
18:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : 'con' command is executed.
18:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:49:09 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:50:57 INFO  : Disconnected from the channel tcfchan#6.
18:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:50:58 INFO  : 'fpga -state' command is executed.
18:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:58 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:50:58 INFO  : 'jtag frequency' command is executed.
18:50:58 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:51:03 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:51:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:51:03 INFO  : 'stop' command is executed.
18:51:04 INFO  : 'ps7_init' command is executed.
18:51:04 INFO  : 'ps7_post_config' command is executed.
18:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:07 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:51:07 INFO  : Memory regions updated for context APU
18:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:07 INFO  : 'con' command is executed.
18:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:51:07 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:54:14 INFO  : Disconnected from the channel tcfchan#7.
18:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:54:15 INFO  : 'fpga -state' command is executed.
18:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:15 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:54:15 INFO  : 'jtag frequency' command is executed.
18:54:15 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:54:21 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:54:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:54:21 INFO  : 'stop' command is executed.
18:54:22 INFO  : 'ps7_init' command is executed.
18:54:22 INFO  : 'ps7_post_config' command is executed.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:54:25 INFO  : Memory regions updated for context APU
18:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:25 INFO  : 'con' command is executed.
18:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:54:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:29 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:55:39 INFO  : Disconnected from the channel tcfchan#8.
18:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:39 INFO  : 'fpga -state' command is executed.
18:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:40 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:55:40 INFO  : 'jtag frequency' command is executed.
18:55:40 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:55:46 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:55:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:55:46 INFO  : 'stop' command is executed.
18:55:47 INFO  : 'ps7_init' command is executed.
18:55:47 INFO  : 'ps7_post_config' command is executed.
18:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:49 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:55:49 INFO  : Memory regions updated for context APU
18:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:49 INFO  : 'con' command is executed.
18:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:55:49 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:56:38 INFO  : Disconnected from the channel tcfchan#9.
18:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:56:38 INFO  : 'fpga -state' command is executed.
18:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:39 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:56:39 INFO  : 'jtag frequency' command is executed.
18:56:39 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:56:45 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:56:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:56:45 INFO  : 'stop' command is executed.
18:56:46 INFO  : 'ps7_init' command is executed.
18:56:46 INFO  : 'ps7_post_config' command is executed.
18:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:56:49 INFO  : Memory regions updated for context APU
18:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : 'con' command is executed.
18:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:56:49 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:57:17 INFO  : Disconnected from the channel tcfchan#10.
13:24:28 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
13:24:29 INFO  : XSDB server has started successfully.
13:24:29 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
13:24:31 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
13:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:26:55 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:27:50 INFO  : 'fpga -state' command is executed.
13:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:50 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:27:50 INFO  : 'jtag frequency' command is executed.
13:27:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:27:50 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:27:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:27:50 INFO  : 'stop' command is executed.
13:27:51 INFO  : 'ps7_init' command is executed.
13:27:51 INFO  : 'ps7_post_config' command is executed.
13:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:53 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:27:53 INFO  : Memory regions updated for context APU
13:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:53 INFO  : 'con' command is executed.
13:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:27:53 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:29:03 INFO  : Disconnected from the channel tcfchan#1.
13:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:29:03 INFO  : 'fpga -state' command is executed.
13:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:29:04 INFO  : 'jtag frequency' command is executed.
13:29:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:29:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:29:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:29:08 INFO  : 'stop' command is executed.
13:29:08 INFO  : 'ps7_init' command is executed.
13:29:08 INFO  : 'ps7_post_config' command is executed.
13:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:29:11 INFO  : Memory regions updated for context APU
13:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:11 INFO  : 'con' command is executed.
13:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:29:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:32:55 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:33:07 INFO  : Disconnected from the channel tcfchan#2.
13:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:33:08 INFO  : 'fpga -state' command is executed.
13:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:33:08 INFO  : 'jtag frequency' command is executed.
13:33:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:33:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:33:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:33:12 INFO  : 'stop' command is executed.
13:33:13 INFO  : 'ps7_init' command is executed.
13:33:13 INFO  : 'ps7_post_config' command is executed.
13:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:15 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:33:15 INFO  : Memory regions updated for context APU
13:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:15 INFO  : 'con' command is executed.
13:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:33:15 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:36:30 INFO  : Disconnected from the channel tcfchan#3.
13:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:36:30 INFO  : 'fpga -state' command is executed.
13:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:31 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:36:31 INFO  : 'jtag frequency' command is executed.
13:36:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:36:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:36:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:36:35 INFO  : 'stop' command is executed.
13:36:36 INFO  : 'ps7_init' command is executed.
13:36:36 INFO  : 'ps7_post_config' command is executed.
13:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:36:38 INFO  : Memory regions updated for context APU
13:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : 'con' command is executed.
13:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:36:38 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:39:59 INFO  : Disconnected from the channel tcfchan#4.
13:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:40:00 INFO  : 'fpga -state' command is executed.
13:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:00 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:40:00 INFO  : 'jtag frequency' command is executed.
13:40:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:40:04 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:40:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:40:04 INFO  : 'stop' command is executed.
13:40:05 INFO  : 'ps7_init' command is executed.
13:40:05 INFO  : 'ps7_post_config' command is executed.
13:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:07 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:40:07 INFO  : Memory regions updated for context APU
13:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:07 INFO  : 'con' command is executed.
13:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:40:07 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:41:00 INFO  : Disconnected from the channel tcfchan#5.
13:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:41:00 INFO  : 'fpga -state' command is executed.
13:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:00 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:41:00 INFO  : 'jtag frequency' command is executed.
13:41:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:41:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:41:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:41:05 INFO  : 'stop' command is executed.
13:41:06 INFO  : 'ps7_init' command is executed.
13:41:06 INFO  : 'ps7_post_config' command is executed.
13:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:41:09 INFO  : Memory regions updated for context APU
13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : 'con' command is executed.
13:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:41:09 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:42:32 INFO  : Disconnected from the channel tcfchan#6.
13:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:42:32 INFO  : 'fpga -state' command is executed.
13:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:32 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:42:32 INFO  : 'jtag frequency' command is executed.
13:42:32 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:42:37 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:42:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:42:37 INFO  : 'stop' command is executed.
13:42:38 INFO  : 'ps7_init' command is executed.
13:42:38 INFO  : 'ps7_post_config' command is executed.
13:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:42:40 INFO  : Memory regions updated for context APU
13:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : 'con' command is executed.
13:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:42:40 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:43:08 INFO  : Disconnected from the channel tcfchan#7.
13:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:43:08 INFO  : 'fpga -state' command is executed.
13:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:43:08 INFO  : 'jtag frequency' command is executed.
13:43:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:43:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:12 INFO  : 'stop' command is executed.
13:43:13 INFO  : 'ps7_init' command is executed.
13:43:13 INFO  : 'ps7_post_config' command is executed.
13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:43:16 INFO  : Memory regions updated for context APU
13:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:16 INFO  : 'con' command is executed.
13:43:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:43:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:43:43 INFO  : Disconnected from the channel tcfchan#8.
13:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:43:43 INFO  : 'fpga -state' command is executed.
13:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:44 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:43:44 INFO  : 'jtag frequency' command is executed.
13:43:44 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:48 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:43:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:48 INFO  : 'stop' command is executed.
13:43:49 INFO  : 'ps7_init' command is executed.
13:43:49 INFO  : 'ps7_post_config' command is executed.
13:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:51 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:43:51 INFO  : Memory regions updated for context APU
13:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:51 INFO  : 'con' command is executed.
13:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:43:51 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:48:21 INFO  : Disconnected from the channel tcfchan#9.
13:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:48:21 INFO  : 'fpga -state' command is executed.
13:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:21 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:48:21 INFO  : 'jtag frequency' command is executed.
13:48:21 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:48:25 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:48:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:48:26 INFO  : 'stop' command is executed.
13:48:26 INFO  : 'ps7_init' command is executed.
13:48:26 INFO  : 'ps7_post_config' command is executed.
13:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:29 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:48:29 INFO  : Memory regions updated for context APU
13:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:29 INFO  : 'con' command is executed.
13:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:48:29 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:51:16 INFO  : Disconnected from the channel tcfchan#10.
13:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:51:16 INFO  : 'fpga -state' command is executed.
13:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:16 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:51:16 INFO  : 'jtag frequency' command is executed.
13:51:16 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:51:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:51:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:51:22 INFO  : 'stop' command is executed.
13:51:23 INFO  : 'ps7_init' command is executed.
13:51:23 INFO  : 'ps7_post_config' command is executed.
13:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:51:25 INFO  : Memory regions updated for context APU
13:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:25 INFO  : 'con' command is executed.
13:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:51:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:52:22 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:52:30 INFO  : Disconnected from the channel tcfchan#11.
13:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:52:30 INFO  : 'fpga -state' command is executed.
13:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:30 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:52:30 INFO  : 'jtag frequency' command is executed.
13:52:30 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:52:36 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:52:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:52:36 INFO  : 'stop' command is executed.
13:52:36 INFO  : 'ps7_init' command is executed.
13:52:36 INFO  : 'ps7_post_config' command is executed.
13:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:39 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:52:39 INFO  : Memory regions updated for context APU
13:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:39 INFO  : 'con' command is executed.
13:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:52:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:53:09 INFO  : Disconnected from the channel tcfchan#12.
13:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:53:09 INFO  : 'fpga -state' command is executed.
13:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:09 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:53:09 INFO  : 'jtag frequency' command is executed.
13:53:09 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:53:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:53:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:53:14 INFO  : 'stop' command is executed.
13:53:15 INFO  : 'ps7_init' command is executed.
13:53:15 INFO  : 'ps7_post_config' command is executed.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:17 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:53:17 INFO  : Memory regions updated for context APU
13:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:17 INFO  : 'con' command is executed.
13:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:53:17 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:59:03 INFO  : Disconnected from the channel tcfchan#13.
13:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:59:04 INFO  : 'fpga -state' command is executed.
13:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:59:04 INFO  : 'jtag frequency' command is executed.
13:59:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:59:09 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:59:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:59:09 INFO  : 'stop' command is executed.
13:59:09 INFO  : 'ps7_init' command is executed.
13:59:09 INFO  : 'ps7_post_config' command is executed.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:12 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:59:12 INFO  : Memory regions updated for context APU
13:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:12 INFO  : 'con' command is executed.
13:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:59:12 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:00:49 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:00:57 INFO  : Disconnected from the channel tcfchan#14.
14:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:00:57 INFO  : 'fpga -state' command is executed.
14:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:58 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:00:58 INFO  : 'jtag frequency' command is executed.
14:00:58 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:01:02 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:01:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:01:03 INFO  : 'stop' command is executed.
14:01:03 INFO  : 'ps7_init' command is executed.
14:01:03 INFO  : 'ps7_post_config' command is executed.
14:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:01:06 INFO  : Memory regions updated for context APU
14:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : 'con' command is executed.
14:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:01:06 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:28:45 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:29:02 INFO  : Disconnected from the channel tcfchan#15.
14:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:29:03 INFO  : 'fpga -state' command is executed.
14:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:03 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:29:03 INFO  : 'jtag frequency' command is executed.
14:29:03 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:29:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:29:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:29:08 INFO  : 'stop' command is executed.
14:29:09 INFO  : 'ps7_init' command is executed.
14:29:09 INFO  : 'ps7_post_config' command is executed.
14:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:29:11 INFO  : Memory regions updated for context APU
14:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:11 INFO  : 'con' command is executed.
14:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:29:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:30:10 INFO  : Disconnected from the channel tcfchan#16.
14:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:30:10 INFO  : 'fpga -state' command is executed.
14:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:10 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:30:10 INFO  : 'jtag frequency' command is executed.
14:30:10 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:30:15 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:30:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:30:15 INFO  : 'stop' command is executed.
14:30:16 INFO  : 'ps7_init' command is executed.
14:30:16 INFO  : 'ps7_post_config' command is executed.
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:30:18 INFO  : Memory regions updated for context APU
14:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : 'con' command is executed.
14:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:30:18 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:31:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:32:03 INFO  : Disconnected from the channel tcfchan#17.
14:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:32:03 INFO  : 'fpga -state' command is executed.
14:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:03 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:32:03 INFO  : 'jtag frequency' command is executed.
14:32:03 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:32:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:32:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:32:08 INFO  : 'stop' command is executed.
14:32:09 INFO  : 'ps7_init' command is executed.
14:32:09 INFO  : 'ps7_post_config' command is executed.
14:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:32:11 INFO  : Memory regions updated for context APU
14:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : 'con' command is executed.
14:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:32:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:34:32 INFO  : Disconnected from the channel tcfchan#18.
14:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:34:32 INFO  : 'fpga -state' command is executed.
14:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:33 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:34:33 INFO  : 'jtag frequency' command is executed.
14:34:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:34:37 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:34:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:34:37 INFO  : 'stop' command is executed.
14:34:38 INFO  : 'ps7_init' command is executed.
14:34:38 INFO  : 'ps7_post_config' command is executed.
14:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:40 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:34:40 INFO  : Memory regions updated for context APU
14:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:41 INFO  : 'con' command is executed.
14:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:34:41 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:36:03 INFO  : Disconnected from the channel tcfchan#19.
14:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:36:03 INFO  : 'fpga -state' command is executed.
14:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:36:04 INFO  : 'jtag frequency' command is executed.
14:36:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:36:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:08 INFO  : 'stop' command is executed.
14:36:09 INFO  : 'ps7_init' command is executed.
14:36:09 INFO  : 'ps7_post_config' command is executed.
14:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:36:11 INFO  : Memory regions updated for context APU
14:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : 'con' command is executed.
14:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:36:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:36:31 INFO  : Disconnected from the channel tcfchan#20.
14:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:36:31 INFO  : 'fpga -state' command is executed.
14:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:31 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:36:31 INFO  : 'jtag frequency' command is executed.
14:36:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:36:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:36 INFO  : 'stop' command is executed.
14:36:36 INFO  : 'ps7_init' command is executed.
14:36:36 INFO  : 'ps7_post_config' command is executed.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:36:39 INFO  : Memory regions updated for context APU
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : 'con' command is executed.
14:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:36:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:37:35 INFO  : Disconnected from the channel tcfchan#21.
14:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:37:36 INFO  : 'fpga -state' command is executed.
14:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:36 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:37:36 INFO  : 'jtag frequency' command is executed.
14:37:36 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:37:41 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:37:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:37:41 INFO  : 'stop' command is executed.
14:37:42 INFO  : 'ps7_init' command is executed.
14:37:42 INFO  : 'ps7_post_config' command is executed.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:44 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:37:44 INFO  : Memory regions updated for context APU
14:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:44 INFO  : 'con' command is executed.
14:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:37:44 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:42:17 INFO  : Disconnected from the channel tcfchan#22.
14:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:42:17 INFO  : 'fpga -state' command is executed.
14:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:17 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:42:17 INFO  : 'jtag frequency' command is executed.
14:42:17 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:42:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:42:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:42:22 INFO  : 'stop' command is executed.
14:42:23 INFO  : 'ps7_init' command is executed.
14:42:23 INFO  : 'ps7_post_config' command is executed.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:26 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:42:26 INFO  : Memory regions updated for context APU
14:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:26 INFO  : 'con' command is executed.
14:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:42:26 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:45:07 INFO  : Disconnected from the channel tcfchan#23.
14:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:45:08 INFO  : 'fpga -state' command is executed.
14:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:45:08 INFO  : 'jtag frequency' command is executed.
14:45:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:45:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:45:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:45:12 INFO  : 'stop' command is executed.
14:45:13 INFO  : 'ps7_init' command is executed.
14:45:13 INFO  : 'ps7_post_config' command is executed.
14:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:45:16 INFO  : Memory regions updated for context APU
14:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:16 INFO  : 'con' command is executed.
14:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:45:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:48:17 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:48:25 INFO  : Disconnected from the channel tcfchan#24.
14:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:48:25 INFO  : 'fpga -state' command is executed.
14:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:25 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:48:25 INFO  : 'jtag frequency' command is executed.
14:48:25 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:48:29 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:48:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:48:30 INFO  : 'stop' command is executed.
14:48:30 INFO  : 'ps7_init' command is executed.
14:48:30 INFO  : 'ps7_post_config' command is executed.
14:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:33 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:48:33 INFO  : Memory regions updated for context APU
14:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:33 INFO  : 'con' command is executed.
14:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:48:33 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:52:11 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:52:22 INFO  : Disconnected from the channel tcfchan#25.
14:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:52:22 INFO  : 'fpga -state' command is executed.
14:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:52:22 INFO  : 'jtag frequency' command is executed.
14:52:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:52:28 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:52:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:52:28 INFO  : 'stop' command is executed.
14:52:29 INFO  : 'ps7_init' command is executed.
14:52:29 INFO  : 'ps7_post_config' command is executed.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:32 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:52:32 INFO  : Memory regions updated for context APU
14:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:32 INFO  : 'con' command is executed.
14:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:52:32 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:57:36 INFO  : Disconnected from the channel tcfchan#26.
14:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:57:36 INFO  : 'fpga -state' command is executed.
14:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:36 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:57:36 INFO  : 'jtag frequency' command is executed.
14:57:36 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:57:42 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:57:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:57:42 INFO  : 'stop' command is executed.
14:57:43 INFO  : 'ps7_init' command is executed.
14:57:43 INFO  : 'ps7_post_config' command is executed.
14:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:45 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:57:45 INFO  : Memory regions updated for context APU
14:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:46 INFO  : 'con' command is executed.
14:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:57:46 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:59:17 INFO  : Disconnected from the channel tcfchan#27.
14:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:59:17 INFO  : 'fpga -state' command is executed.
14:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:18 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:59:18 INFO  : 'jtag frequency' command is executed.
14:59:18 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:59:23 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:59:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:59:23 INFO  : 'stop' command is executed.
14:59:24 INFO  : 'ps7_init' command is executed.
14:59:24 INFO  : 'ps7_post_config' command is executed.
14:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:27 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:59:27 INFO  : Memory regions updated for context APU
14:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:27 INFO  : 'con' command is executed.
14:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:59:27 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
15:02:29 INFO  : Disconnected from the channel tcfchan#28.
15:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
15:02:30 INFO  : 'fpga -state' command is executed.
15:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:30 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
15:02:30 INFO  : 'jtag frequency' command is executed.
15:02:30 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:02:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
15:02:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:02:35 INFO  : 'stop' command is executed.
15:02:36 INFO  : 'ps7_init' command is executed.
15:02:36 INFO  : 'ps7_post_config' command is executed.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:38 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

15:02:38 INFO  : Memory regions updated for context APU
15:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:39 INFO  : 'con' command is executed.
15:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

15:02:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
15:04:32 INFO  : Disconnected from the channel tcfchan#29.
15:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
15:04:32 INFO  : 'fpga -state' command is executed.
15:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
15:04:33 INFO  : 'jtag frequency' command is executed.
15:04:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:04:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
15:04:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:04:38 INFO  : 'stop' command is executed.
15:04:39 INFO  : 'ps7_init' command is executed.
15:04:39 INFO  : 'ps7_post_config' command is executed.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

15:04:42 INFO  : Memory regions updated for context APU
15:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:42 INFO  : 'con' command is executed.
15:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

15:04:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
16:10:50 INFO  : Disconnected from the channel tcfchan#30.
16:15:32 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
16:15:34 INFO  : XSDB server has started successfully.
16:15:34 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
16:15:35 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
16:15:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1477404695000,  Project:1477065575000
16:15:40 INFO  : The hardware specification for project 'system_design_wrapper_hw_platform_0' is different from /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
16:15:40 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
16:15:49 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:15:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/.esd-483"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-ntpd.service-YHpD0s"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-colord.service-SBYSOj"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-rtkit-daemon.service-05N4oo"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-06188aed88844c8ca16e38f612c3d2b2-ntpd.service-GcLfav"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-ntpd.service-GlYC5l"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-colord.service-OrMFU2"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-rtkit-daemon.service-P2BMUk"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-ntpd.service-0uaYVW"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-colord.service-SIeBhJ"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-rtkit-daemon.service-HTwTaV"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-ntpd.service-EKQYiB"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-colord.service-tGLpSF"

16:15:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-rtkit-daemon.service-nhbnMH"

16:15:50 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

16:15:50 ERROR : Error updating BSP project MSS files.
16:15:50 INFO  : Updating hardware inferred compiler options for FASEC_Periph-test.
16:15:50 INFO  : Clearing existing target manager status.
16:17:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:17:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:31 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:17:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:32 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:32 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:17:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:17:32 ERROR : Failed to closesw "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


16:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:19 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:18:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:19 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:18:19 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_0
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:18:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:31 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:18:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:31 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:18:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:31 ERROR : Failed to get_connected_periphs
Reason: ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.

16:18:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:45 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:18:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:45 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:18:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:52 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:18:52 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:18:52 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:18:52 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_0
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:19:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:19:45 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:19:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:19:45 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:19:46 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:420)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:500)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:284)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:997)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1032)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:1007)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1208)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:78)
	at org.eclipse.ui.internal.handlers.HandlerProxy.execute(HandlerProxy.java:295)
	at org.eclipse.ui.internal.handlers.E4HandlerProxy.execute(E4HandlerProxy.java:90)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:56)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invokeUsingClass(InjectorImpl.java:252)
	at org.eclipse.e4.core.internal.di.InjectorImpl.invoke(InjectorImpl.java:234)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.invoke(ContextInjectionFactory.java:132)
	at org.eclipse.e4.core.commands.internal.HandlerServiceHandler.execute(HandlerServiceHandler.java:152)
	at org.eclipse.core.commands.Command.executeWithChecks(Command.java:493)
	at org.eclipse.core.commands.ParameterizedCommand.executeWithChecks(ParameterizedCommand.java:486)
	at org.eclipse.e4.core.commands.internal.HandlerServiceImpl.executeHandler(HandlerServiceImpl.java:210)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.executeItem(HandledContributionItem.java:799)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.handleWidgetSelection(HandledContributionItem.java:675)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem.access$7(HandledContributionItem.java:659)
	at org.eclipse.e4.ui.workbench.renderers.swt.HandledContributionItem$4.handleEvent(HandledContributionItem.java:592)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4481)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1327)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3819)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3430)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1127)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1018)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:156)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:654)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:337)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:598)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:139)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:380)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:235)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:497)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:669)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:608)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1515)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1488)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_0
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2069)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:196)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2241)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:119)
16:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:03 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:03 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:04 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:20:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:04 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:20:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:04 ERROR : Failed to closesw "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


16:20:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:35 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:20:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:35 INFO  : Unable to read in MSS file /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss : null
16:20:35 ERROR : Failed to closesw "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss"
Reason: Cannot close sw design '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/standalone_bsp_0/system.mss'.
Design is not opened in the current session.


16:20:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:20:53 ERROR : Failed to call write_mss 
Reason: ERROR: [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.

16:20:55 ERROR : The Hardware Project referenced by this BSP (standalone_bsp_0) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
16:46:40 ERROR : Unexpected error while parsing XMD response : com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:45:06 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
17:45:07 INFO  : XSDB server has started successfully.
17:45:08 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
17:45:09 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
17:45:15 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1477927056000,  Project:1477404695000
17:45:15 INFO  : The hardware specification for project 'system_design_wrapper_hw_platform_0' is different from /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
17:45:15 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
17:45:24 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/.esd-483"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-ntpd.service-YHpD0s"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-colord.service-SBYSOj"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-rtkit-daemon.service-05N4oo"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-06188aed88844c8ca16e38f612c3d2b2-ntpd.service-GcLfav"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-ntpd.service-GlYC5l"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-colord.service-OrMFU2"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-rtkit-daemon.service-P2BMUk"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-ntpd.service-0uaYVW"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-colord.service-SIeBhJ"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-rtkit-daemon.service-HTwTaV"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-ntpd.service-EKQYiB"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-colord.service-tGLpSF"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-rtkit-daemon.service-nhbnMH"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-ntpd.service-ogBatH"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-colord.service-0Sm9Wh"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-rtkit-daemon.service-w5HG22"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/YaST2-02265-EYRrmD"

17:45:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/YaST2-02265-pIzyq3"

17:45:25 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

17:45:25 ERROR : Error updating BSP project MSS files.
17:45:27 INFO  : Updating hardware inferred compiler options for FASEC_Periph-test.
17:45:28 INFO  : Updating hardware inferred compiler options for FASEC_SFP-Periph-test.
17:45:28 INFO  : Clearing existing target manager status.
17:45:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:45:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:51:53 ERROR : Unexpected error while parsing XMD response : com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:19:24 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
18:19:25 INFO  : XSDB server has started successfully.
18:19:25 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
18:19:26 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
18:19:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1478020632000,  Project:1477927056000
18:19:30 INFO  : The hardware specification for project 'system_design_wrapper_hw_platform_0' is different from /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
18:19:30 INFO  : Copied contents of /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf into /system_design_wrapper_hw_platform_0/system.hdf.
18:19:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/.esd-483"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-ntpd.service-YHpD0s"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-colord.service-SBYSOj"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f6fdbb2e19194308b58963bd22a13eaf-rtkit-daemon.service-05N4oo"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-06188aed88844c8ca16e38f612c3d2b2-ntpd.service-GcLfav"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-ntpd.service-GlYC5l"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-colord.service-OrMFU2"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-30baa8a09fe44c7e81d3c4551379caf1-rtkit-daemon.service-P2BMUk"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-ntpd.service-0uaYVW"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-colord.service-SIeBhJ"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-9ddcfc68a0e5432bab5de72ad81270d3-rtkit-daemon.service-HTwTaV"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-ntpd.service-EKQYiB"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-colord.service-tGLpSF"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-f2144cc8ac4c49668bcad2c4fa465d41-rtkit-daemon.service-nhbnMH"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-ntpd.service-ogBatH"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-colord.service-0Sm9Wh"
ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/systemd-private-648a63a0606e4019aabb1133b643ac85-rtkit-daemon.service-w5HG22"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/YaST2-02265-EYRrmD"

18:19:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Permission denied: "/tmp/YaST2-02265-pIzyq3"

18:19:40 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

18:19:40 ERROR : Error updating BSP project MSS files.
18:19:41 INFO  : Updating hardware inferred compiler options for FASEC_Periph-test.
18:19:42 INFO  : Updating hardware inferred compiler options for FASEC_SFP-Periph-test.
18:19:42 INFO  : Clearing existing target manager status.
18:19:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:19:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:21:47 ERROR : Unexpected error while parsing XMD response : com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:05:42 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
08:05:43 INFO  : XSDB server has started successfully.
08:05:52 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
08:05:54 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
