#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18330f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1833280 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18252d0 .functor NOT 1, L_0x1886d30, C4<0>, C4<0>, C4<0>;
L_0x1886b10 .functor XOR 2, L_0x18869b0, L_0x1886a70, C4<00>, C4<00>;
L_0x1886c20 .functor XOR 2, L_0x1886b10, L_0x1886b80, C4<00>, C4<00>;
v0x1881100_0 .net *"_ivl_10", 1 0, L_0x1886b80;  1 drivers
v0x1881200_0 .net *"_ivl_12", 1 0, L_0x1886c20;  1 drivers
v0x18812e0_0 .net *"_ivl_2", 1 0, L_0x1884470;  1 drivers
v0x18813a0_0 .net *"_ivl_4", 1 0, L_0x18869b0;  1 drivers
v0x1881480_0 .net *"_ivl_6", 1 0, L_0x1886a70;  1 drivers
v0x18815b0_0 .net *"_ivl_8", 1 0, L_0x1886b10;  1 drivers
v0x1881690_0 .net "a", 0 0, v0x187d430_0;  1 drivers
v0x1881730_0 .net "b", 0 0, v0x187d4d0_0;  1 drivers
v0x18817d0_0 .net "c", 0 0, v0x187d570_0;  1 drivers
v0x1881870_0 .var "clk", 0 0;
v0x1881910_0 .net "d", 0 0, v0x187d6b0_0;  1 drivers
v0x18819b0_0 .net "out_pos_dut", 0 0, L_0x1886830;  1 drivers
v0x1881a50_0 .net "out_pos_ref", 0 0, L_0x1882f80;  1 drivers
v0x1881af0_0 .net "out_sop_dut", 0 0, L_0x1884800;  1 drivers
v0x1881b90_0 .net "out_sop_ref", 0 0, L_0x1857be0;  1 drivers
v0x1881c30_0 .var/2u "stats1", 223 0;
v0x1881cd0_0 .var/2u "strobe", 0 0;
v0x1881d70_0 .net "tb_match", 0 0, L_0x1886d30;  1 drivers
v0x1881e40_0 .net "tb_mismatch", 0 0, L_0x18252d0;  1 drivers
v0x1881ee0_0 .net "wavedrom_enable", 0 0, v0x187d980_0;  1 drivers
v0x1881fb0_0 .net "wavedrom_title", 511 0, v0x187da20_0;  1 drivers
L_0x1884470 .concat [ 1 1 0 0], L_0x1882f80, L_0x1857be0;
L_0x18869b0 .concat [ 1 1 0 0], L_0x1882f80, L_0x1857be0;
L_0x1886a70 .concat [ 1 1 0 0], L_0x1886830, L_0x1884800;
L_0x1886b80 .concat [ 1 1 0 0], L_0x1882f80, L_0x1857be0;
L_0x1886d30 .cmp/eeq 2, L_0x1884470, L_0x1886c20;
S_0x1833410 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1833280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18256b0 .functor AND 1, v0x187d570_0, v0x187d6b0_0, C4<1>, C4<1>;
L_0x1825a90 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1825e70 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x18260f0 .functor AND 1, L_0x1825a90, L_0x1825e70, C4<1>, C4<1>;
L_0x183dc80 .functor AND 1, L_0x18260f0, v0x187d570_0, C4<1>, C4<1>;
L_0x1857be0 .functor OR 1, L_0x18256b0, L_0x183dc80, C4<0>, C4<0>;
L_0x1882400 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1882470 .functor OR 1, L_0x1882400, v0x187d6b0_0, C4<0>, C4<0>;
L_0x1882580 .functor AND 1, v0x187d570_0, L_0x1882470, C4<1>, C4<1>;
L_0x1882640 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1882710 .functor OR 1, L_0x1882640, v0x187d4d0_0, C4<0>, C4<0>;
L_0x1882780 .functor AND 1, L_0x1882580, L_0x1882710, C4<1>, C4<1>;
L_0x1882900 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1882970 .functor OR 1, L_0x1882900, v0x187d6b0_0, C4<0>, C4<0>;
L_0x1882890 .functor AND 1, v0x187d570_0, L_0x1882970, C4<1>, C4<1>;
L_0x1882b00 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1882c00 .functor OR 1, L_0x1882b00, v0x187d6b0_0, C4<0>, C4<0>;
L_0x1882cc0 .functor AND 1, L_0x1882890, L_0x1882c00, C4<1>, C4<1>;
L_0x1882e70 .functor XNOR 1, L_0x1882780, L_0x1882cc0, C4<0>, C4<0>;
v0x1824c00_0 .net *"_ivl_0", 0 0, L_0x18256b0;  1 drivers
v0x1825000_0 .net *"_ivl_12", 0 0, L_0x1882400;  1 drivers
v0x18253e0_0 .net *"_ivl_14", 0 0, L_0x1882470;  1 drivers
v0x18257c0_0 .net *"_ivl_16", 0 0, L_0x1882580;  1 drivers
v0x1825ba0_0 .net *"_ivl_18", 0 0, L_0x1882640;  1 drivers
v0x1825f80_0 .net *"_ivl_2", 0 0, L_0x1825a90;  1 drivers
v0x1826200_0 .net *"_ivl_20", 0 0, L_0x1882710;  1 drivers
v0x187b9a0_0 .net *"_ivl_24", 0 0, L_0x1882900;  1 drivers
v0x187ba80_0 .net *"_ivl_26", 0 0, L_0x1882970;  1 drivers
v0x187bb60_0 .net *"_ivl_28", 0 0, L_0x1882890;  1 drivers
v0x187bc40_0 .net *"_ivl_30", 0 0, L_0x1882b00;  1 drivers
v0x187bd20_0 .net *"_ivl_32", 0 0, L_0x1882c00;  1 drivers
v0x187be00_0 .net *"_ivl_36", 0 0, L_0x1882e70;  1 drivers
L_0x7f60d96ee018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x187bec0_0 .net *"_ivl_38", 0 0, L_0x7f60d96ee018;  1 drivers
v0x187bfa0_0 .net *"_ivl_4", 0 0, L_0x1825e70;  1 drivers
v0x187c080_0 .net *"_ivl_6", 0 0, L_0x18260f0;  1 drivers
v0x187c160_0 .net *"_ivl_8", 0 0, L_0x183dc80;  1 drivers
v0x187c240_0 .net "a", 0 0, v0x187d430_0;  alias, 1 drivers
v0x187c300_0 .net "b", 0 0, v0x187d4d0_0;  alias, 1 drivers
v0x187c3c0_0 .net "c", 0 0, v0x187d570_0;  alias, 1 drivers
v0x187c480_0 .net "d", 0 0, v0x187d6b0_0;  alias, 1 drivers
v0x187c540_0 .net "out_pos", 0 0, L_0x1882f80;  alias, 1 drivers
v0x187c600_0 .net "out_sop", 0 0, L_0x1857be0;  alias, 1 drivers
v0x187c6c0_0 .net "pos0", 0 0, L_0x1882780;  1 drivers
v0x187c780_0 .net "pos1", 0 0, L_0x1882cc0;  1 drivers
L_0x1882f80 .functor MUXZ 1, L_0x7f60d96ee018, L_0x1882780, L_0x1882e70, C4<>;
S_0x187c900 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1833280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x187d430_0 .var "a", 0 0;
v0x187d4d0_0 .var "b", 0 0;
v0x187d570_0 .var "c", 0 0;
v0x187d610_0 .net "clk", 0 0, v0x1881870_0;  1 drivers
v0x187d6b0_0 .var "d", 0 0;
v0x187d7a0_0 .var/2u "fail", 0 0;
v0x187d840_0 .var/2u "fail1", 0 0;
v0x187d8e0_0 .net "tb_match", 0 0, L_0x1886d30;  alias, 1 drivers
v0x187d980_0 .var "wavedrom_enable", 0 0;
v0x187da20_0 .var "wavedrom_title", 511 0;
E_0x1831a60/0 .event negedge, v0x187d610_0;
E_0x1831a60/1 .event posedge, v0x187d610_0;
E_0x1831a60 .event/or E_0x1831a60/0, E_0x1831a60/1;
S_0x187cc30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x187c900;
 .timescale -12 -12;
v0x187ce70_0 .var/2s "i", 31 0;
E_0x1831900 .event posedge, v0x187d610_0;
S_0x187cf70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x187c900;
 .timescale -12 -12;
v0x187d170_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x187d250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x187c900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x187dc00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1833280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1883130 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x18831c0 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1883360 .functor AND 1, L_0x1883130, L_0x18831c0, C4<1>, C4<1>;
L_0x1883470 .functor NOT 1, v0x187d570_0, C4<0>, C4<0>, C4<0>;
L_0x1883620 .functor AND 1, L_0x1883360, L_0x1883470, C4<1>, C4<1>;
L_0x1883730 .functor NOT 1, v0x187d6b0_0, C4<0>, C4<0>, C4<0>;
L_0x18838f0 .functor AND 1, L_0x1883620, L_0x1883730, C4<1>, C4<1>;
L_0x1883a00 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1883bd0 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1883c40 .functor AND 1, L_0x1883a00, L_0x1883bd0, C4<1>, C4<1>;
L_0x1883db0 .functor AND 1, L_0x1883c40, v0x187d570_0, C4<1>, C4<1>;
L_0x1883e20 .functor AND 1, L_0x1883db0, v0x187d6b0_0, C4<1>, C4<1>;
L_0x1883f50 .functor OR 1, L_0x18838f0, L_0x1883e20, C4<0>, C4<0>;
L_0x1884060 .functor AND 1, v0x187d430_0, v0x187d4d0_0, C4<1>, C4<1>;
L_0x1883ee0 .functor AND 1, L_0x1884060, v0x187d570_0, C4<1>, C4<1>;
L_0x18841a0 .functor AND 1, L_0x1883ee0, v0x187d6b0_0, C4<1>, C4<1>;
L_0x18842f0 .functor OR 1, L_0x1883f50, L_0x18841a0, C4<0>, C4<0>;
L_0x1884400 .functor AND 1, v0x187d430_0, v0x187d4d0_0, C4<1>, C4<1>;
L_0x1884510 .functor AND 1, L_0x1884400, v0x187d570_0, C4<1>, C4<1>;
L_0x18845d0 .functor NOT 1, v0x187d6b0_0, C4<0>, C4<0>, C4<0>;
L_0x18846f0 .functor AND 1, L_0x1884510, L_0x18845d0, C4<1>, C4<1>;
L_0x1884800 .functor OR 1, L_0x18842f0, L_0x18846f0, C4<0>, C4<0>;
L_0x1884a20 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1884a90 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1884bd0 .functor OR 1, L_0x1884a20, L_0x1884a90, C4<0>, C4<0>;
L_0x1884ce0 .functor NOT 1, v0x187d570_0, C4<0>, C4<0>, C4<0>;
L_0x1884e30 .functor OR 1, L_0x1884bd0, L_0x1884ce0, C4<0>, C4<0>;
L_0x1884f40 .functor NOT 1, v0x187d6b0_0, C4<0>, C4<0>, C4<0>;
L_0x18850a0 .functor OR 1, L_0x1884e30, L_0x1884f40, C4<0>, C4<0>;
L_0x18851b0 .functor OR 1, v0x187d430_0, v0x187d4d0_0, C4<0>, C4<0>;
L_0x1885320 .functor NOT 1, v0x187d570_0, C4<0>, C4<0>, C4<0>;
L_0x1885390 .functor OR 1, L_0x18851b0, L_0x1885320, C4<0>, C4<0>;
L_0x18855b0 .functor NOT 1, v0x187d6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1885620 .functor OR 1, L_0x1885390, L_0x18855b0, C4<0>, C4<0>;
L_0x1885850 .functor AND 1, L_0x18850a0, L_0x1885620, C4<1>, C4<1>;
L_0x1885960 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x1885b00 .functor OR 1, v0x187d430_0, L_0x1885960, C4<0>, C4<0>;
L_0x1885bc0 .functor OR 1, L_0x1885b00, v0x187d570_0, C4<0>, C4<0>;
L_0x18859d0 .functor NOT 1, v0x187d6b0_0, C4<0>, C4<0>, C4<0>;
L_0x1885a40 .functor OR 1, L_0x1885bc0, L_0x18859d0, C4<0>, C4<0>;
L_0x1885f60 .functor AND 1, L_0x1885850, L_0x1885a40, C4<1>, C4<1>;
L_0x1886070 .functor NOT 1, v0x187d430_0, C4<0>, C4<0>, C4<0>;
L_0x1886240 .functor NOT 1, v0x187d4d0_0, C4<0>, C4<0>, C4<0>;
L_0x18862b0 .functor OR 1, L_0x1886070, L_0x1886240, C4<0>, C4<0>;
L_0x1886530 .functor OR 1, L_0x18862b0, v0x187d570_0, C4<0>, C4<0>;
L_0x18865f0 .functor OR 1, L_0x1886530, v0x187d6b0_0, C4<0>, C4<0>;
L_0x1886830 .functor AND 1, L_0x1885f60, L_0x18865f0, C4<1>, C4<1>;
v0x187ddc0_0 .net *"_ivl_0", 0 0, L_0x1883130;  1 drivers
v0x187dea0_0 .net *"_ivl_10", 0 0, L_0x1883730;  1 drivers
v0x187df80_0 .net *"_ivl_12", 0 0, L_0x18838f0;  1 drivers
v0x187e070_0 .net *"_ivl_14", 0 0, L_0x1883a00;  1 drivers
v0x187e150_0 .net *"_ivl_16", 0 0, L_0x1883bd0;  1 drivers
v0x187e280_0 .net *"_ivl_18", 0 0, L_0x1883c40;  1 drivers
v0x187e360_0 .net *"_ivl_2", 0 0, L_0x18831c0;  1 drivers
v0x187e440_0 .net *"_ivl_20", 0 0, L_0x1883db0;  1 drivers
v0x187e520_0 .net *"_ivl_22", 0 0, L_0x1883e20;  1 drivers
v0x187e690_0 .net *"_ivl_24", 0 0, L_0x1883f50;  1 drivers
v0x187e770_0 .net *"_ivl_26", 0 0, L_0x1884060;  1 drivers
v0x187e850_0 .net *"_ivl_28", 0 0, L_0x1883ee0;  1 drivers
v0x187e930_0 .net *"_ivl_30", 0 0, L_0x18841a0;  1 drivers
v0x187ea10_0 .net *"_ivl_32", 0 0, L_0x18842f0;  1 drivers
v0x187eaf0_0 .net *"_ivl_34", 0 0, L_0x1884400;  1 drivers
v0x187ebd0_0 .net *"_ivl_36", 0 0, L_0x1884510;  1 drivers
v0x187ecb0_0 .net *"_ivl_38", 0 0, L_0x18845d0;  1 drivers
v0x187eea0_0 .net *"_ivl_4", 0 0, L_0x1883360;  1 drivers
v0x187ef80_0 .net *"_ivl_40", 0 0, L_0x18846f0;  1 drivers
v0x187f060_0 .net *"_ivl_44", 0 0, L_0x1884a20;  1 drivers
v0x187f140_0 .net *"_ivl_46", 0 0, L_0x1884a90;  1 drivers
v0x187f220_0 .net *"_ivl_48", 0 0, L_0x1884bd0;  1 drivers
v0x187f300_0 .net *"_ivl_50", 0 0, L_0x1884ce0;  1 drivers
v0x187f3e0_0 .net *"_ivl_52", 0 0, L_0x1884e30;  1 drivers
v0x187f4c0_0 .net *"_ivl_54", 0 0, L_0x1884f40;  1 drivers
v0x187f5a0_0 .net *"_ivl_56", 0 0, L_0x18850a0;  1 drivers
v0x187f680_0 .net *"_ivl_58", 0 0, L_0x18851b0;  1 drivers
v0x187f760_0 .net *"_ivl_6", 0 0, L_0x1883470;  1 drivers
v0x187f840_0 .net *"_ivl_60", 0 0, L_0x1885320;  1 drivers
v0x187f920_0 .net *"_ivl_62", 0 0, L_0x1885390;  1 drivers
v0x187fa00_0 .net *"_ivl_64", 0 0, L_0x18855b0;  1 drivers
v0x187fae0_0 .net *"_ivl_66", 0 0, L_0x1885620;  1 drivers
v0x187fbc0_0 .net *"_ivl_68", 0 0, L_0x1885850;  1 drivers
v0x187feb0_0 .net *"_ivl_70", 0 0, L_0x1885960;  1 drivers
v0x187ff90_0 .net *"_ivl_72", 0 0, L_0x1885b00;  1 drivers
v0x1880070_0 .net *"_ivl_74", 0 0, L_0x1885bc0;  1 drivers
v0x1880150_0 .net *"_ivl_76", 0 0, L_0x18859d0;  1 drivers
v0x1880230_0 .net *"_ivl_78", 0 0, L_0x1885a40;  1 drivers
v0x1880310_0 .net *"_ivl_8", 0 0, L_0x1883620;  1 drivers
v0x18803f0_0 .net *"_ivl_80", 0 0, L_0x1885f60;  1 drivers
v0x18804d0_0 .net *"_ivl_82", 0 0, L_0x1886070;  1 drivers
v0x18805b0_0 .net *"_ivl_84", 0 0, L_0x1886240;  1 drivers
v0x1880690_0 .net *"_ivl_86", 0 0, L_0x18862b0;  1 drivers
v0x1880770_0 .net *"_ivl_88", 0 0, L_0x1886530;  1 drivers
v0x1880850_0 .net *"_ivl_90", 0 0, L_0x18865f0;  1 drivers
v0x1880930_0 .net "a", 0 0, v0x187d430_0;  alias, 1 drivers
v0x18809d0_0 .net "b", 0 0, v0x187d4d0_0;  alias, 1 drivers
v0x1880ac0_0 .net "c", 0 0, v0x187d570_0;  alias, 1 drivers
v0x1880bb0_0 .net "d", 0 0, v0x187d6b0_0;  alias, 1 drivers
v0x1880ca0_0 .net "out_pos", 0 0, L_0x1886830;  alias, 1 drivers
v0x1880d60_0 .net "out_sop", 0 0, L_0x1884800;  alias, 1 drivers
S_0x1880ee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1833280;
 .timescale -12 -12;
E_0x181a9f0 .event anyedge, v0x1881cd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1881cd0_0;
    %nor/r;
    %assign/vec4 v0x1881cd0_0, 0;
    %wait E_0x181a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x187c900;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187d7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x187d840_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x187c900;
T_4 ;
    %wait E_0x1831a60;
    %load/vec4 v0x187d8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x187d7a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x187c900;
T_5 ;
    %wait E_0x1831900;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %wait E_0x1831900;
    %load/vec4 v0x187d7a0_0;
    %store/vec4 v0x187d840_0, 0, 1;
    %fork t_1, S_0x187cc30;
    %jmp t_0;
    .scope S_0x187cc30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x187ce70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x187ce70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1831900;
    %load/vec4 v0x187ce70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x187ce70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x187ce70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x187c900;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1831a60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x187d6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x187d4d0_0, 0;
    %assign/vec4 v0x187d430_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x187d7a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x187d840_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1833280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1881870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1881cd0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1833280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1881870_0;
    %inv;
    %store/vec4 v0x1881870_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1833280;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x187d610_0, v0x1881e40_0, v0x1881690_0, v0x1881730_0, v0x18817d0_0, v0x1881910_0, v0x1881b90_0, v0x1881af0_0, v0x1881a50_0, v0x18819b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1833280;
T_9 ;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1833280;
T_10 ;
    %wait E_0x1831a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1881c30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
    %load/vec4 v0x1881d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1881c30_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1881b90_0;
    %load/vec4 v0x1881b90_0;
    %load/vec4 v0x1881af0_0;
    %xor;
    %load/vec4 v0x1881b90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1881a50_0;
    %load/vec4 v0x1881a50_0;
    %load/vec4 v0x18819b0_0;
    %xor;
    %load/vec4 v0x1881a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1881c30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1881c30_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter9/response4/top_module.sv";
