{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639482994665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639482994665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:56:34 2021 " "Processing started: Tue Dec 14 19:56:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639482994665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639482994665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKit -c mediKit " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639482994665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639482995365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639482995365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file medikit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mediKit " "Found entity 1: mediKit" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file numkeyandsegdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 numKeyAndSegDriver-a " "Found design unit 1: numKeyAndSegDriver-a" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005903 ""} { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behave " "Found design unit 1: main-behave" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005905 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDdriver-a " "Found design unit 1: LEDdriver-a" {  } { { "LEDdriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LEDdriver.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005906 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "LEDdriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LEDdriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDdecoder-behave " "Found design unit 1: LCDdecoder-behave" {  } { { "LCDdecoder.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCDdecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005908 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "LCDdecoder.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCDdecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd1602driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD1602driver-a " "Found design unit 1: LCD1602driver-a" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005909 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latticedriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latticeDriver-a " "Found design unit 1: latticeDriver-a" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005911 ""} { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyInput-a " "Found design unit 1: keyInput-a" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005913 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyInput " "Found entity 1: keyInput" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_500.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_500-behave " "Found design unit 1: freqDiv_500-behave" {  } { { "freqDiv_500.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_500.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005914 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqDiv_500.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_500.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_250.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_250-behave " "Found design unit 1: freqDiv_250-behave" {  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005916 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_20-behave " "Found design unit 1: freqDiv_20-behave" {  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005917 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_125.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_125-behave " "Found design unit 1: freqDiv_125-behave" {  } { { "freqDiv_125.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_125.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005918 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqDiv_125.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_125.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv_1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv_1000-behave " "Found design unit 1: freqDiv_1000-behave" {  } { { "freqDiv_1000.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_1000.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005920 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqDiv_1000.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_1000.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005920 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv freqDiv.vhd " "Entity \"freqDiv\" obtained from \"freqDiv.vhd\" instead of from Quartus Prime megafunction library" {  } { { "freqDiv.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1639483005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDiv-behave " "Found design unit 1: freqDiv-behave" {  } { { "freqDiv.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005921 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDiv " "Found entity 1: freqDiv" {  } { { "freqDiv.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzerdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzerDriver-behave " "Found design unit 1: buzzerDriver-behave" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005922 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483005922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483005922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKit " "Elaborating entity \"mediKit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639483006008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:inst31\"" {  } { { "mediKit.bdf" "inst31" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 848 1248 1432 960 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006010 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count buzzerDriver.vhd(41) " "VHDL Process Statement warning at buzzerDriver.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006011 "|mediKit|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_base buzzerDriver.vhd(42) " "VHDL Process Statement warning at buzzerDriver.vhd(42): signal \"clk_base\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006011 "|mediKit|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buz0 buzzerDriver.vhd(43) " "VHDL Process Statement warning at buzzerDriver.vhd(43): signal \"buz0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006011 "|mediKit|buzzerDriver:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:inst26\"" {  } { { "mediKit.bdf" "inst26" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 808 400 544 888 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:inst14 " "Elaborating entity \"main\" for hierarchy \"main:inst14\"" {  } { { "mediKit.bdf" "inst14" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 360 408 608 664 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006013 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_b0 main.vhd(81) " "VHDL Process Statement warning at main.vhd(81): signal \"count_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_b0 main.vhd(94) " "VHDL Process Statement warning at main.vhd(94): signal \"count_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_b0 main.vhd(107) " "VHDL Process Statement warning at main.vhd(107): signal \"count_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_b0 main.vhd(120) " "VHDL Process Statement warning at main.vhd(120): signal \"count_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 "|mediKit|main:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count_b0 main.vhd(133) " "VHDL Process Statement warning at main.vhd(133): signal \"count_b0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 "|mediKit|main:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyInput keyInput:inst " "Elaborating entity \"keyInput\" for hierarchy \"keyInput:inst\"" {  } { { "mediKit.bdf" "inst" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 360 104 248 568 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:inst4 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:inst4\"" {  } { { "mediKit.bdf" "inst4" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 192 -8 136 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:inst34\"" {  } { { "mediKit.bdf" "inst34" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 376 896 1096 552 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pre numkeyAndSegDriver.vhd(346) " "VHDL Process Statement warning at numkeyAndSegDriver.vhd(346): signal \"pre\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006024 "|mediKit|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C numkeyAndSegDriver.vhd(346) " "VHDL Process Statement warning at numkeyAndSegDriver.vhd(346): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 346 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006024 "|mediKit|numKeyAndSegDriver:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:inst23\"" {  } { { "mediKit.bdf" "inst23" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 720 400 544 800 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:inst35\"" {  } { { "mediKit.bdf" "inst35" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -88 1248 1496 184 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006025 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(73) " "VHDL Process Statement warning at LCD1602driver.vhd(73): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006026 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(74) " "VHDL Process Statement warning at LCD1602driver.vhd(74): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(78) " "VHDL Process Statement warning at LCD1602driver.vhd(78): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(79) " "VHDL Process Statement warning at LCD1602driver.vhd(79): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(83) " "VHDL Process Statement warning at LCD1602driver.vhd(83): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(84) " "VHDL Process Statement warning at LCD1602driver.vhd(84): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(90) " "VHDL Process Statement warning at LCD1602driver.vhd(90): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(91) " "VHDL Process Statement warning at LCD1602driver.vhd(91): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(95) " "VHDL Process Statement warning at LCD1602driver.vhd(95): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(96) " "VHDL Process Statement warning at LCD1602driver.vhd(96): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(100) " "VHDL Process Statement warning at LCD1602driver.vhd(100): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram1 LCD1602driver.vhd(101) " "VHDL Process Statement warning at LCD1602driver.vhd(101): signal \"ram1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LCD1602driver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/LCD1602driver.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 "|mediKit|LCD1602driver:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:inst36\"" {  } { { "mediKit.bdf" "inst36" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -712 824 1016 -632 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:inst30\"" {  } { { "mediKit.bdf" "inst30" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 672 1248 1440 816 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006031 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(122) " "VHDL Process Statement warning at latticeDriver.vhd(122): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(145) " "VHDL Process Statement warning at latticeDriver.vhd(145): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_2 latticeDriver.vhd(168) " "VHDL Process Statement warning at latticeDriver.vhd(168): signal \"sel2_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(191) " "VHDL Process Statement warning at latticeDriver.vhd(191): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(215) " "VHDL Process Statement warning at latticeDriver.vhd(215): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel2_8 latticeDriver.vhd(238) " "VHDL Process Statement warning at latticeDriver.vhd(238): signal \"sel2_8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639483006032 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_r latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"col_r\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "col_g latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"col_g\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "row latticeDriver.vhd(67) " "VHDL Process Statement warning at latticeDriver.vhd(67): inferring latch(es) for signal or variable \"row\", which holds its previous value in one or more paths through the process" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticeDriver.vhd(67) " "Inferred latch for \"row\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticeDriver.vhd(67) " "Inferred latch for \"row\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticeDriver.vhd(67) " "Inferred latch for \"row\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticeDriver.vhd(67) " "Inferred latch for \"row\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticeDriver.vhd(67) " "Inferred latch for \"row\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticeDriver.vhd(67) " "Inferred latch for \"row\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticeDriver.vhd(67) " "Inferred latch for \"row\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticeDriver.vhd(67) " "Inferred latch for \"row\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticeDriver.vhd(67) " "Inferred latch for \"col_g\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[0\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[1\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[2\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[3\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[4\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[5\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[6\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticeDriver.vhd(67) " "Inferred latch for \"col_r\[7\]\" at latticeDriver.vhd(67)" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483006033 "|mediKit|latticeDriver:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:inst28\"" {  } { { "mediKit.bdf" "inst28" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 792 736 880 872 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:inst29\"" {  } { { "mediKit.bdf" "inst29" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 880 736 880 960 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:inst32\"" {  } { { "mediKit.bdf" "inst32" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 568 912 1080 648 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483006036 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod0\"" {  } { { "numkeyAndSegDriver.vhd" "Mod0" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div1\"" {  } { { "numkeyAndSegDriver.vhd" "Div1" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod2\"" {  } { { "numkeyAndSegDriver.vhd" "Mod2" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div2\"" {  } { { "numkeyAndSegDriver.vhd" "Div2" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod4\"" {  } { { "numkeyAndSegDriver.vhd" "Mod4" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 294 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div3\"" {  } { { "numkeyAndSegDriver.vhd" "Div3" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod6\"" {  } { { "numkeyAndSegDriver.vhd" "Mod6" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Div0\"" {  } { { "numkeyAndSegDriver.vhd" "Div0" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod1\"" {  } { { "numkeyAndSegDriver.vhd" "Mod1" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod3\"" {  } { { "numkeyAndSegDriver.vhd" "Mod3" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 279 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:inst34\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:inst34\|Mod5\"" {  } { { "numkeyAndSegDriver.vhd" "Mod5" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1639483007468 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1639483007468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Mod0\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483007533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Mod0 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483007533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483007533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483007533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483007533 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639483007533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tnl " "Found entity 1: lpm_divide_tnl" {  } { { "db/lpm_divide_tnl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_tnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_hie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_hie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_hie " "Found entity 1: alt_u_div_hie" {  } { { "db/alt_u_div_hie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_hie.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483007936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483007936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j7c " "Found entity 1: add_sub_j7c" {  } { { "db/add_sub_j7c.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/add_sub_j7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Div1\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483008010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Div1 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008010 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639483008010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nvl " "Found entity 1: lpm_divide_nvl" {  } { { "db/lpm_divide_nvl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_nvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_bie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Mod2\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483008123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Mod2 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008123 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 264 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639483008123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:inst34\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:inst34\|lpm_divide:Div0\"" {  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639483008272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:inst34\|lpm_divide:Div0 " "Instantiated megafunction \"numKeyAndSegDriver:inst34\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008272 ""}  } { { "numkeyAndSegDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/numkeyAndSegDriver.vhd" 204 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1639483008272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/lpm_divide_ovl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eie " "Found entity 1: alt_u_div_eie" {  } { { "db/alt_u_div_eie.tdf" "" { Text "D:/works/FPGA/mediKitFPGA/db/alt_u_div_eie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639483008388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483008388 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[7\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[7\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008672 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[6\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[6\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008672 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_g\[6\] latticeDriver:inst30\|col_g\[7\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_g\[6\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[7\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008672 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_g\[3\] latticeDriver:inst30\|col_g\[4\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_g\[3\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_g\[4\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008672 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:inst30\|col_r\[0\] latticeDriver:inst30\|col_r\[1\] " "Duplicate LATCH primitive \"latticeDriver:inst30\|col_r\[0\]\" merged with LATCH primitive \"latticeDriver:inst30\|col_r\[1\]\"" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1639483008672 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1639483008672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_g\[7\] " "Latch latticeDriver:inst30\|col_g\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008673 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008673 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639483008673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_g\[4\] " "Latch latticeDriver:inst30\|col_g\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[0\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008674 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008674 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639483008674 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:inst30\|col_r\[1\] " "Latch latticeDriver:inst30\|col_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:inst14\|cur_state\[3\] " "Ports D and ENA on the latch are fed by the same signal main:inst14\|cur_state\[3\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008674 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:inst14\|cur_state\[0\] " "Ports ENA and CLR on the latch are fed by the same signal main:inst14\|cur_state\[0\]" {  } { { "main.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/main.vhd" 165 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639483008674 ""}  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639483008674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -48 1608 1784 -32 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[5\] GND " "Pin \"col_green\[5\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[2\] GND " "Pin \"col_green\[2\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[1\] GND " "Pin \"col_green\[1\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[0\] GND " "Pin \"col_green\[0\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 712 1608 1784 728 "col_green\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[5\] GND " "Pin \"col_red\[5\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[4\] GND " "Pin \"col_red\[4\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[3\] GND " "Pin \"col_red\[3\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[2\] GND " "Pin \"col_red\[2\]\" is stuck at GND" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 696 1608 1784 712 "col_red\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639483009562 "|mediKit|col_red[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639483009562 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639483011069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1377 " "Implemented 1377 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639483011111 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639483011111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1294 " "Implemented 1294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639483011111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639483011111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639483011210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:56:51 2021 " "Processing ended: Tue Dec 14 19:56:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639483011210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639483011210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639483011210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639483011210 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1639483013035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639483013036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:56:52 2021 " "Processing started: Tue Dec 14 19:56:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639483013036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639483013036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mediKit -c mediKit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639483013036 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639483013322 ""}
{ "Info" "0" "" "Project  = mediKit" {  } {  } 0 0 "Project  = mediKit" 0 0 "Fitter" 0 0 1639483013323 ""}
{ "Info" "0" "" "Revision = mediKit" {  } {  } 0 0 "Revision = mediKit" 0 0 "Fitter" 0 0 1639483013324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1639483013394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1639483013394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mediKit EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"mediKit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639483013402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639483013448 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639483013448 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639483013518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639483013531 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639483013876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639483013876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639483013876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639483013876 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1639483013876 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639483013876 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1639483014018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKit.sdc " "Synopsys Design Constraints File file not found: 'mediKit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639483014022 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639483014024 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1639483014044 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1639483014044 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_20:inst4\|clktmp " "   1.000 freqDiv_20:inst4\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_125:inst29\|clktmp " "   1.000 freqDiv_125:inst29\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_250:inst28\|clktmp " "   1.000 freqDiv_250:inst28\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_500:inst26\|clktmp " "   1.000 freqDiv_500:inst26\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_1000:inst23\|clktmp " "   1.000 freqDiv_1000:inst23\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:inst14\|cur_state\[0\] " "   1.000 main:inst14\|cur_state\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1639483014044 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1639483014044 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639483014070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639483014071 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1639483014088 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock Global clock in PIN 18 " "Automatically promoted some destinations of signal \"clock\" to use Global clock in PIN 18" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LCD_EN " "Destination \"LCD_EN\" may be non-global or may not use global clock" {  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { -32 1608 1784 -16 "LCD_EN" "" } } } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "buzzerDriver:inst31\|buzz_out~0 " "Destination \"buzzerDriver:inst31\|buzz_out~0\" may be non-global or may not use global clock" {  } { { "buzzerDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/buzzerDriver.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout4 " "Destination \"keyInput:inst\|bout4\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout5 " "Destination \"keyInput:inst\|bout5\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout1 " "Destination \"keyInput:inst\|bout1\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout6 " "Destination \"keyInput:inst\|bout6\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout0 " "Destination \"keyInput:inst\|bout0\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 15 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout3 " "Destination \"keyInput:inst\|bout3\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 18 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:inst\|bout2 " "Destination \"keyInput:inst\|bout2\" may be non-global or may not use global clock" {  } { { "keyInput.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/keyInput.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""}  } { { "mediKit.bdf" "" { Schematic "D:/works/FPGA/mediKitFPGA/mediKit.bdf" { { 288 -304 -136 304 "clock" "" } } } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1639483014140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freqDiv_250:inst28\|clktmp Global clock " "Automatically promoted some destinations of signal \"freqDiv_250:inst28\|clktmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freqDiv_250:inst28\|clktmp " "Destination \"freqDiv_250:inst28\|clktmp\" may be non-global or may not use global clock" {  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014140 ""}  } { { "freqDiv_250.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_250.vhd" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1639483014140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "latticeDriver:inst30\|col_r\[5\]~11 Global clock " "Automatically promoted signal \"latticeDriver:inst30\|col_r\[5\]~11\" to use Global clock" {  } { { "latticeDriver.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/latticeDriver.vhd" 67 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1639483014141 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freqDiv_20:inst4\|clktmp Global clock " "Automatically promoted some destinations of signal \"freqDiv_20:inst4\|clktmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freqDiv_20:inst4\|clktmp " "Destination \"freqDiv_20:inst4\|clktmp\" may be non-global or may not use global clock" {  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1639483014141 ""}  } { { "freqDiv_20.vhd" "" { Text "D:/works/FPGA/mediKitFPGA/freqDiv_20.vhd" 17 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1639483014141 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1639483014141 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1639483014152 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1639483014221 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1639483014331 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1639483014333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1639483014333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639483014333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639483014386 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1639483014400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639483014562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639483015175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639483015187 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639483017594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639483017594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639483017691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "30 " "Router estimated average interconnect usage is 30% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/works/FPGA/mediKitFPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1639483018334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639483018334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1639483019357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639483019358 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.05 " "Total time spent on timing analysis during the Fitter is 1.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1639483019390 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639483019401 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1639483019467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitFPGA/output_files/mediKit.fit.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitFPGA/output_files/mediKit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639483019536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5775 " "Peak virtual memory: 5775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639483019584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:56:59 2021 " "Processing ended: Tue Dec 14 19:56:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639483019584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639483019584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639483019584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639483019584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639483022060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639483022061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:57:01 2021 " "Processing started: Tue Dec 14 19:57:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639483022061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639483022061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mediKit -c mediKit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639483022061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1639483022818 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639483022901 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639483022909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639483023082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:57:03 2021 " "Processing ended: Tue Dec 14 19:57:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639483023082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639483023082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639483023082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639483023082 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639483024196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639483025239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639483025239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:57:04 2021 " "Processing started: Tue Dec 14 19:57:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639483025239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639483025239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mediKit -c mediKit " "Command: quartus_sta mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639483025239 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639483025470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639483025938 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639483025938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483025986 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483025986 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639483026051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639483027208 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639483027269 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKit.sdc " "Synopsys Design Constraints File file not found: 'mediKit.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1639483027302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027302 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:inst14\|cur_state\[0\] main:inst14\|cur_state\[0\] " "create_clock -period 1.000 -name main:inst14\|cur_state\[0\] main:inst14\|cur_state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_250:inst28\|clktmp freqDiv_250:inst28\|clktmp " "create_clock -period 1.000 -name freqDiv_250:inst28\|clktmp freqDiv_250:inst28\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_500:inst26\|clktmp freqDiv_500:inst26\|clktmp " "create_clock -period 1.000 -name freqDiv_500:inst26\|clktmp freqDiv_500:inst26\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_20:inst4\|clktmp freqDiv_20:inst4\|clktmp " "create_clock -period 1.000 -name freqDiv_20:inst4\|clktmp freqDiv_20:inst4\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_125:inst29\|clktmp freqDiv_125:inst29\|clktmp " "create_clock -period 1.000 -name freqDiv_125:inst29\|clktmp freqDiv_125:inst29\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_1000:inst23\|clktmp freqDiv_1000:inst23\|clktmp " "create_clock -period 1.000 -name freqDiv_1000:inst23\|clktmp freqDiv_1000:inst23\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1639483027306 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639483027306 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639483027315 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1639483027332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639483027338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.481 " "Worst-case setup slack is -22.481" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.481           -3328.999 clock  " "  -22.481           -3328.999 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.888             -34.706 freqDiv_1000:inst23\|clktmp  " "   -5.888             -34.706 freqDiv_1000:inst23\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.444             -94.806 freqDiv_250:inst28\|clktmp  " "   -4.444             -94.806 freqDiv_250:inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.100             -16.073 main:inst14\|cur_state\[0\]  " "   -2.100             -16.073 main:inst14\|cur_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.245              -1.245 freqDiv_500:inst26\|clktmp  " "   -1.245              -1.245 freqDiv_500:inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223              -1.223 freqDiv_125:inst29\|clktmp  " "   -1.223              -1.223 freqDiv_125:inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.968 " "Worst-case hold slack is -6.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.968             -29.012 main:inst14\|cur_state\[0\]  " "   -6.968             -29.012 main:inst14\|cur_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297             -10.715 clock  " "   -2.297             -10.715 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -0.493 freqDiv_250:inst28\|clktmp  " "   -0.493              -0.493 freqDiv_250:inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 freqDiv_1000:inst23\|clktmp  " "    0.709               0.000 freqDiv_1000:inst23\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 freqDiv_125:inst29\|clktmp  " "    1.669               0.000 freqDiv_125:inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691               0.000 freqDiv_500:inst26\|clktmp  " "    1.691               0.000 freqDiv_500:inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.677 " "Worst-case recovery slack is -8.677" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.677             -52.062 freqDiv_1000:inst23\|clktmp  " "   -8.677             -52.062 freqDiv_1000:inst23\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.254             -23.873 clock  " "   -3.254             -23.873 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269              -0.443 main:inst14\|cur_state\[0\]  " "   -0.269              -0.443 main:inst14\|cur_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -5.668 " "Worst-case removal slack is -5.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.668             -16.617 main:inst14\|cur_state\[0\]  " "   -5.668             -16.617 main:inst14\|cur_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055              -1.055 clock  " "   -1.055              -1.055 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027352 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.467               0.000 freqDiv_1000:inst23\|clktmp  " "    3.467               0.000 freqDiv_1000:inst23\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027352 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clock  " "   -2.289              -2.289 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.728             -24.752 main:inst14\|cur_state\[0\]  " "   -0.728             -24.752 main:inst14\|cur_state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_1000:inst23\|clktmp  " "    0.234               0.000 freqDiv_1000:inst23\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_125:inst29\|clktmp  " "    0.234               0.000 freqDiv_125:inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_20:inst4\|clktmp  " "    0.234               0.000 freqDiv_20:inst4\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_250:inst28\|clktmp  " "    0.234               0.000 freqDiv_250:inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_500:inst26\|clktmp  " "    0.234               0.000 freqDiv_500:inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639483027354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639483027354 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1639483027468 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639483027489 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639483027491 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639483027549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:57:07 2021 " "Processing ended: Tue Dec 14 19:57:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639483027549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639483027549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639483027549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639483027549 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1639483030006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639483030006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 19:57:09 2021 " "Processing started: Tue Dec 14 19:57:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639483030006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639483030006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mediKit -c mediKit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mediKit -c mediKit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1639483030006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1639483030809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mediKit.vo D:/works/FPGA/mediKitFPGA/simulation/modelsim/ simulation " "Generated file mediKit.vo in folder \"D:/works/FPGA/mediKitFPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1639483031115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639483031143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 19:57:11 2021 " "Processing ended: Tue Dec 14 19:57:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639483031143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639483031143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639483031143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639483031143 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1639483032180 ""}
