# Data-Bus-Design
Using VERILOG language
