Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto f9db1a239ffc45728b778189cb79a8f3 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SimCorrelacion_behav xil_defaultlib.SimCorrelacion xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port A [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:74]
WARNING: [VRFC 10-278] actual bit length 4096 differs from formal bit length 1024 for port Input [/home/gabriel/project_2/project_2.srcs/sources_1/new/Correlacion.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Signal_Register(SAMPLES=128,OSF=...
Compiling module xil_defaultlib.Maquina_Estados
Compiling module xil_defaultlib.BitsCounter
Compiling module xil_defaultlib.Pattern_Counter
Compiling module xil_defaultlib.FlagCounter
Compiling module xil_defaultlib.FF_JK
Compiling module xil_defaultlib.Multiplicador
Compiling module xil_defaultlib.Deco_Sum
Compiling module xil_defaultlib.DecosSuma
Compiling module xil_defaultlib.Sumatoria
Compiling module xil_defaultlib.RegistroCorrelacion
Compiling module xil_defaultlib.Correlacion_default
Compiling module xil_defaultlib.SimCorrelacion
Compiling module xil_defaultlib.glbl
Built simulation snapshot SimCorrelacion_behav
