// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "06/18/2019 02:21:07"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SDRAMController (
	CLK,
	RESET,
	SD_CLK,
	SD_CKE,
	SD_CS,
	SD_WE,
	SD_CAS,
	SD_RAS,
	SD_LDQM,
	SD_UDQM,
	SD_BS,
	S_A,
	S_DQ,
	re,
	s,
	led);
input 	CLK;
input 	RESET;
output 	SD_CLK;
output 	SD_CKE;
output 	SD_CS;
output 	SD_WE;
output 	SD_CAS;
output 	SD_RAS;
output 	SD_LDQM;
output 	SD_UDQM;
output 	[1:0] SD_BS;
output 	[11:0] S_A;
inout 	[15:0] S_DQ;
output 	re;
input 	[3:0] s;
output 	[3:0] led;

// Design Ports Information
// SD_CLK	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CKE	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CS	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_WE	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CAS	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_RAS	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_LDQM	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_UDQM	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_BS[0]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_BS[1]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[0]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[1]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[2]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[3]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[4]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[5]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[6]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[7]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[8]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[9]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[10]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_A[11]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// re	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[0]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[1]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[2]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[3]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[4]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[5]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[6]	=>  Location: PIN_38,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[7]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[8]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[9]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[10]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[11]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[12]	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[13]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[14]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S_DQ[15]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[1]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[2]	=>  Location: PIN_90,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[3]	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default
// s[0]	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("SDRAMController_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \Add0~12_combout ;
wire \Add0~48_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal1~0_combout ;
wire \ram_ctrl|cl~1_combout ;
wire \always0~2_combout ;
wire \always0~7_combout ;
wire \LessThan0~0_combout ;
wire \ram_ctrl|Equal1~0_combout ;
wire \ram_ctrl|Equal1~1_combout ;
wire \ram_ctrl|Add0~1_combout ;
wire \ram_ctrl|end_cycl~0_combout ;
wire \s[2]~input_o ;
wire \CLK~input_o ;
wire \altpll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \RESET~input_o ;
wire \ram_ctrl|iter~4_combout ;
wire \ram_ctrl|iter~2_combout ;
wire \ram_ctrl|iter[1]~7_combout ;
wire \ram_ctrl|iter~3_combout ;
wire \ram_ctrl|Add0~0_combout ;
wire \ram_ctrl|iter~5_combout ;
wire \ram_ctrl|always0~0_combout ;
wire \ram_ctrl|we_state~0_combout ;
wire \ram_ctrl|cl~6_combout ;
wire \ram_ctrl|Mux0~0_combout ;
wire \ram_ctrl|command~3_combout ;
wire \ram_ctrl|Equal3~2_combout ;
wire \ram_ctrl|cl~3_combout ;
wire \ram_ctrl|cl~9_combout ;
wire \ram_ctrl|Add1~0_combout ;
wire \ram_ctrl|cl~4_combout ;
wire \ram_ctrl|cl~10_combout ;
wire \ram_ctrl|Add1~1_combout ;
wire \ram_ctrl|cl~5_combout ;
wire \ram_ctrl|re~1_combout ;
wire \ram_ctrl|WideOr0~0_combout ;
wire \ram_ctrl|Equal7~0_combout ;
wire \ram_ctrl|iter~6_combout ;
wire \ram_ctrl|Decoder0~0_combout ;
wire \ram_ctrl|Equal9~0_combout ;
wire \ram_ctrl|we_state~1_combout ;
wire \ram_ctrl|we_state~q ;
wire \ram_ctrl|Equal3~3_combout ;
wire \ram_ctrl|Equal12~1_combout ;
wire \ram_ctrl|wdata~29_combout ;
wire \ram_ctrl|wdata[15]~30_combout ;
wire \ram_ctrl|s_a[3]~4_combout ;
wire \ram_ctrl|wdata[0]~en_q ;
wire \ram_ctrl|wdata[0]~17_combout ;
wire \ram_ctrl|wdata~33_combout ;
wire \Add0~0_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \always0~0_combout ;
wire \Add0~9 ;
wire \Add0~11 ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~30_combout ;
wire \always0~3_combout ;
wire \always0~1_combout ;
wire \always0~4_combout ;
wire \always0~15_combout ;
wire \wd[1]~0_combout ;
wire \ram_ctrl|wmem[31]~34_combout ;
wire \ram_ctrl|wdata~31_combout ;
wire \ram_ctrl|wdata~32_combout ;
wire \ram_ctrl|wdata~34_combout ;
wire \ram_ctrl|wdata[1]~en_q ;
wire \ram_ctrl|wdata[1]~18_combout ;
wire \ram_ctrl|wdata[2]~en_q ;
wire \ram_ctrl|wdata[2]~19_combout ;
wire \ram_ctrl|wdata[3]~en_q ;
wire \ram_ctrl|wdata[3]~20_combout ;
wire \ram_ctrl|wdata[4]~en_q ;
wire \ram_ctrl|s_dq[4]~16_combout ;
wire \always0~16_combout ;
wire \we~0_combout ;
wire \we~q ;
wire \ram_ctrl|always0~2_combout ;
wire \ram_ctrl|wmem[21]~35_combout ;
wire \ram_ctrl|wdata~35_combout ;
wire \ram_ctrl|wdata~36_combout ;
wire \ram_ctrl|wdata[5]~feeder_combout ;
wire \ram_ctrl|wdata[5]~en_q ;
wire \ram_ctrl|wdata[5]~21_combout ;
wire \ram_ctrl|wdata~37_combout ;
wire \ram_ctrl|wdata[6]~en_q ;
wire \ram_ctrl|wdata[6]~22_combout ;
wire \ram_ctrl|wdata[7]~enfeeder_combout ;
wire \ram_ctrl|wdata[7]~en_q ;
wire \ram_ctrl|s_dq[7]~17_combout ;
wire \ram_ctrl|wdata[8]~feeder_combout ;
wire \ram_ctrl|wdata[8]~en_q ;
wire \ram_ctrl|wdata[8]~23_combout ;
wire \ram_ctrl|wdata[9]~en_q ;
wire \ram_ctrl|wdata[9]~24_combout ;
wire \ram_ctrl|wdata[10]~feeder_combout ;
wire \ram_ctrl|wdata[10]~en_q ;
wire \ram_ctrl|wdata[10]~25_combout ;
wire \ram_ctrl|wdata[11]~feeder_combout ;
wire \ram_ctrl|wdata[11]~en_q ;
wire \ram_ctrl|wdata[11]~26_combout ;
wire \ram_ctrl|wdata[12]~en_q ;
wire \ram_ctrl|s_dq[12]~18_combout ;
wire \ram_ctrl|wdata[13]~en_q ;
wire \ram_ctrl|s_dq[13]~19_combout ;
wire \ram_ctrl|wdata[14]~en_q ;
wire \ram_ctrl|wdata[14]~27_combout ;
wire \ram_ctrl|wdata[15]~en_q ;
wire \ram_ctrl|wdata[15]~28_combout ;
wire \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK_outclk ;
wire \ram_ctrl|command~2_combout ;
wire \ram_ctrl|command~6_combout ;
wire \ram_ctrl|command~4_combout ;
wire \ram_ctrl|command~5_combout ;
wire \ram_ctrl|s_a~2_combout ;
wire \ram_ctrl|Equal7~1_combout ;
wire \ram_ctrl|always0~1_combout ;
wire \ram_ctrl|s_a~3_combout ;
wire \ram_ctrl|s_a[3]~7_combout ;
wire \ram_ctrl|s_a[3]~5_combout ;
wire \ram_ctrl|ready~0_combout ;
wire \ram_ctrl|ready~q ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~43 ;
wire \Add0~45 ;
wire \Add0~47 ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \always0~8_combout ;
wire \Add0~42_combout ;
wire \Add0~38_combout ;
wire \always0~5_combout ;
wire \Add0~44_combout ;
wire \iter[22]~feeder_combout ;
wire \Add0~46_combout ;
wire \always0~6_combout ;
wire \always0~9_combout ;
wire \iter~0_combout ;
wire \a[0]~0_combout ;
wire \ram_ctrl|s_a~6_combout ;
wire \ram_ctrl|wdata~16_combout ;
wire \ram_ctrl|Equal12~0_combout ;
wire \ram_ctrl|cl~0_combout ;
wire \ram_ctrl|cl~2_combout ;
wire \ram_ctrl|cl~7_combout ;
wire \ram_ctrl|cl~8_combout ;
wire \ram_ctrl|re~0_combout ;
wire \ram_ctrl|re~2_combout ;
wire \ram_ctrl|re~q ;
wire \s[1]~input_o ;
wire \s[3]~input_o ;
wire \s[0]~input_o ;
wire \led~2_combout ;
wire \Equal2~0_combout ;
wire \S_DQ[12]~input_o ;
wire \Add0~58_combout ;
wire \always0~13_combout ;
wire \Add0~54_combout ;
wire \always0~11_combout ;
wire \LessThan0~5_combout ;
wire \Add0~10_combout ;
wire \LessThan0~1_combout ;
wire \Add0~22_combout ;
wire \LessThan0~2_combout ;
wire \Add0~26_combout ;
wire \LessThan0~3_combout ;
wire \LessThan0~4_combout ;
wire \always0~10_combout ;
wire \always0~12_combout ;
wire \always0~14_combout ;
wire \S_DQ[0]~input_o ;
wire \rd[16]~feeder_combout ;
wire \led~1_combout ;
wire \Equal0~0_combout ;
wire \S_DQ[4]~input_o ;
wire \ram_ctrl|rdata[4]~feeder_combout ;
wire \ram_ctrl|rmem[4]~feeder_combout ;
wire \S_DQ[8]~input_o ;
wire \ram_ctrl|rdata[8]~feeder_combout ;
wire \led~0_combout ;
wire \led~3_combout ;
wire \S_DQ[13]~input_o ;
wire \ram_ctrl|rdata[13]~feeder_combout ;
wire \ram_ctrl|rmem[13]~feeder_combout ;
wire \S_DQ[1]~input_o ;
wire \ram_ctrl|rdata[1]~feeder_combout ;
wire \rd[17]~feeder_combout ;
wire \led~5_combout ;
wire \ram_ctrl|rmem[1]~feeder_combout ;
wire \S_DQ[5]~input_o ;
wire \ram_ctrl|rmem[5]~feeder_combout ;
wire \S_DQ[9]~input_o ;
wire \ram_ctrl|rdata[9]~feeder_combout ;
wire \ram_ctrl|rmem[9]~feeder_combout ;
wire \rd[9]~feeder_combout ;
wire \led~4_combout ;
wire \led~6_combout ;
wire \S_DQ[6]~input_o ;
wire \ram_ctrl|rdata[6]~feeder_combout ;
wire \ram_ctrl|rmem[6]~feeder_combout ;
wire \S_DQ[10]~input_o ;
wire \ram_ctrl|rdata[10]~feeder_combout ;
wire \ram_ctrl|rmem[10]~feeder_combout ;
wire \led~7_combout ;
wire \S_DQ[2]~input_o ;
wire \ram_ctrl|rdata[2]~feeder_combout ;
wire \ram_ctrl|rmem[2]~feeder_combout ;
wire \Equal3~0_combout ;
wire \S_DQ[14]~input_o ;
wire \ram_ctrl|rdata[14]~feeder_combout ;
wire \ram_ctrl|rmem[14]~feeder_combout ;
wire \rd[18]~feeder_combout ;
wire \led~8_combout ;
wire \led~9_combout ;
wire \S_DQ[15]~input_o ;
wire \ram_ctrl|rmem[15]~feeder_combout ;
wire \S_DQ[3]~input_o ;
wire \rd[19]~feeder_combout ;
wire \led~11_combout ;
wire \ram_ctrl|rmem[3]~feeder_combout ;
wire \S_DQ[7]~input_o ;
wire \S_DQ[11]~input_o ;
wire \ram_ctrl|rdata[11]~feeder_combout ;
wire \ram_ctrl|rmem[11]~feeder_combout ;
wire \led~10_combout ;
wire \led~12_combout ;
wire [31:0] \ram_ctrl|rmem ;
wire [15:0] \ram_ctrl|rdata ;
wire [3:0] \ram_ctrl|iter ;
wire [3:0] \ram_ctrl|end_cycl ;
wire [4:0] \ram_ctrl|command ;
wire [3:0] \ram_ctrl|cl ;
wire [31:0] wd;
wire [31:0] rd;
wire [31:0] iter;
wire [4:0] \altpll|altpll_component|auto_generated|wire_pll1_clk ;
wire [5:0] a;
wire [31:0] \ram_ctrl|wmem ;
wire [15:0] \ram_ctrl|wdata ;
wire [11:0] \ram_ctrl|s_a ;

wire [4:0] \altpll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \altpll|altpll_component|auto_generated|wire_pll1_clk [0] = \altpll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \altpll|altpll_component|auto_generated|wire_pll1_clk [1] = \altpll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \altpll|altpll_component|auto_generated|wire_pll1_clk [2] = \altpll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \altpll|altpll_component|auto_generated|wire_pll1_clk [3] = \altpll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \altpll|altpll_component|auto_generated|wire_pll1_clk [4] = \altpll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: LCCOMB_X12_Y6_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (iter[6] & (\Add0~11  $ (GND))) # (!iter[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((iter[6] & !\Add0~11 ))

	.dataa(iter[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (iter[24] & (\Add0~47  $ (GND))) # (!iter[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((iter[24] & !\Add0~47 ))

	.dataa(iter[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (iter[30] & (\Add0~59  $ (GND))) # (!iter[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((iter[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(iter[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = iter[31] $ (\Add0~61 )

	.dataa(iter[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (\s[2]~input_o  & (!\s[1]~input_o  & (\s[3]~input_o  & \s[0]~input_o )))

	.dataa(\s[2]~input_o ),
	.datab(\s[1]~input_o ),
	.datac(\s[3]~input_o ),
	.datad(\s[0]~input_o ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h2000;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneive_lcell_comb \ram_ctrl|cl~1 (
// Equation(s):
// \ram_ctrl|cl~1_combout  = (\ram_ctrl|cl [1] & (!\ram_ctrl|cl [2] & \ram_ctrl|cl [0])) # (!\ram_ctrl|cl [1] & (\ram_ctrl|cl [2] & !\ram_ctrl|cl [0]))

	.dataa(gnd),
	.datab(\ram_ctrl|cl [1]),
	.datac(\ram_ctrl|cl [2]),
	.datad(\ram_ctrl|cl [0]),
	.cin(gnd),
	.combout(\ram_ctrl|cl~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~1 .lut_mask = 16'h0C30;
defparam \ram_ctrl|cl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \iter[31] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[31]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[31] .is_wysiwyg = "true";
defparam \iter[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \iter[29] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[29]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[29] .is_wysiwyg = "true";
defparam \iter[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \iter[27] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[27]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[27] .is_wysiwyg = "true";
defparam \iter[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \iter[24] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[24] .is_wysiwyg = "true";
defparam \iter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N27
dffeas \iter[13] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[13] .is_wysiwyg = "true";
defparam \iter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \iter[11] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[11] .is_wysiwyg = "true";
defparam \iter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \iter[6] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[6] .is_wysiwyg = "true";
defparam \iter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \iter[5] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[5] .is_wysiwyg = "true";
defparam \iter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cycloneive_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = (!iter[13] & (!iter[10] & (!iter[12] & !iter[11])))

	.dataa(iter[13]),
	.datab(iter[10]),
	.datac(iter[12]),
	.datad(iter[11]),
	.cin(gnd),
	.combout(\always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \always0~2 .lut_mask = 16'h0001;
defparam \always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \always0~7 (
// Equation(s):
// \always0~7_combout  = (!iter[29] & (!iter[28] & (!iter[27] & !iter[26])))

	.dataa(iter[29]),
	.datab(iter[28]),
	.datac(iter[27]),
	.datad(iter[26]),
	.cin(gnd),
	.combout(\always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \always0~7 .lut_mask = 16'h0001;
defparam \always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\Add0~4_combout ) # ((\Add0~6_combout ) # ((\Add0~0_combout  & \Add0~2_combout )))

	.dataa(\Add0~4_combout ),
	.datab(\Add0~0_combout ),
	.datac(\Add0~2_combout ),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFEA;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \ram_ctrl|end_cycl[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|end_cycl~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RESET~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|end_cycl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|end_cycl[1] .is_wysiwyg = "true";
defparam \ram_ctrl|end_cycl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneive_lcell_comb \ram_ctrl|Equal1~0 (
// Equation(s):
// \ram_ctrl|Equal1~0_combout  = \ram_ctrl|iter [1] $ (((\ram_ctrl|Equal7~1_combout  & ((!\we~q ))) # (!\ram_ctrl|Equal7~1_combout  & (\ram_ctrl|end_cycl [1]))))

	.dataa(\ram_ctrl|end_cycl [1]),
	.datab(\ram_ctrl|Equal7~1_combout ),
	.datac(\we~q ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal1~0 .lut_mask = 16'hD12E;
defparam \ram_ctrl|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
cycloneive_lcell_comb \ram_ctrl|Equal1~1 (
// Equation(s):
// \ram_ctrl|Equal1~1_combout  = (!\ram_ctrl|Equal1~0_combout  & (\ram_ctrl|iter [2] & (!\ram_ctrl|iter [3] & \ram_ctrl|iter [0])))

	.dataa(\ram_ctrl|Equal1~0_combout ),
	.datab(\ram_ctrl|iter [2]),
	.datac(\ram_ctrl|iter [3]),
	.datad(\ram_ctrl|iter [0]),
	.cin(gnd),
	.combout(\ram_ctrl|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal1~1 .lut_mask = 16'h0400;
defparam \ram_ctrl|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N22
cycloneive_lcell_comb \ram_ctrl|Add0~1 (
// Equation(s):
// \ram_ctrl|Add0~1_combout  = \ram_ctrl|iter [3] $ (((\ram_ctrl|iter [1] & (\ram_ctrl|iter [2] & \ram_ctrl|iter [0]))))

	.dataa(\ram_ctrl|iter [3]),
	.datab(\ram_ctrl|iter [1]),
	.datac(\ram_ctrl|iter [2]),
	.datad(\ram_ctrl|iter [0]),
	.cin(gnd),
	.combout(\ram_ctrl|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Add0~1 .lut_mask = 16'h6AAA;
defparam \ram_ctrl|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N30
cycloneive_lcell_comb \ram_ctrl|end_cycl~0 (
// Equation(s):
// \ram_ctrl|end_cycl~0_combout  = (\ram_ctrl|Equal7~1_combout  & ((!\we~q ))) # (!\ram_ctrl|Equal7~1_combout  & (\ram_ctrl|end_cycl [1]))

	.dataa(\ram_ctrl|Equal7~1_combout ),
	.datab(gnd),
	.datac(\ram_ctrl|end_cycl [1]),
	.datad(\we~q ),
	.cin(gnd),
	.combout(\ram_ctrl|end_cycl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|end_cycl~0 .lut_mask = 16'h50FA;
defparam \ram_ctrl|end_cycl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cycloneive_io_ibuf \s[2]~input (
	.i(s[2]),
	.ibar(gnd),
	.o(\s[2]~input_o ));
// synopsys translate_off
defparam \s[2]~input .bus_hold = "false";
defparam \s[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \SD_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CKE),
	.obar());
// synopsys translate_off
defparam \SD_CKE~output .bus_hold = "false";
defparam \SD_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N9
cycloneive_io_obuf \SD_CS~output (
	.i(!\ram_ctrl|command [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CS),
	.obar());
// synopsys translate_off
defparam \SD_CS~output .bus_hold = "false";
defparam \SD_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \SD_WE~output (
	.i(\ram_ctrl|command [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_WE),
	.obar());
// synopsys translate_off
defparam \SD_WE~output .bus_hold = "false";
defparam \SD_WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N23
cycloneive_io_obuf \SD_CAS~output (
	.i(\ram_ctrl|command [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CAS),
	.obar());
// synopsys translate_off
defparam \SD_CAS~output .bus_hold = "false";
defparam \SD_CAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N16
cycloneive_io_obuf \SD_RAS~output (
	.i(\ram_ctrl|command [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_RAS),
	.obar());
// synopsys translate_off
defparam \SD_RAS~output .bus_hold = "false";
defparam \SD_RAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SD_LDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_LDQM),
	.obar());
// synopsys translate_off
defparam \SD_LDQM~output .bus_hold = "false";
defparam \SD_LDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \SD_UDQM~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_UDQM),
	.obar());
// synopsys translate_off
defparam \SD_UDQM~output .bus_hold = "false";
defparam \SD_UDQM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \SD_BS[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_BS[0]),
	.obar());
// synopsys translate_off
defparam \SD_BS[0]~output .bus_hold = "false";
defparam \SD_BS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \SD_BS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_BS[1]),
	.obar());
// synopsys translate_off
defparam \SD_BS[1]~output .bus_hold = "false";
defparam \SD_BS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \S_A[0]~output (
	.i(\ram_ctrl|s_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[0]),
	.obar());
// synopsys translate_off
defparam \S_A[0]~output .bus_hold = "false";
defparam \S_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \S_A[1]~output (
	.i(\ram_ctrl|s_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[1]),
	.obar());
// synopsys translate_off
defparam \S_A[1]~output .bus_hold = "false";
defparam \S_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \S_A[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[2]),
	.obar());
// synopsys translate_off
defparam \S_A[2]~output .bus_hold = "false";
defparam \S_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cycloneive_io_obuf \S_A[3]~output (
	.i(\ram_ctrl|s_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[3]),
	.obar());
// synopsys translate_off
defparam \S_A[3]~output .bus_hold = "false";
defparam \S_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N9
cycloneive_io_obuf \S_A[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[4]),
	.obar());
// synopsys translate_off
defparam \S_A[4]~output .bus_hold = "false";
defparam \S_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \S_A[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[5]),
	.obar());
// synopsys translate_off
defparam \S_A[5]~output .bus_hold = "false";
defparam \S_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \S_A[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[6]),
	.obar());
// synopsys translate_off
defparam \S_A[6]~output .bus_hold = "false";
defparam \S_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \S_A[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[7]),
	.obar());
// synopsys translate_off
defparam \S_A[7]~output .bus_hold = "false";
defparam \S_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cycloneive_io_obuf \S_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[8]),
	.obar());
// synopsys translate_off
defparam \S_A[8]~output .bus_hold = "false";
defparam \S_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \S_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[9]),
	.obar());
// synopsys translate_off
defparam \S_A[9]~output .bus_hold = "false";
defparam \S_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cycloneive_io_obuf \S_A[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[10]),
	.obar());
// synopsys translate_off
defparam \S_A[10]~output .bus_hold = "false";
defparam \S_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \S_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_A[11]),
	.obar());
// synopsys translate_off
defparam \S_A[11]~output .bus_hold = "false";
defparam \S_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \re~output (
	.i(\ram_ctrl|re~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(re),
	.obar());
// synopsys translate_off
defparam \re~output .bus_hold = "false";
defparam \re~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led[0]~output (
	.i(\led~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led[1]~output (
	.i(\led~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \led[2]~output (
	.i(\led~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \led[3]~output (
	.i(\led~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \S_DQ[0]~output (
	.i(\ram_ctrl|wdata [0]),
	.oe(\ram_ctrl|wdata[0]~17_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[0]),
	.obar());
// synopsys translate_off
defparam \S_DQ[0]~output .bus_hold = "false";
defparam \S_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \S_DQ[1]~output (
	.i(\ram_ctrl|wdata [1]),
	.oe(\ram_ctrl|wdata[1]~18_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[1]),
	.obar());
// synopsys translate_off
defparam \S_DQ[1]~output .bus_hold = "false";
defparam \S_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \S_DQ[2]~output (
	.i(\ram_ctrl|wdata [2]),
	.oe(\ram_ctrl|wdata[2]~19_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[2]),
	.obar());
// synopsys translate_off
defparam \S_DQ[2]~output .bus_hold = "false";
defparam \S_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \S_DQ[3]~output (
	.i(\ram_ctrl|wdata [3]),
	.oe(\ram_ctrl|wdata[3]~20_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[3]),
	.obar());
// synopsys translate_off
defparam \S_DQ[3]~output .bus_hold = "false";
defparam \S_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \S_DQ[4]~output (
	.i(\ram_ctrl|s_dq[4]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[4]),
	.obar());
// synopsys translate_off
defparam \S_DQ[4]~output .bus_hold = "false";
defparam \S_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \S_DQ[5]~output (
	.i(\ram_ctrl|wdata [5]),
	.oe(\ram_ctrl|wdata[5]~21_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[5]),
	.obar());
// synopsys translate_off
defparam \S_DQ[5]~output .bus_hold = "false";
defparam \S_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \S_DQ[6]~output (
	.i(\ram_ctrl|wdata [6]),
	.oe(\ram_ctrl|wdata[6]~22_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[6]),
	.obar());
// synopsys translate_off
defparam \S_DQ[6]~output .bus_hold = "false";
defparam \S_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \S_DQ[7]~output (
	.i(\ram_ctrl|s_dq[7]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[7]),
	.obar());
// synopsys translate_off
defparam \S_DQ[7]~output .bus_hold = "false";
defparam \S_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \S_DQ[8]~output (
	.i(\ram_ctrl|wdata [8]),
	.oe(\ram_ctrl|wdata[8]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[8]),
	.obar());
// synopsys translate_off
defparam \S_DQ[8]~output .bus_hold = "false";
defparam \S_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \S_DQ[9]~output (
	.i(\ram_ctrl|wdata [9]),
	.oe(\ram_ctrl|wdata[9]~24_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[9]),
	.obar());
// synopsys translate_off
defparam \S_DQ[9]~output .bus_hold = "false";
defparam \S_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \S_DQ[10]~output (
	.i(\ram_ctrl|wdata [10]),
	.oe(\ram_ctrl|wdata[10]~25_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[10]),
	.obar());
// synopsys translate_off
defparam \S_DQ[10]~output .bus_hold = "false";
defparam \S_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \S_DQ[11]~output (
	.i(\ram_ctrl|wdata [11]),
	.oe(\ram_ctrl|wdata[11]~26_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[11]),
	.obar());
// synopsys translate_off
defparam \S_DQ[11]~output .bus_hold = "false";
defparam \S_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \S_DQ[12]~output (
	.i(\ram_ctrl|s_dq[12]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[12]),
	.obar());
// synopsys translate_off
defparam \S_DQ[12]~output .bus_hold = "false";
defparam \S_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N16
cycloneive_io_obuf \S_DQ[13]~output (
	.i(\ram_ctrl|s_dq[13]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[13]),
	.obar());
// synopsys translate_off
defparam \S_DQ[13]~output .bus_hold = "false";
defparam \S_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cycloneive_io_obuf \S_DQ[14]~output (
	.i(\ram_ctrl|wdata [14]),
	.oe(\ram_ctrl|wdata[14]~27_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[14]),
	.obar());
// synopsys translate_off
defparam \S_DQ[14]~output .bus_hold = "false";
defparam \S_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \S_DQ[15]~output (
	.i(\ram_ctrl|wdata [15]),
	.oe(\ram_ctrl|wdata[15]~28_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S_DQ[15]),
	.obar());
// synopsys translate_off
defparam \S_DQ[15]~output .bus_hold = "false";
defparam \S_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \altpll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\altpll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\altpll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\altpll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \altpll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \altpll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \altpll|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \altpll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \altpll|altpll_component|auto_generated|pll1 .c0_low = 3;
defparam \altpll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \altpll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \altpll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \altpll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \altpll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \altpll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \altpll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \altpll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \altpll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \altpll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \altpll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \altpll|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \altpll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \altpll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 2;
defparam \altpll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \altpll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \altpll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \altpll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \altpll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \altpll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \altpll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \altpll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \altpll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \altpll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \altpll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \altpll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \altpll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \altpll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \altpll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \altpll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \altpll|altpll_component|auto_generated|pll1 .m = 12;
defparam \altpll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \altpll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .n = 1;
defparam \altpll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \altpll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \altpll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \altpll|altpll_component|auto_generated|pll1 .pll_compensation_delay = 3267;
defparam \altpll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \altpll|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \altpll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \altpll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \altpll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \altpll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altpll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \RESET~input (
	.i(RESET),
	.ibar(gnd),
	.o(\RESET~input_o ));
// synopsys translate_off
defparam \RESET~input .bus_hold = "false";
defparam \RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N16
cycloneive_lcell_comb \ram_ctrl|iter~4 (
// Equation(s):
// \ram_ctrl|iter~4_combout  = (\RESET~input_o  & (!\ram_ctrl|iter[1]~7_combout  & (\ram_ctrl|iter [0] $ (\ram_ctrl|iter [1]))))

	.dataa(\RESET~input_o ),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [1]),
	.datad(\ram_ctrl|iter[1]~7_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|iter~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter~4 .lut_mask = 16'h0028;
defparam \ram_ctrl|iter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N17
dffeas \ram_ctrl|iter[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|iter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|iter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|iter[1] .is_wysiwyg = "true";
defparam \ram_ctrl|iter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N0
cycloneive_lcell_comb \ram_ctrl|iter~2 (
// Equation(s):
// \ram_ctrl|iter~2_combout  = (!\ram_ctrl|iter [3] & (!\ram_ctrl|iter [2] & \ram_ctrl|iter [0]))

	.dataa(\ram_ctrl|iter [3]),
	.datab(\ram_ctrl|iter [2]),
	.datac(gnd),
	.datad(\ram_ctrl|iter [0]),
	.cin(gnd),
	.combout(\ram_ctrl|iter~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter~2 .lut_mask = 16'h1100;
defparam \ram_ctrl|iter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N24
cycloneive_lcell_comb \ram_ctrl|iter[1]~7 (
// Equation(s):
// \ram_ctrl|iter[1]~7_combout  = (\ram_ctrl|Equal1~1_combout ) # ((\ram_ctrl|iter [1] & (\ram_ctrl|iter~2_combout  & \ram_ctrl|we_state~q )))

	.dataa(\ram_ctrl|Equal1~1_combout ),
	.datab(\ram_ctrl|iter [1]),
	.datac(\ram_ctrl|iter~2_combout ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|iter[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter[1]~7 .lut_mask = 16'hEAAA;
defparam \ram_ctrl|iter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N18
cycloneive_lcell_comb \ram_ctrl|iter~3 (
// Equation(s):
// \ram_ctrl|iter~3_combout  = (\RESET~input_o  & (((!\ram_ctrl|Equal1~1_combout  & \ram_ctrl|iter[1]~7_combout )) # (!\ram_ctrl|iter [0])))

	.dataa(\ram_ctrl|Equal1~1_combout ),
	.datab(\RESET~input_o ),
	.datac(\ram_ctrl|iter [0]),
	.datad(\ram_ctrl|iter[1]~7_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|iter~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter~3 .lut_mask = 16'h4C0C;
defparam \ram_ctrl|iter~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N19
dffeas \ram_ctrl|iter[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|iter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|iter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|iter[0] .is_wysiwyg = "true";
defparam \ram_ctrl|iter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N28
cycloneive_lcell_comb \ram_ctrl|Add0~0 (
// Equation(s):
// \ram_ctrl|Add0~0_combout  = \ram_ctrl|iter [2] $ (((\ram_ctrl|iter [0] & \ram_ctrl|iter [1])))

	.dataa(gnd),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [2]),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Add0~0 .lut_mask = 16'h3CF0;
defparam \ram_ctrl|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N14
cycloneive_lcell_comb \ram_ctrl|iter~5 (
// Equation(s):
// \ram_ctrl|iter~5_combout  = (\RESET~input_o  & ((\ram_ctrl|iter[1]~7_combout  & (!\ram_ctrl|Equal1~1_combout )) # (!\ram_ctrl|iter[1]~7_combout  & ((\ram_ctrl|Add0~0_combout )))))

	.dataa(\ram_ctrl|Equal1~1_combout ),
	.datab(\ram_ctrl|Add0~0_combout ),
	.datac(\RESET~input_o ),
	.datad(\ram_ctrl|iter[1]~7_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|iter~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter~5 .lut_mask = 16'h50C0;
defparam \ram_ctrl|iter~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N15
dffeas \ram_ctrl|iter[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|iter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|iter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|iter[2] .is_wysiwyg = "true";
defparam \ram_ctrl|iter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N8
cycloneive_lcell_comb \ram_ctrl|always0~0 (
// Equation(s):
// \ram_ctrl|always0~0_combout  = (!\ram_ctrl|iter [3] & (!\ram_ctrl|iter [2] & !\ram_ctrl|iter [0]))

	.dataa(\ram_ctrl|iter [3]),
	.datab(\ram_ctrl|iter [2]),
	.datac(gnd),
	.datad(\ram_ctrl|iter [0]),
	.cin(gnd),
	.combout(\ram_ctrl|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|always0~0 .lut_mask = 16'h0011;
defparam \ram_ctrl|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
cycloneive_lcell_comb \ram_ctrl|we_state~0 (
// Equation(s):
// \ram_ctrl|we_state~0_combout  = (\ram_ctrl|we_state~q ) # ((\we~q  & (\ram_ctrl|always0~0_combout  & !\ram_ctrl|iter [1])))

	.dataa(\we~q ),
	.datab(\ram_ctrl|we_state~q ),
	.datac(\ram_ctrl|always0~0_combout ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|we_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|we_state~0 .lut_mask = 16'hCCEC;
defparam \ram_ctrl|we_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneive_lcell_comb \ram_ctrl|cl~6 (
// Equation(s):
// \ram_ctrl|cl~6_combout  = (\RESET~input_o  & \ram_ctrl|cl~4_combout )

	.dataa(\RESET~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|cl~4_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~6 .lut_mask = 16'hAA00;
defparam \ram_ctrl|cl~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N15
dffeas \ram_ctrl|cl[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|cl~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|cl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|cl[2] .is_wysiwyg = "true";
defparam \ram_ctrl|cl[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cycloneive_lcell_comb \ram_ctrl|Mux0~0 (
// Equation(s):
// \ram_ctrl|Mux0~0_combout  = (\ram_ctrl|always0~0_combout  & ((!\ram_ctrl|iter [1]) # (!\ram_ctrl|we_state~q )))

	.dataa(\ram_ctrl|always0~0_combout ),
	.datab(gnd),
	.datac(\ram_ctrl|we_state~q ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Mux0~0 .lut_mask = 16'h0AAA;
defparam \ram_ctrl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N26
cycloneive_lcell_comb \ram_ctrl|command~3 (
// Equation(s):
// \ram_ctrl|command~3_combout  = (\ram_ctrl|iter [3]) # ((\ram_ctrl|iter [1]) # (\ram_ctrl|iter [0] $ (\ram_ctrl|iter [2])))

	.dataa(\ram_ctrl|iter [3]),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [2]),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|command~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|command~3 .lut_mask = 16'hFFBE;
defparam \ram_ctrl|command~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneive_lcell_comb \ram_ctrl|Equal3~2 (
// Equation(s):
// \ram_ctrl|Equal3~2_combout  = (!\ram_ctrl|WideOr0~0_combout  & (\ram_ctrl|iter [1] & (\ram_ctrl|always0~0_combout  & \ram_ctrl|command~3_combout )))

	.dataa(\ram_ctrl|WideOr0~0_combout ),
	.datab(\ram_ctrl|iter [1]),
	.datac(\ram_ctrl|always0~0_combout ),
	.datad(\ram_ctrl|command~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal3~2 .lut_mask = 16'h4000;
defparam \ram_ctrl|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cycloneive_lcell_comb \ram_ctrl|cl~3 (
// Equation(s):
// \ram_ctrl|cl~3_combout  = (!\ram_ctrl|cl~2_combout  & (!\ram_ctrl|we_state~0_combout  & ((!\ram_ctrl|Equal3~2_combout ) # (!\ram_ctrl|Mux0~0_combout ))))

	.dataa(\ram_ctrl|cl~2_combout ),
	.datab(\ram_ctrl|Mux0~0_combout ),
	.datac(\ram_ctrl|Equal3~2_combout ),
	.datad(\ram_ctrl|we_state~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~3 .lut_mask = 16'h0015;
defparam \ram_ctrl|cl~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cycloneive_lcell_comb \ram_ctrl|cl~9 (
// Equation(s):
// \ram_ctrl|cl~9_combout  = (\RESET~input_o  & ((\ram_ctrl|cl [0] & ((\ram_ctrl|cl~3_combout ))) # (!\ram_ctrl|cl [0] & (\ram_ctrl|cl~2_combout ))))

	.dataa(\ram_ctrl|cl~2_combout ),
	.datab(\ram_ctrl|cl~3_combout ),
	.datac(\ram_ctrl|cl [0]),
	.datad(\RESET~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~9 .lut_mask = 16'hCA00;
defparam \ram_ctrl|cl~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \ram_ctrl|cl[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|cl~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|cl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|cl[0] .is_wysiwyg = "true";
defparam \ram_ctrl|cl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cycloneive_lcell_comb \ram_ctrl|Add1~0 (
// Equation(s):
// \ram_ctrl|Add1~0_combout  = \ram_ctrl|cl [2] $ (((\ram_ctrl|cl [1] & \ram_ctrl|cl [0])))

	.dataa(\ram_ctrl|cl [1]),
	.datab(gnd),
	.datac(\ram_ctrl|cl [2]),
	.datad(\ram_ctrl|cl [0]),
	.cin(gnd),
	.combout(\ram_ctrl|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Add1~0 .lut_mask = 16'h5AF0;
defparam \ram_ctrl|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneive_lcell_comb \ram_ctrl|cl~4 (
// Equation(s):
// \ram_ctrl|cl~4_combout  = (\ram_ctrl|cl~2_combout  & ((\ram_ctrl|Add1~0_combout ) # ((\ram_ctrl|cl [2] & \ram_ctrl|cl~3_combout )))) # (!\ram_ctrl|cl~2_combout  & (((\ram_ctrl|cl [2] & \ram_ctrl|cl~3_combout ))))

	.dataa(\ram_ctrl|cl~2_combout ),
	.datab(\ram_ctrl|Add1~0_combout ),
	.datac(\ram_ctrl|cl [2]),
	.datad(\ram_ctrl|cl~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~4 .lut_mask = 16'hF888;
defparam \ram_ctrl|cl~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cycloneive_lcell_comb \ram_ctrl|cl~10 (
// Equation(s):
// \ram_ctrl|cl~10_combout  = (\RESET~input_o  & \ram_ctrl|cl~5_combout )

	.dataa(\RESET~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|cl~5_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~10 .lut_mask = 16'hAA00;
defparam \ram_ctrl|cl~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N29
dffeas \ram_ctrl|cl[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|cl~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|cl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|cl[3] .is_wysiwyg = "true";
defparam \ram_ctrl|cl[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneive_lcell_comb \ram_ctrl|Add1~1 (
// Equation(s):
// \ram_ctrl|Add1~1_combout  = \ram_ctrl|cl [3] $ (((\ram_ctrl|cl [1] & (\ram_ctrl|cl [2] & \ram_ctrl|cl [0]))))

	.dataa(\ram_ctrl|cl [1]),
	.datab(\ram_ctrl|cl [3]),
	.datac(\ram_ctrl|cl [2]),
	.datad(\ram_ctrl|cl [0]),
	.cin(gnd),
	.combout(\ram_ctrl|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Add1~1 .lut_mask = 16'h6CCC;
defparam \ram_ctrl|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cycloneive_lcell_comb \ram_ctrl|cl~5 (
// Equation(s):
// \ram_ctrl|cl~5_combout  = (\ram_ctrl|cl~2_combout  & ((\ram_ctrl|Add1~1_combout ) # ((\ram_ctrl|cl [3] & \ram_ctrl|cl~3_combout )))) # (!\ram_ctrl|cl~2_combout  & (\ram_ctrl|cl [3] & ((\ram_ctrl|cl~3_combout ))))

	.dataa(\ram_ctrl|cl~2_combout ),
	.datab(\ram_ctrl|cl [3]),
	.datac(\ram_ctrl|Add1~1_combout ),
	.datad(\ram_ctrl|cl~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~5 .lut_mask = 16'hECA0;
defparam \ram_ctrl|cl~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cycloneive_lcell_comb \ram_ctrl|re~1 (
// Equation(s):
// \ram_ctrl|re~1_combout  = (\ram_ctrl|re~0_combout  & (\ram_ctrl|cl~4_combout  & !\ram_ctrl|cl~5_combout ))

	.dataa(\ram_ctrl|re~0_combout ),
	.datab(\ram_ctrl|cl~4_combout ),
	.datac(gnd),
	.datad(\ram_ctrl|cl~5_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|re~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|re~1 .lut_mask = 16'h0088;
defparam \ram_ctrl|re~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N10
cycloneive_lcell_comb \ram_ctrl|WideOr0~0 (
// Equation(s):
// \ram_ctrl|WideOr0~0_combout  = (\ram_ctrl|iter [3]) # ((\ram_ctrl|iter [0] & ((\ram_ctrl|iter [1]) # (!\ram_ctrl|iter [2]))) # (!\ram_ctrl|iter [0] & (\ram_ctrl|iter [2])))

	.dataa(\ram_ctrl|iter [3]),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [2]),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|WideOr0~0 .lut_mask = 16'hFEBE;
defparam \ram_ctrl|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cycloneive_lcell_comb \ram_ctrl|Equal7~0 (
// Equation(s):
// \ram_ctrl|Equal7~0_combout  = (!\ram_ctrl|WideOr0~0_combout  & (!\ram_ctrl|command~3_combout  & ((\ram_ctrl|iter [1]) # (!\ram_ctrl|iter~2_combout ))))

	.dataa(\ram_ctrl|iter~2_combout ),
	.datab(\ram_ctrl|iter [1]),
	.datac(\ram_ctrl|WideOr0~0_combout ),
	.datad(\ram_ctrl|command~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal7~0 .lut_mask = 16'h000D;
defparam \ram_ctrl|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N12
cycloneive_lcell_comb \ram_ctrl|iter~6 (
// Equation(s):
// \ram_ctrl|iter~6_combout  = (\ram_ctrl|Add0~1_combout  & (\RESET~input_o  & !\ram_ctrl|iter[1]~7_combout ))

	.dataa(\ram_ctrl|Add0~1_combout ),
	.datab(gnd),
	.datac(\RESET~input_o ),
	.datad(\ram_ctrl|iter[1]~7_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|iter~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|iter~6 .lut_mask = 16'h00A0;
defparam \ram_ctrl|iter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N13
dffeas \ram_ctrl|iter[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|iter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|iter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|iter[3] .is_wysiwyg = "true";
defparam \ram_ctrl|iter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
cycloneive_lcell_comb \ram_ctrl|Decoder0~0 (
// Equation(s):
// \ram_ctrl|Decoder0~0_combout  = (!\ram_ctrl|iter [2] & (!\ram_ctrl|iter [0] & (!\ram_ctrl|iter [3] & \ram_ctrl|iter [1])))

	.dataa(\ram_ctrl|iter [2]),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [3]),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Decoder0~0 .lut_mask = 16'h0100;
defparam \ram_ctrl|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneive_lcell_comb \ram_ctrl|Equal9~0 (
// Equation(s):
// \ram_ctrl|Equal9~0_combout  = (\ram_ctrl|Equal7~0_combout  & (!\ram_ctrl|Decoder0~0_combout  & !\ram_ctrl|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\ram_ctrl|Equal7~0_combout ),
	.datac(\ram_ctrl|Decoder0~0_combout ),
	.datad(\ram_ctrl|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal9~0 .lut_mask = 16'h000C;
defparam \ram_ctrl|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneive_lcell_comb \ram_ctrl|we_state~1 (
// Equation(s):
// \ram_ctrl|we_state~1_combout  = (\ram_ctrl|we_state~0_combout  & (!\ram_ctrl|re~1_combout  & !\ram_ctrl|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(\ram_ctrl|re~1_combout ),
	.datad(\ram_ctrl|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|we_state~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|we_state~1 .lut_mask = 16'h000C;
defparam \ram_ctrl|we_state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \ram_ctrl|we_state (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|we_state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|we_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|we_state .is_wysiwyg = "true";
defparam \ram_ctrl|we_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
cycloneive_lcell_comb \ram_ctrl|Equal3~3 (
// Equation(s):
// \ram_ctrl|Equal3~3_combout  = (\ram_ctrl|Equal3~2_combout  & (((\ram_ctrl|we_state~q  & \ram_ctrl|iter [1])) # (!\ram_ctrl|always0~0_combout )))

	.dataa(\ram_ctrl|Equal3~2_combout ),
	.datab(\ram_ctrl|we_state~q ),
	.datac(\ram_ctrl|always0~0_combout ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal3~3 .lut_mask = 16'h8A0A;
defparam \ram_ctrl|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
cycloneive_lcell_comb \ram_ctrl|Equal12~1 (
// Equation(s):
// \ram_ctrl|Equal12~1_combout  = (\ram_ctrl|Equal12~0_combout  & (!\ram_ctrl|Decoder0~0_combout  & ((\ram_ctrl|iter [1]) # (!\ram_ctrl|iter~2_combout ))))

	.dataa(\ram_ctrl|Equal12~0_combout ),
	.datab(\ram_ctrl|Decoder0~0_combout ),
	.datac(\ram_ctrl|iter~2_combout ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal12~1 .lut_mask = 16'h2202;
defparam \ram_ctrl|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \ram_ctrl|wdata~29 (
// Equation(s):
// \ram_ctrl|wdata~29_combout  = (\ram_ctrl|Equal3~3_combout ) # (\ram_ctrl|Equal12~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|Equal3~3_combout ),
	.datad(\ram_ctrl|Equal12~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~29 .lut_mask = 16'hFFF0;
defparam \ram_ctrl|wdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneive_lcell_comb \ram_ctrl|wdata[15]~30 (
// Equation(s):
// \ram_ctrl|wdata[15]~30_combout  = ((\ram_ctrl|we_state~0_combout ) # (\ram_ctrl|re~1_combout )) # (!\RESET~input_o )

	.dataa(\RESET~input_o ),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(gnd),
	.datad(\ram_ctrl|re~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[15]~30 .lut_mask = 16'hFFDD;
defparam \ram_ctrl|wdata[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \ram_ctrl|wdata[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[0] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cycloneive_lcell_comb \ram_ctrl|s_a[3]~4 (
// Equation(s):
// \ram_ctrl|s_a[3]~4_combout  = (\RESET~input_o  & (!\ram_ctrl|re~1_combout  & ((!\ram_ctrl|Equal9~0_combout ) # (!\ram_ctrl|we_state~0_combout ))))

	.dataa(\RESET~input_o ),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(\ram_ctrl|Equal9~0_combout ),
	.datad(\ram_ctrl|re~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|s_a[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a[3]~4 .lut_mask = 16'h002A;
defparam \ram_ctrl|s_a[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \ram_ctrl|wdata[0]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[0]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[0]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[0]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneive_lcell_comb \ram_ctrl|wdata[0]~17 (
// Equation(s):
// \ram_ctrl|wdata[0]~17_combout  = (\ram_ctrl|wdata[0]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[0]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[0]~17 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
cycloneive_lcell_comb \ram_ctrl|wdata~33 (
// Equation(s):
// \ram_ctrl|wdata~33_combout  = (\ram_ctrl|iter [2]) # ((\ram_ctrl|iter [3]) # ((\ram_ctrl|iter [0] & \ram_ctrl|iter [1])))

	.dataa(\ram_ctrl|iter [2]),
	.datab(\ram_ctrl|iter [0]),
	.datac(\ram_ctrl|iter [3]),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~33 .lut_mask = 16'hFEFA;
defparam \ram_ctrl|wdata~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\iter~0_combout  & (iter[0] $ (VCC))) # (!\iter~0_combout  & (iter[0] & VCC))
// \Add0~1  = CARRY((\iter~0_combout  & iter[0]))

	.dataa(\iter~0_combout ),
	.datab(iter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \iter[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[0] .is_wysiwyg = "true";
defparam \iter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (iter[1] & (!\Add0~1 )) # (!iter[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!iter[1]))

	.dataa(gnd),
	.datab(iter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N3
dffeas \iter[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[1] .is_wysiwyg = "true";
defparam \iter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (iter[2] & (\Add0~3  $ (GND))) # (!iter[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((iter[2] & !\Add0~3 ))

	.dataa(gnd),
	.datab(iter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \iter[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[2] .is_wysiwyg = "true";
defparam \iter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (iter[3] & (!\Add0~5 )) # (!iter[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!iter[3]))

	.dataa(iter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \iter[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[3] .is_wysiwyg = "true";
defparam \iter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (iter[4] & (\Add0~7  $ (GND))) # (!iter[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((iter[4] & !\Add0~7 ))

	.dataa(gnd),
	.datab(iter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \iter[4] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[4] .is_wysiwyg = "true";
defparam \iter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N16
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!iter[5] & (!iter[2] & (!iter[3] & !iter[4])))

	.dataa(iter[5]),
	.datab(iter[2]),
	.datac(iter[3]),
	.datad(iter[4]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0001;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (iter[5] & (!\Add0~9 )) # (!iter[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!iter[5]))

	.dataa(iter[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (iter[7] & (!\Add0~13 )) # (!iter[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!iter[7]))

	.dataa(gnd),
	.datab(iter[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \iter[7] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[7] .is_wysiwyg = "true";
defparam \iter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (iter[8] & (\Add0~15  $ (GND))) # (!iter[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((iter[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(iter[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \iter[8] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[8] .is_wysiwyg = "true";
defparam \iter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (iter[9] & (!\Add0~17 )) # (!iter[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!iter[9]))

	.dataa(gnd),
	.datab(iter[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \iter[9] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[9] .is_wysiwyg = "true";
defparam \iter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (iter[10] & (\Add0~19  $ (GND))) # (!iter[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((iter[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(iter[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \iter[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[10] .is_wysiwyg = "true";
defparam \iter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (iter[11] & (!\Add0~21 )) # (!iter[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!iter[11]))

	.dataa(iter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (iter[12] & (\Add0~23  $ (GND))) # (!iter[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((iter[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(iter[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \iter[12] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[12] .is_wysiwyg = "true";
defparam \iter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (iter[13] & (!\Add0~25 )) # (!iter[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!iter[13]))

	.dataa(iter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (iter[14] & (\Add0~27  $ (GND))) # (!iter[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((iter[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(iter[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \iter[14] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[14] .is_wysiwyg = "true";
defparam \iter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (iter[15] & (!\Add0~29 )) # (!iter[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!iter[15]))

	.dataa(iter[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (iter[16] & (\Add0~31  $ (GND))) # (!iter[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((iter[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(iter[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \iter[16] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[16] .is_wysiwyg = "true";
defparam \iter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (iter[17] & (!\Add0~33 )) # (!iter[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!iter[17]))

	.dataa(gnd),
	.datab(iter[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \iter[17] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[17] .is_wysiwyg = "true";
defparam \iter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \iter[15] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[15] .is_wysiwyg = "true";
defparam \iter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = (!iter[16] & (!iter[14] & (!iter[17] & !iter[15])))

	.dataa(iter[16]),
	.datab(iter[14]),
	.datac(iter[17]),
	.datad(iter[15]),
	.cin(gnd),
	.combout(\always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \always0~3 .lut_mask = 16'h0001;
defparam \always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (!iter[6] & (!iter[9] & (!iter[7] & !iter[8])))

	.dataa(iter[6]),
	.datab(iter[9]),
	.datac(iter[7]),
	.datad(iter[8]),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h0001;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = (\always0~2_combout  & (\always0~0_combout  & (\always0~3_combout  & \always0~1_combout )))

	.dataa(\always0~2_combout ),
	.datab(\always0~0_combout ),
	.datac(\always0~3_combout ),
	.datad(\always0~1_combout ),
	.cin(gnd),
	.combout(\always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \always0~4 .lut_mask = 16'h8000;
defparam \always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \always0~15 (
// Equation(s):
// \always0~15_combout  = (\always0~9_combout  & (!iter[1] & \always0~4_combout ))

	.dataa(\always0~9_combout ),
	.datab(iter[1]),
	.datac(gnd),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \always0~15 .lut_mask = 16'h2200;
defparam \always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N6
cycloneive_lcell_comb \wd[1]~0 (
// Equation(s):
// \wd[1]~0_combout  = (\always0~15_combout  & (iter[0])) # (!\always0~15_combout  & ((wd[1])))

	.dataa(iter[0]),
	.datab(gnd),
	.datac(wd[1]),
	.datad(\always0~15_combout ),
	.cin(gnd),
	.combout(\wd[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wd[1]~0 .lut_mask = 16'hAAF0;
defparam \wd[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \wd[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\wd[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wd[1] .is_wysiwyg = "true";
defparam \wd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
cycloneive_lcell_comb \ram_ctrl|wmem[31]~34 (
// Equation(s):
// \ram_ctrl|wmem[31]~34_combout  = ((\we~q  & (!\ram_ctrl|iter [1] & \ram_ctrl|always0~0_combout ))) # (!\ram_ctrl|s_a[3]~4_combout )

	.dataa(\we~q ),
	.datab(\ram_ctrl|iter [1]),
	.datac(\ram_ctrl|always0~0_combout ),
	.datad(\ram_ctrl|s_a[3]~4_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wmem[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wmem[31]~34 .lut_mask = 16'h20FF;
defparam \ram_ctrl|wmem[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \ram_ctrl|wmem[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(wd[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wmem[31]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wmem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wmem[10] .is_wysiwyg = "true";
defparam \ram_ctrl|wmem[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
cycloneive_lcell_comb \ram_ctrl|wdata~31 (
// Equation(s):
// \ram_ctrl|wdata~31_combout  = (\ram_ctrl|wmem [10] & \ram_ctrl|command~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wmem [10]),
	.datad(\ram_ctrl|command~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~31 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
cycloneive_lcell_comb \ram_ctrl|wdata~32 (
// Equation(s):
// \ram_ctrl|wdata~32_combout  = (\ram_ctrl|wdata~16_combout  & (!\ram_ctrl|WideOr0~0_combout  & (\ram_ctrl|always0~0_combout  & \ram_ctrl|wdata~31_combout )))

	.dataa(\ram_ctrl|wdata~16_combout ),
	.datab(\ram_ctrl|WideOr0~0_combout ),
	.datac(\ram_ctrl|always0~0_combout ),
	.datad(\ram_ctrl|wdata~31_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~32 .lut_mask = 16'h2000;
defparam \ram_ctrl|wdata~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
cycloneive_lcell_comb \ram_ctrl|wdata~34 (
// Equation(s):
// \ram_ctrl|wdata~34_combout  = (\ram_ctrl|wdata~32_combout ) # ((\ram_ctrl|wdata~31_combout  & (\ram_ctrl|wdata~33_combout  & \ram_ctrl|WideOr0~0_combout )))

	.dataa(\ram_ctrl|wdata~31_combout ),
	.datab(\ram_ctrl|wdata~33_combout ),
	.datac(\ram_ctrl|WideOr0~0_combout ),
	.datad(\ram_ctrl|wdata~32_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~34 .lut_mask = 16'hFF80;
defparam \ram_ctrl|wdata~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N27
dffeas \ram_ctrl|wdata[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[1] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \ram_ctrl|wdata[1]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[1]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[1]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[1]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneive_lcell_comb \ram_ctrl|wdata[1]~18 (
// Equation(s):
// \ram_ctrl|wdata[1]~18_combout  = (\ram_ctrl|wdata[1]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[1]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[1]~18 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N25
dffeas \ram_ctrl|wdata[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|Equal12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[2] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \ram_ctrl|wdata[2]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[2]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[2]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[2]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cycloneive_lcell_comb \ram_ctrl|wdata[2]~19 (
// Equation(s):
// \ram_ctrl|wdata[2]~19_combout  = (\ram_ctrl|wdata[2]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[2]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[2]~19 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N21
dffeas \ram_ctrl|wdata[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[3] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \ram_ctrl|wdata[3]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[3]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[3]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[3]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneive_lcell_comb \ram_ctrl|wdata[3]~20 (
// Equation(s):
// \ram_ctrl|wdata[3]~20_combout  = (\ram_ctrl|wdata[3]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[3]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[3]~20 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \ram_ctrl|wdata[4]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[4]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[4]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[4]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \ram_ctrl|s_dq[4]~16 (
// Equation(s):
// \ram_ctrl|s_dq[4]~16_combout  = (!\ram_ctrl|we_state~q ) # (!\ram_ctrl|wdata[4]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[4]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|s_dq[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_dq[4]~16 .lut_mask = 16'h0FFF;
defparam \ram_ctrl|s_dq[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \always0~16 (
// Equation(s):
// \always0~16_combout  = (\always0~9_combout  & \always0~4_combout )

	.dataa(\always0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \always0~16 .lut_mask = 16'hAA00;
defparam \always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N18
cycloneive_lcell_comb \we~0 (
// Equation(s):
// \we~0_combout  = (iter[0] & (((\we~q )))) # (!iter[0] & ((\always0~16_combout  & (!iter[1])) # (!\always0~16_combout  & ((\we~q )))))

	.dataa(iter[0]),
	.datab(iter[1]),
	.datac(\we~q ),
	.datad(\always0~16_combout ),
	.cin(gnd),
	.combout(\we~0_combout ),
	.cout());
// synopsys translate_off
defparam \we~0 .lut_mask = 16'hB1F0;
defparam \we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas we(
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\we~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\we~q ),
	.prn(vcc));
// synopsys translate_off
defparam we.is_wysiwyg = "true";
defparam we.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneive_lcell_comb \ram_ctrl|always0~2 (
// Equation(s):
// \ram_ctrl|always0~2_combout  = (\ram_ctrl|always0~0_combout  & (\we~q  & !\ram_ctrl|iter [1]))

	.dataa(gnd),
	.datab(\ram_ctrl|always0~0_combout ),
	.datac(\we~q ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|always0~2 .lut_mask = 16'h00C0;
defparam \ram_ctrl|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
cycloneive_lcell_comb \ram_ctrl|wmem[21]~35 (
// Equation(s):
// \ram_ctrl|wmem[21]~35_combout  = !wd[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(wd[1]),
	.cin(gnd),
	.combout(\ram_ctrl|wmem[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wmem[21]~35 .lut_mask = 16'h00FF;
defparam \ram_ctrl|wmem[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \ram_ctrl|wmem[21] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wmem[21]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wmem[31]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wmem [21]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wmem[21] .is_wysiwyg = "true";
defparam \ram_ctrl|wmem[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
cycloneive_lcell_comb \ram_ctrl|wdata~35 (
// Equation(s):
// \ram_ctrl|wdata~35_combout  = (\ram_ctrl|Equal12~1_combout  & ((\ram_ctrl|always0~2_combout  & (!wd[1])) # (!\ram_ctrl|always0~2_combout  & ((\ram_ctrl|wmem [21])))))

	.dataa(wd[1]),
	.datab(\ram_ctrl|always0~2_combout ),
	.datac(\ram_ctrl|wmem [21]),
	.datad(\ram_ctrl|Equal12~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~35_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~35 .lut_mask = 16'h7400;
defparam \ram_ctrl|wdata~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \ram_ctrl|wdata~36 (
// Equation(s):
// \ram_ctrl|wdata~36_combout  = (\ram_ctrl|Equal3~3_combout ) # (\ram_ctrl|wdata~35_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|Equal3~3_combout ),
	.datad(\ram_ctrl|wdata~35_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~36_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~36 .lut_mask = 16'hFFF0;
defparam \ram_ctrl|wdata~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \ram_ctrl|wdata[5]~feeder (
// Equation(s):
// \ram_ctrl|wdata[5]~feeder_combout  = \ram_ctrl|wdata~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|wdata~36_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \ram_ctrl|wdata[5] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[5] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \ram_ctrl|wdata[5]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[5]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[5]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[5]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \ram_ctrl|wdata[5]~21 (
// Equation(s):
// \ram_ctrl|wdata[5]~21_combout  = (\ram_ctrl|wdata[5]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[5]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[5]~21 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cycloneive_lcell_comb \ram_ctrl|wdata~37 (
// Equation(s):
// \ram_ctrl|wdata~37_combout  = (\ram_ctrl|wdata~32_combout ) # ((!\ram_ctrl|Equal3~3_combout  & \ram_ctrl|wdata~35_combout ))

	.dataa(\ram_ctrl|wdata~32_combout ),
	.datab(gnd),
	.datac(\ram_ctrl|Equal3~3_combout ),
	.datad(\ram_ctrl|wdata~35_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~37_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~37 .lut_mask = 16'hAFAA;
defparam \ram_ctrl|wdata~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N3
dffeas \ram_ctrl|wdata[6] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[6] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \ram_ctrl|wdata[6]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[6]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[6]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[6]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneive_lcell_comb \ram_ctrl|wdata[6]~22 (
// Equation(s):
// \ram_ctrl|wdata[6]~22_combout  = (\ram_ctrl|wdata[6]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[6]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[6]~22 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneive_lcell_comb \ram_ctrl|wdata[7]~enfeeder (
// Equation(s):
// \ram_ctrl|wdata[7]~enfeeder_combout  = \ram_ctrl|s_a[3]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|s_a[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[7]~enfeeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[7]~enfeeder .lut_mask = 16'hF0F0;
defparam \ram_ctrl|wdata[7]~enfeeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N29
dffeas \ram_ctrl|wdata[7]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata[7]~enfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[7]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[7]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[7]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneive_lcell_comb \ram_ctrl|s_dq[7]~17 (
// Equation(s):
// \ram_ctrl|s_dq[7]~17_combout  = (!\ram_ctrl|wdata[7]~en_q ) # (!\ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(\ram_ctrl|we_state~q ),
	.datac(gnd),
	.datad(\ram_ctrl|wdata[7]~en_q ),
	.cin(gnd),
	.combout(\ram_ctrl|s_dq[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_dq[7]~17 .lut_mask = 16'h33FF;
defparam \ram_ctrl|s_dq[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \ram_ctrl|wdata[8]~feeder (
// Equation(s):
// \ram_ctrl|wdata[8]~feeder_combout  = \ram_ctrl|wdata~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|wdata~36_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[8]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|wdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \ram_ctrl|wdata[8] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[8] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N3
dffeas \ram_ctrl|wdata[8]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[8]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[8]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[8]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneive_lcell_comb \ram_ctrl|wdata[8]~23 (
// Equation(s):
// \ram_ctrl|wdata[8]~23_combout  = (\ram_ctrl|we_state~q  & \ram_ctrl|wdata[8]~en_q )

	.dataa(\ram_ctrl|we_state~q ),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[8]~en_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[8]~23 .lut_mask = 16'hA0A0;
defparam \ram_ctrl|wdata[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \ram_ctrl|wdata[9] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[9] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \ram_ctrl|wdata[9]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[9]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[9]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[9]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneive_lcell_comb \ram_ctrl|wdata[9]~24 (
// Equation(s):
// \ram_ctrl|wdata[9]~24_combout  = (\ram_ctrl|we_state~q  & \ram_ctrl|wdata[9]~en_q )

	.dataa(\ram_ctrl|we_state~q ),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[9]~en_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[9]~24 .lut_mask = 16'hA0A0;
defparam \ram_ctrl|wdata[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \ram_ctrl|wdata[10]~feeder (
// Equation(s):
// \ram_ctrl|wdata[10]~feeder_combout  = \ram_ctrl|wdata~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|wdata~37_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[10]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|wdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \ram_ctrl|wdata[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[10] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \ram_ctrl|wdata[10]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[10]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[10]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[10]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneive_lcell_comb \ram_ctrl|wdata[10]~25 (
// Equation(s):
// \ram_ctrl|wdata[10]~25_combout  = (\ram_ctrl|wdata[10]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[10]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[10]~25 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N20
cycloneive_lcell_comb \ram_ctrl|wdata[11]~feeder (
// Equation(s):
// \ram_ctrl|wdata[11]~feeder_combout  = \ram_ctrl|wdata~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|wdata~32_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[11]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|wdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N21
dffeas \ram_ctrl|wdata[11] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[11] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \ram_ctrl|wdata[11]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[11]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[11]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[11]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneive_lcell_comb \ram_ctrl|wdata[11]~26 (
// Equation(s):
// \ram_ctrl|wdata[11]~26_combout  = (\ram_ctrl|wdata[11]~en_q  & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[11]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[11]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[11]~26 .lut_mask = 16'hF000;
defparam \ram_ctrl|wdata[11]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \ram_ctrl|wdata[12]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|s_a[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[12]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[12]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[12]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cycloneive_lcell_comb \ram_ctrl|s_dq[12]~18 (
// Equation(s):
// \ram_ctrl|s_dq[12]~18_combout  = (!\ram_ctrl|wdata[12]~en_q ) # (!\ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|we_state~q ),
	.datad(\ram_ctrl|wdata[12]~en_q ),
	.cin(gnd),
	.combout(\ram_ctrl|s_dq[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_dq[12]~18 .lut_mask = 16'h0FFF;
defparam \ram_ctrl|s_dq[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \ram_ctrl|wdata[13]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[13]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[13]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[13]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N4
cycloneive_lcell_comb \ram_ctrl|s_dq[13]~19 (
// Equation(s):
// \ram_ctrl|s_dq[13]~19_combout  = (!\ram_ctrl|we_state~q ) # (!\ram_ctrl|wdata[13]~en_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[13]~en_q ),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|s_dq[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_dq[13]~19 .lut_mask = 16'h0FFF;
defparam \ram_ctrl|s_dq[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N3
dffeas \ram_ctrl|wdata[14] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|Equal3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[14] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \ram_ctrl|wdata[14]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[14]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[14]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[14]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cycloneive_lcell_comb \ram_ctrl|wdata[14]~27 (
// Equation(s):
// \ram_ctrl|wdata[14]~27_combout  = (\ram_ctrl|we_state~q  & \ram_ctrl|wdata[14]~en_q )

	.dataa(\ram_ctrl|we_state~q ),
	.datab(gnd),
	.datac(\ram_ctrl|wdata[14]~en_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[14]~27 .lut_mask = 16'hA0A0;
defparam \ram_ctrl|wdata[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \ram_ctrl|wdata[15] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|wdata~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[15] .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \ram_ctrl|wdata[15]~en (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|s_a[3]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_ctrl|wdata[15]~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|wdata[15]~en_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|wdata[15]~en .is_wysiwyg = "true";
defparam \ram_ctrl|wdata[15]~en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneive_lcell_comb \ram_ctrl|wdata[15]~28 (
// Equation(s):
// \ram_ctrl|wdata[15]~28_combout  = (\ram_ctrl|wdata[15]~en_q  & \ram_ctrl|we_state~q )

	.dataa(\ram_ctrl|wdata[15]~en_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata[15]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata[15]~28 .lut_mask = 16'hAA00;
defparam \ram_ctrl|wdata[15]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_PLL1E0
cycloneive_clkctrl \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altpll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK_outclk ));
// synopsys translate_off
defparam \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK .clock_type = "external clock output";
defparam \altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_SD_CLK .ena_register_mode = "double register";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N20
cycloneive_lcell_comb \ram_ctrl|command~2 (
// Equation(s):
// \ram_ctrl|command~2_combout  = (!\ram_ctrl|WideOr0~0_combout  & \RESET~input_o )

	.dataa(gnd),
	.datab(\ram_ctrl|WideOr0~0_combout ),
	.datac(\RESET~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|command~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|command~2 .lut_mask = 16'h3030;
defparam \ram_ctrl|command~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N21
dffeas \ram_ctrl|command[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|command~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|command[3] .is_wysiwyg = "true";
defparam \ram_ctrl|command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N6
cycloneive_lcell_comb \ram_ctrl|command~6 (
// Equation(s):
// \ram_ctrl|command~6_combout  = (\ram_ctrl|always0~0_combout  & (\RESET~input_o  & ((!\ram_ctrl|iter [1]) # (!\ram_ctrl|we_state~q ))))

	.dataa(\ram_ctrl|always0~0_combout ),
	.datab(\ram_ctrl|we_state~q ),
	.datac(\RESET~input_o ),
	.datad(\ram_ctrl|iter [1]),
	.cin(gnd),
	.combout(\ram_ctrl|command~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|command~6 .lut_mask = 16'h20A0;
defparam \ram_ctrl|command~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N7
dffeas \ram_ctrl|command[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|command~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|command[0] .is_wysiwyg = "true";
defparam \ram_ctrl|command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y3_N4
cycloneive_lcell_comb \ram_ctrl|command~4 (
// Equation(s):
// \ram_ctrl|command~4_combout  = (!\ram_ctrl|command~3_combout  & \RESET~input_o )

	.dataa(\ram_ctrl|command~3_combout ),
	.datab(gnd),
	.datac(\RESET~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|command~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|command~4 .lut_mask = 16'h5050;
defparam \ram_ctrl|command~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \ram_ctrl|command[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|command~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|command[1] .is_wysiwyg = "true";
defparam \ram_ctrl|command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneive_lcell_comb \ram_ctrl|command~5 (
// Equation(s):
// \ram_ctrl|command~5_combout  = (\ram_ctrl|Decoder0~0_combout  & \RESET~input_o )

	.dataa(\ram_ctrl|Decoder0~0_combout ),
	.datab(gnd),
	.datac(\RESET~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_ctrl|command~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|command~5 .lut_mask = 16'hA0A0;
defparam \ram_ctrl|command~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \ram_ctrl|command[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|command~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|command[2] .is_wysiwyg = "true";
defparam \ram_ctrl|command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneive_lcell_comb \ram_ctrl|s_a~2 (
// Equation(s):
// \ram_ctrl|s_a~2_combout  = (!\ram_ctrl|Equal7~1_combout  & ((\ram_ctrl|Equal9~0_combout  & (\ram_ctrl|s_a [0])) # (!\ram_ctrl|Equal9~0_combout  & ((\ram_ctrl|Equal12~1_combout )))))

	.dataa(\ram_ctrl|Equal7~1_combout ),
	.datab(\ram_ctrl|Equal9~0_combout ),
	.datac(\ram_ctrl|s_a [0]),
	.datad(\ram_ctrl|Equal12~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|s_a~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a~2 .lut_mask = 16'h5140;
defparam \ram_ctrl|s_a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cycloneive_lcell_comb \ram_ctrl|Equal7~1 (
// Equation(s):
// \ram_ctrl|Equal7~1_combout  = (\ram_ctrl|Equal7~0_combout  & (!\ram_ctrl|Decoder0~0_combout  & \ram_ctrl|Mux0~0_combout ))

	.dataa(gnd),
	.datab(\ram_ctrl|Equal7~0_combout ),
	.datac(\ram_ctrl|Decoder0~0_combout ),
	.datad(\ram_ctrl|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal7~1 .lut_mask = 16'h0C00;
defparam \ram_ctrl|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneive_lcell_comb \ram_ctrl|always0~1 (
// Equation(s):
// \ram_ctrl|always0~1_combout  = (\ram_ctrl|re~1_combout ) # ((\ram_ctrl|we_state~0_combout  & \ram_ctrl|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(\ram_ctrl|re~1_combout ),
	.datad(\ram_ctrl|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|always0~1 .lut_mask = 16'hFCF0;
defparam \ram_ctrl|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneive_lcell_comb \ram_ctrl|s_a~3 (
// Equation(s):
// \ram_ctrl|s_a~3_combout  = (!\ram_ctrl|always0~1_combout  & ((\ram_ctrl|s_a~2_combout ) # ((a[0] & \ram_ctrl|Equal7~1_combout ))))

	.dataa(a[0]),
	.datab(\ram_ctrl|s_a~2_combout ),
	.datac(\ram_ctrl|Equal7~1_combout ),
	.datad(\ram_ctrl|always0~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|s_a~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a~3 .lut_mask = 16'h00EC;
defparam \ram_ctrl|s_a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \ram_ctrl|s_a[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|s_a~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RESET~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|s_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|s_a[0] .is_wysiwyg = "true";
defparam \ram_ctrl|s_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneive_lcell_comb \ram_ctrl|s_a[3]~7 (
// Equation(s):
// \ram_ctrl|s_a[3]~7_combout  = (!\ram_ctrl|Decoder0~0_combout  & (\ram_ctrl|Equal7~0_combout  & (\ram_ctrl|s_a[3]~4_combout  & \ram_ctrl|Mux0~0_combout )))

	.dataa(\ram_ctrl|Decoder0~0_combout ),
	.datab(\ram_ctrl|Equal7~0_combout ),
	.datac(\ram_ctrl|s_a[3]~4_combout ),
	.datad(\ram_ctrl|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|s_a[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a[3]~7 .lut_mask = 16'h4000;
defparam \ram_ctrl|s_a[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneive_lcell_comb \ram_ctrl|s_a[3]~5 (
// Equation(s):
// \ram_ctrl|s_a[3]~5_combout  = ((\ram_ctrl|we_state~0_combout ) # ((\ram_ctrl|re~1_combout ) # (!\ram_ctrl|Equal9~0_combout ))) # (!\RESET~input_o )

	.dataa(\RESET~input_o ),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(\ram_ctrl|re~1_combout ),
	.datad(\ram_ctrl|Equal9~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|s_a[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a[3]~5 .lut_mask = 16'hFDFF;
defparam \ram_ctrl|s_a[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \ram_ctrl|s_a[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|s_a[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|s_a[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|s_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|s_a[1] .is_wysiwyg = "true";
defparam \ram_ctrl|s_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cycloneive_lcell_comb \ram_ctrl|ready~0 (
// Equation(s):
// \ram_ctrl|ready~0_combout  = ((!\ram_ctrl|re~1_combout  & ((!\ram_ctrl|Equal9~0_combout ) # (!\ram_ctrl|we_state~0_combout )))) # (!\RESET~input_o )

	.dataa(\ram_ctrl|we_state~0_combout ),
	.datab(\ram_ctrl|Equal9~0_combout ),
	.datac(\RESET~input_o ),
	.datad(\ram_ctrl|re~1_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|ready~0 .lut_mask = 16'h0F7F;
defparam \ram_ctrl|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \ram_ctrl|ready (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|ready .is_wysiwyg = "true";
defparam \ram_ctrl|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (iter[18] & (\Add0~35  $ (GND))) # (!iter[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((iter[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(iter[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \iter[18] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[18] .is_wysiwyg = "true";
defparam \iter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (iter[19] & (!\Add0~37 )) # (!iter[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!iter[19]))

	.dataa(iter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (iter[20] & (\Add0~39  $ (GND))) # (!iter[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((iter[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(iter[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \iter[20] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[20] .is_wysiwyg = "true";
defparam \iter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (iter[21] & (!\Add0~41 )) # (!iter[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!iter[21]))

	.dataa(iter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (iter[22] & (\Add0~43  $ (GND))) # (!iter[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((iter[22] & !\Add0~43 ))

	.dataa(iter[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (iter[23] & (!\Add0~45 )) # (!iter[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!iter[23]))

	.dataa(iter[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (iter[25] & (!\Add0~49 )) # (!iter[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!iter[25]))

	.dataa(gnd),
	.datab(iter[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N19
dffeas \iter[25] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[25] .is_wysiwyg = "true";
defparam \iter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (iter[26] & (\Add0~51  $ (GND))) # (!iter[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((iter[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(iter[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \iter[26] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[26]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[26] .is_wysiwyg = "true";
defparam \iter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (iter[27] & (!\Add0~53 )) # (!iter[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!iter[27]))

	.dataa(iter[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (iter[28] & (\Add0~55  $ (GND))) # (!iter[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((iter[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(iter[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \iter[28] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[28]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[28] .is_wysiwyg = "true";
defparam \iter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (iter[29] & (!\Add0~57 )) # (!iter[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!iter[29]))

	.dataa(iter[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \iter[30] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[30]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[30] .is_wysiwyg = "true";
defparam \iter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N0
cycloneive_lcell_comb \always0~8 (
// Equation(s):
// \always0~8_combout  = (!iter[31] & (!\ram_ctrl|ready~q  & !iter[30]))

	.dataa(iter[31]),
	.datab(gnd),
	.datac(\ram_ctrl|ready~q ),
	.datad(iter[30]),
	.cin(gnd),
	.combout(\always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \always0~8 .lut_mask = 16'h0005;
defparam \always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \iter[21] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[21] .is_wysiwyg = "true";
defparam \iter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \iter[19] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[19] .is_wysiwyg = "true";
defparam \iter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = (!iter[18] & (!iter[21] & (!iter[20] & !iter[19])))

	.dataa(iter[18]),
	.datab(iter[21]),
	.datac(iter[20]),
	.datad(iter[19]),
	.cin(gnd),
	.combout(\always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \always0~5 .lut_mask = 16'h0001;
defparam \always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \iter[22]~feeder (
// Equation(s):
// \iter[22]~feeder_combout  = \Add0~44_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~44_combout ),
	.cin(gnd),
	.combout(\iter[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \iter[22]~feeder .lut_mask = 16'hFF00;
defparam \iter[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \iter[22] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\iter[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[22] .is_wysiwyg = "true";
defparam \iter[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N3
dffeas \iter[23] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Add0~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(iter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \iter[23] .is_wysiwyg = "true";
defparam \iter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N2
cycloneive_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = (!iter[24] & (!iter[22] & (!iter[23] & !iter[25])))

	.dataa(iter[24]),
	.datab(iter[22]),
	.datac(iter[23]),
	.datad(iter[25]),
	.cin(gnd),
	.combout(\always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \always0~6 .lut_mask = 16'h0001;
defparam \always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cycloneive_lcell_comb \always0~9 (
// Equation(s):
// \always0~9_combout  = (\always0~7_combout  & (\always0~8_combout  & (\always0~5_combout  & \always0~6_combout )))

	.dataa(\always0~7_combout ),
	.datab(\always0~8_combout ),
	.datac(\always0~5_combout ),
	.datad(\always0~6_combout ),
	.cin(gnd),
	.combout(\always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \always0~9 .lut_mask = 16'h8000;
defparam \always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cycloneive_lcell_comb \iter~0 (
// Equation(s):
// \iter~0_combout  = (\always0~9_combout  & (\always0~4_combout  & ((!iter[1]) # (!iter[0]))))

	.dataa(iter[0]),
	.datab(iter[1]),
	.datac(\always0~9_combout ),
	.datad(\always0~4_combout ),
	.cin(gnd),
	.combout(\iter~0_combout ),
	.cout());
// synopsys translate_off
defparam \iter~0 .lut_mask = 16'h7000;
defparam \iter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N24
cycloneive_lcell_comb \a[0]~0 (
// Equation(s):
// \a[0]~0_combout  = (\iter~0_combout  & (((!\always0~15_combout )) # (!iter[0]))) # (!\iter~0_combout  & (((a[0]))))

	.dataa(iter[0]),
	.datab(\always0~15_combout ),
	.datac(a[0]),
	.datad(\iter~0_combout ),
	.cin(gnd),
	.combout(\a[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \a[0]~0 .lut_mask = 16'h77F0;
defparam \a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N25
dffeas \a[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \a[0] .is_wysiwyg = "true";
defparam \a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneive_lcell_comb \ram_ctrl|s_a~6 (
// Equation(s):
// \ram_ctrl|s_a~6_combout  = (\ram_ctrl|Equal7~1_combout  & (\ram_ctrl|s_a[3]~4_combout  & !a[0]))

	.dataa(\ram_ctrl|Equal7~1_combout ),
	.datab(gnd),
	.datac(\ram_ctrl|s_a[3]~4_combout ),
	.datad(a[0]),
	.cin(gnd),
	.combout(\ram_ctrl|s_a~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|s_a~6 .lut_mask = 16'h00A0;
defparam \ram_ctrl|s_a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \ram_ctrl|s_a[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|s_a~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_ctrl|s_a[3]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|s_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|s_a[3] .is_wysiwyg = "true";
defparam \ram_ctrl|s_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
cycloneive_lcell_comb \ram_ctrl|wdata~16 (
// Equation(s):
// \ram_ctrl|wdata~16_combout  = (\ram_ctrl|iter [1] & \ram_ctrl|we_state~q )

	.dataa(gnd),
	.datab(\ram_ctrl|iter [1]),
	.datac(gnd),
	.datad(\ram_ctrl|we_state~q ),
	.cin(gnd),
	.combout(\ram_ctrl|wdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|wdata~16 .lut_mask = 16'hCC00;
defparam \ram_ctrl|wdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cycloneive_lcell_comb \ram_ctrl|Equal12~0 (
// Equation(s):
// \ram_ctrl|Equal12~0_combout  = (\ram_ctrl|WideOr0~0_combout  & (\ram_ctrl|command~3_combout  & ((\ram_ctrl|wdata~16_combout ) # (!\ram_ctrl|always0~0_combout ))))

	.dataa(\ram_ctrl|always0~0_combout ),
	.datab(\ram_ctrl|WideOr0~0_combout ),
	.datac(\ram_ctrl|wdata~16_combout ),
	.datad(\ram_ctrl|command~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|Equal12~0 .lut_mask = 16'hC400;
defparam \ram_ctrl|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cycloneive_lcell_comb \ram_ctrl|cl~0 (
// Equation(s):
// \ram_ctrl|cl~0_combout  = (!\ram_ctrl|Decoder0~0_combout  & (!\ram_ctrl|we_state~0_combout  & ((\ram_ctrl|Equal12~0_combout ) # (\ram_ctrl|Equal7~0_combout ))))

	.dataa(\ram_ctrl|Decoder0~0_combout ),
	.datab(\ram_ctrl|we_state~0_combout ),
	.datac(\ram_ctrl|Equal12~0_combout ),
	.datad(\ram_ctrl|Equal7~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~0 .lut_mask = 16'h1110;
defparam \ram_ctrl|cl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cycloneive_lcell_comb \ram_ctrl|cl~2 (
// Equation(s):
// \ram_ctrl|cl~2_combout  = (\ram_ctrl|cl~0_combout ) # ((\ram_ctrl|cl~1_combout  & (!\ram_ctrl|cl [3] & \ram_ctrl|we_state~0_combout )))

	.dataa(\ram_ctrl|cl~1_combout ),
	.datab(\ram_ctrl|cl [3]),
	.datac(\ram_ctrl|cl~0_combout ),
	.datad(\ram_ctrl|we_state~0_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~2 .lut_mask = 16'hF2F0;
defparam \ram_ctrl|cl~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneive_lcell_comb \ram_ctrl|cl~7 (
// Equation(s):
// \ram_ctrl|cl~7_combout  = (\ram_ctrl|cl [1] & ((\ram_ctrl|cl~3_combout ) # ((!\ram_ctrl|cl [0] & \ram_ctrl|cl~2_combout )))) # (!\ram_ctrl|cl [1] & (\ram_ctrl|cl [0] & (\ram_ctrl|cl~2_combout )))

	.dataa(\ram_ctrl|cl [0]),
	.datab(\ram_ctrl|cl [1]),
	.datac(\ram_ctrl|cl~2_combout ),
	.datad(\ram_ctrl|cl~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~7 .lut_mask = 16'hEC60;
defparam \ram_ctrl|cl~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneive_lcell_comb \ram_ctrl|cl~8 (
// Equation(s):
// \ram_ctrl|cl~8_combout  = (\RESET~input_o  & \ram_ctrl|cl~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RESET~input_o ),
	.datad(\ram_ctrl|cl~7_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|cl~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|cl~8 .lut_mask = 16'hF000;
defparam \ram_ctrl|cl~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N15
dffeas \ram_ctrl|cl[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|cl~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|cl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|cl[1] .is_wysiwyg = "true";
defparam \ram_ctrl|cl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cycloneive_lcell_comb \ram_ctrl|re~0 (
// Equation(s):
// \ram_ctrl|re~0_combout  = (!\ram_ctrl|cl [1] & ((\ram_ctrl|cl [0] & (!\ram_ctrl|cl~2_combout  & \ram_ctrl|cl~3_combout )) # (!\ram_ctrl|cl [0] & (\ram_ctrl|cl~2_combout ))))

	.dataa(\ram_ctrl|cl [0]),
	.datab(\ram_ctrl|cl [1]),
	.datac(\ram_ctrl|cl~2_combout ),
	.datad(\ram_ctrl|cl~3_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|re~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|re~0 .lut_mask = 16'h1210;
defparam \ram_ctrl|re~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneive_lcell_comb \ram_ctrl|re~2 (
// Equation(s):
// \ram_ctrl|re~2_combout  = (\RESET~input_o  & (\ram_ctrl|cl~4_combout  & (\ram_ctrl|re~0_combout  & !\ram_ctrl|cl~5_combout )))

	.dataa(\RESET~input_o ),
	.datab(\ram_ctrl|cl~4_combout ),
	.datac(\ram_ctrl|re~0_combout ),
	.datad(\ram_ctrl|cl~5_combout ),
	.cin(gnd),
	.combout(\ram_ctrl|re~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|re~2 .lut_mask = 16'h0080;
defparam \ram_ctrl|re~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \ram_ctrl|re (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|re~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|re~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|re .is_wysiwyg = "true";
defparam \ram_ctrl|re .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \s[1]~input (
	.i(s[1]),
	.ibar(gnd),
	.o(\s[1]~input_o ));
// synopsys translate_off
defparam \s[1]~input .bus_hold = "false";
defparam \s[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \s[3]~input (
	.i(s[3]),
	.ibar(gnd),
	.o(\s[3]~input_o ));
// synopsys translate_off
defparam \s[3]~input .bus_hold = "false";
defparam \s[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \s[0]~input (
	.i(s[0]),
	.ibar(gnd),
	.o(\s[0]~input_o ));
// synopsys translate_off
defparam \s[0]~input .bus_hold = "false";
defparam \s[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
cycloneive_lcell_comb \led~2 (
// Equation(s):
// \led~2_combout  = (\s[2]~input_o  & ((\s[1]~input_o  & (\s[3]~input_o  $ (!\s[0]~input_o ))) # (!\s[1]~input_o  & ((!\s[0]~input_o ) # (!\s[3]~input_o ))))) # (!\s[2]~input_o  & (((!\s[0]~input_o ) # (!\s[3]~input_o )) # (!\s[1]~input_o )))

	.dataa(\s[2]~input_o ),
	.datab(\s[1]~input_o ),
	.datac(\s[3]~input_o ),
	.datad(\s[0]~input_o ),
	.cin(gnd),
	.combout(\led~2_combout ),
	.cout());
// synopsys translate_off
defparam \led~2 .lut_mask = 16'h977F;
defparam \led~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\s[2]~input_o  & (\s[1]~input_o  & (\s[3]~input_o  & \s[0]~input_o )))

	.dataa(\s[2]~input_o ),
	.datab(\s[1]~input_o ),
	.datac(\s[3]~input_o ),
	.datad(\s[0]~input_o ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h4000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cycloneive_io_ibuf \S_DQ[12]~input (
	.i(S_DQ[12]),
	.ibar(gnd),
	.o(\S_DQ[12]~input_o ));
// synopsys translate_off
defparam \S_DQ[12]~input .bus_hold = "false";
defparam \S_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \ram_ctrl|rdata[12] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[12] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \ram_ctrl|rmem[12] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rdata [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[12] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneive_lcell_comb \always0~13 (
// Equation(s):
// \always0~13_combout  = (\Add0~56_combout ) # ((\Add0~60_combout ) # (\Add0~58_combout ))

	.dataa(\Add0~56_combout ),
	.datab(gnd),
	.datac(\Add0~60_combout ),
	.datad(\Add0~58_combout ),
	.cin(gnd),
	.combout(\always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \always0~13 .lut_mask = 16'hFFFA;
defparam \always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
cycloneive_lcell_comb \always0~11 (
// Equation(s):
// \always0~11_combout  = (\Add0~48_combout ) # ((\Add0~52_combout ) # ((\Add0~54_combout ) # (\Add0~44_combout )))

	.dataa(\Add0~48_combout ),
	.datab(\Add0~52_combout ),
	.datac(\Add0~54_combout ),
	.datad(\Add0~44_combout ),
	.cin(gnd),
	.combout(\always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \always0~11 .lut_mask = 16'hFFFE;
defparam \always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneive_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = (\Add0~34_combout ) # ((\Add0~32_combout ) # ((\Add0~38_combout ) # (\Add0~36_combout )))

	.dataa(\Add0~34_combout ),
	.datab(\Add0~32_combout ),
	.datac(\Add0~38_combout ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~5 .lut_mask = 16'hFFFE;
defparam \LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (\Add0~12_combout ) # ((\Add0~14_combout ) # ((\Add0~8_combout ) # (\Add0~10_combout )))

	.dataa(\Add0~12_combout ),
	.datab(\Add0~14_combout ),
	.datac(\Add0~8_combout ),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\Add0~16_combout ) # ((\Add0~22_combout ) # ((\Add0~18_combout ) # (\Add0~20_combout )))

	.dataa(\Add0~16_combout ),
	.datab(\Add0~22_combout ),
	.datac(\Add0~18_combout ),
	.datad(\Add0~20_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFFE;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneive_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\Add0~28_combout ) # ((\Add0~24_combout ) # ((\Add0~26_combout ) # (\Add0~30_combout )))

	.dataa(\Add0~28_combout ),
	.datab(\Add0~24_combout ),
	.datac(\Add0~26_combout ),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFFFE;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
cycloneive_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (\LessThan0~0_combout ) # ((\LessThan0~1_combout ) # ((\LessThan0~2_combout ) # (\LessThan0~3_combout )))

	.dataa(\LessThan0~0_combout ),
	.datab(\LessThan0~1_combout ),
	.datac(\LessThan0~2_combout ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hFFFE;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
cycloneive_lcell_comb \always0~10 (
// Equation(s):
// \always0~10_combout  = (\Add0~42_combout ) # ((\Add0~40_combout ) # ((\LessThan0~5_combout ) # (\LessThan0~4_combout )))

	.dataa(\Add0~42_combout ),
	.datab(\Add0~40_combout ),
	.datac(\LessThan0~5_combout ),
	.datad(\LessThan0~4_combout ),
	.cin(gnd),
	.combout(\always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \always0~10 .lut_mask = 16'hFFFE;
defparam \always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
cycloneive_lcell_comb \always0~12 (
// Equation(s):
// \always0~12_combout  = (\Add0~50_combout ) # ((\Add0~46_combout ) # ((\always0~11_combout ) # (\always0~10_combout )))

	.dataa(\Add0~50_combout ),
	.datab(\Add0~46_combout ),
	.datac(\always0~11_combout ),
	.datad(\always0~10_combout ),
	.cin(gnd),
	.combout(\always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \always0~12 .lut_mask = 16'hFFFE;
defparam \always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N6
cycloneive_lcell_comb \always0~14 (
// Equation(s):
// \always0~14_combout  = (!\Add0~62_combout  & (!\ram_ctrl|ready~q  & ((\always0~13_combout ) # (\always0~12_combout ))))

	.dataa(\Add0~62_combout ),
	.datab(\ram_ctrl|ready~q ),
	.datac(\always0~13_combout ),
	.datad(\always0~12_combout ),
	.cin(gnd),
	.combout(\always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \always0~14 .lut_mask = 16'h1110;
defparam \always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \rd[12] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[12]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[12] .is_wysiwyg = "true";
defparam \rd[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \S_DQ[0]~input (
	.i(S_DQ[0]),
	.ibar(gnd),
	.o(\S_DQ[0]~input_o ));
// synopsys translate_off
defparam \S_DQ[0]~input .bus_hold = "false";
defparam \S_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y4_N15
dffeas \ram_ctrl|rdata[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[0] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneive_lcell_comb \rd[16]~feeder (
// Equation(s):
// \rd[16]~feeder_combout  = \ram_ctrl|rdata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [0]),
	.cin(gnd),
	.combout(\rd[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd[16]~feeder .lut_mask = 16'hFF00;
defparam \rd[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \rd[16] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[16]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[16] .is_wysiwyg = "true";
defparam \rd[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneive_lcell_comb \led~1 (
// Equation(s):
// \led~1_combout  = (\Equal3~0_combout  & ((rd[16]) # ((\Equal2~0_combout  & rd[12])))) # (!\Equal3~0_combout  & (\Equal2~0_combout  & (rd[12])))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(rd[12]),
	.datad(rd[16]),
	.cin(gnd),
	.combout(\led~1_combout ),
	.cout());
// synopsys translate_off
defparam \led~1 .lut_mask = 16'hEAC0;
defparam \led~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \ram_ctrl|rmem[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[0] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \rd[0] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[0] .is_wysiwyg = "true";
defparam \rd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\s[2]~input_o  & (\s[1]~input_o  & (\s[3]~input_o  & !\s[0]~input_o )))

	.dataa(\s[2]~input_o ),
	.datab(\s[1]~input_o ),
	.datac(\s[3]~input_o ),
	.datad(\s[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0080;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \S_DQ[4]~input (
	.i(S_DQ[4]),
	.ibar(gnd),
	.o(\S_DQ[4]~input_o ));
// synopsys translate_off
defparam \S_DQ[4]~input .bus_hold = "false";
defparam \S_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N0
cycloneive_lcell_comb \ram_ctrl|rdata[4]~feeder (
// Equation(s):
// \ram_ctrl|rdata[4]~feeder_combout  = \S_DQ[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[4]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N1
dffeas \ram_ctrl|rdata[4] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[4] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N24
cycloneive_lcell_comb \ram_ctrl|rmem[4]~feeder (
// Equation(s):
// \ram_ctrl|rmem[4]~feeder_combout  = \ram_ctrl|rdata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [4]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N25
dffeas \ram_ctrl|rmem[4] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[4] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \rd[4] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[4] .is_wysiwyg = "true";
defparam \rd[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \S_DQ[8]~input (
	.i(S_DQ[8]),
	.ibar(gnd),
	.o(\S_DQ[8]~input_o ));
// synopsys translate_off
defparam \S_DQ[8]~input .bus_hold = "false";
defparam \S_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneive_lcell_comb \ram_ctrl|rdata[8]~feeder (
// Equation(s):
// \ram_ctrl|rdata[8]~feeder_combout  = \S_DQ[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[8]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[8]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \ram_ctrl|rdata[8] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[8] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N27
dffeas \ram_ctrl|rmem[8] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[8] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \rd[8] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[8] .is_wysiwyg = "true";
defparam \rd[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneive_lcell_comb \led~0 (
// Equation(s):
// \led~0_combout  = (\Equal1~0_combout  & ((rd[8]) # ((\Equal0~0_combout  & rd[4])))) # (!\Equal1~0_combout  & (\Equal0~0_combout  & (rd[4])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(rd[4]),
	.datad(rd[8]),
	.cin(gnd),
	.combout(\led~0_combout ),
	.cout());
// synopsys translate_off
defparam \led~0 .lut_mask = 16'hEAC0;
defparam \led~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneive_lcell_comb \led~3 (
// Equation(s):
// \led~3_combout  = (\led~1_combout ) # ((\led~0_combout ) # ((\led~2_combout  & rd[0])))

	.dataa(\led~2_combout ),
	.datab(\led~1_combout ),
	.datac(rd[0]),
	.datad(\led~0_combout ),
	.cin(gnd),
	.combout(\led~3_combout ),
	.cout());
// synopsys translate_off
defparam \led~3 .lut_mask = 16'hFFEC;
defparam \led~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \S_DQ[13]~input (
	.i(S_DQ[13]),
	.ibar(gnd),
	.o(\S_DQ[13]~input_o ));
// synopsys translate_off
defparam \S_DQ[13]~input .bus_hold = "false";
defparam \S_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneive_lcell_comb \ram_ctrl|rdata[13]~feeder (
// Equation(s):
// \ram_ctrl|rdata[13]~feeder_combout  = \S_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[13]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \ram_ctrl|rdata[13] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[13] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneive_lcell_comb \ram_ctrl|rmem[13]~feeder (
// Equation(s):
// \ram_ctrl|rmem[13]~feeder_combout  = \ram_ctrl|rdata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [13]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[13]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \ram_ctrl|rmem[13] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[13] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \rd[13] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[13]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[13] .is_wysiwyg = "true";
defparam \rd[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneive_io_ibuf \S_DQ[1]~input (
	.i(S_DQ[1]),
	.ibar(gnd),
	.o(\S_DQ[1]~input_o ));
// synopsys translate_off
defparam \S_DQ[1]~input .bus_hold = "false";
defparam \S_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
cycloneive_lcell_comb \ram_ctrl|rdata[1]~feeder (
// Equation(s):
// \ram_ctrl|rdata[1]~feeder_combout  = \S_DQ[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[1]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N3
dffeas \ram_ctrl|rdata[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[1] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneive_lcell_comb \rd[17]~feeder (
// Equation(s):
// \rd[17]~feeder_combout  = \ram_ctrl|rdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [1]),
	.cin(gnd),
	.combout(\rd[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd[17]~feeder .lut_mask = 16'hFF00;
defparam \rd[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \rd[17] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[17]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[17] .is_wysiwyg = "true";
defparam \rd[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneive_lcell_comb \led~5 (
// Equation(s):
// \led~5_combout  = (\Equal3~0_combout  & ((rd[17]) # ((\Equal2~0_combout  & rd[13])))) # (!\Equal3~0_combout  & (\Equal2~0_combout  & (rd[13])))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(rd[13]),
	.datad(rd[17]),
	.cin(gnd),
	.combout(\led~5_combout ),
	.cout());
// synopsys translate_off
defparam \led~5 .lut_mask = 16'hEAC0;
defparam \led~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
cycloneive_lcell_comb \ram_ctrl|rmem[1]~feeder (
// Equation(s):
// \ram_ctrl|rmem[1]~feeder_combout  = \ram_ctrl|rdata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [1]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N9
dffeas \ram_ctrl|rmem[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[1] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \rd[1] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[1] .is_wysiwyg = "true";
defparam \rd[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \S_DQ[5]~input (
	.i(S_DQ[5]),
	.ibar(gnd),
	.o(\S_DQ[5]~input_o ));
// synopsys translate_off
defparam \S_DQ[5]~input .bus_hold = "false";
defparam \S_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y4_N3
dffeas \ram_ctrl|rdata[5] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[5] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y4_N26
cycloneive_lcell_comb \ram_ctrl|rmem[5]~feeder (
// Equation(s):
// \ram_ctrl|rmem[5]~feeder_combout  = \ram_ctrl|rdata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [5]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[5]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y4_N27
dffeas \ram_ctrl|rmem[5] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[5] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \rd[5] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[5] .is_wysiwyg = "true";
defparam \rd[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \S_DQ[9]~input (
	.i(S_DQ[9]),
	.ibar(gnd),
	.o(\S_DQ[9]~input_o ));
// synopsys translate_off
defparam \S_DQ[9]~input .bus_hold = "false";
defparam \S_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
cycloneive_lcell_comb \ram_ctrl|rdata[9]~feeder (
// Equation(s):
// \ram_ctrl|rdata[9]~feeder_combout  = \S_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[9]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N11
dffeas \ram_ctrl|rdata[9] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[9] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
cycloneive_lcell_comb \ram_ctrl|rmem[9]~feeder (
// Equation(s):
// \ram_ctrl|rmem[9]~feeder_combout  = \ram_ctrl|rdata [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [9]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[9]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \ram_ctrl|rmem[9] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[9] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N28
cycloneive_lcell_comb \rd[9]~feeder (
// Equation(s):
// \rd[9]~feeder_combout  = \ram_ctrl|rmem [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rmem [9]),
	.cin(gnd),
	.combout(\rd[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd[9]~feeder .lut_mask = 16'hFF00;
defparam \rd[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N29
dffeas \rd[9] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[9] .is_wysiwyg = "true";
defparam \rd[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneive_lcell_comb \led~4 (
// Equation(s):
// \led~4_combout  = (\Equal1~0_combout  & ((rd[9]) # ((\Equal0~0_combout  & rd[5])))) # (!\Equal1~0_combout  & (\Equal0~0_combout  & (rd[5])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(rd[5]),
	.datad(rd[9]),
	.cin(gnd),
	.combout(\led~4_combout ),
	.cout());
// synopsys translate_off
defparam \led~4 .lut_mask = 16'hEAC0;
defparam \led~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
cycloneive_lcell_comb \led~6 (
// Equation(s):
// \led~6_combout  = (\led~5_combout ) # ((\led~4_combout ) # ((\led~2_combout  & rd[1])))

	.dataa(\led~2_combout ),
	.datab(\led~5_combout ),
	.datac(rd[1]),
	.datad(\led~4_combout ),
	.cin(gnd),
	.combout(\led~6_combout ),
	.cout());
// synopsys translate_off
defparam \led~6 .lut_mask = 16'hFFEC;
defparam \led~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \S_DQ[6]~input (
	.i(S_DQ[6]),
	.ibar(gnd),
	.o(\S_DQ[6]~input_o ));
// synopsys translate_off
defparam \S_DQ[6]~input .bus_hold = "false";
defparam \S_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
cycloneive_lcell_comb \ram_ctrl|rdata[6]~feeder (
// Equation(s):
// \ram_ctrl|rdata[6]~feeder_combout  = \S_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[6]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \ram_ctrl|rdata[6] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[6] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneive_lcell_comb \ram_ctrl|rmem[6]~feeder (
// Equation(s):
// \ram_ctrl|rmem[6]~feeder_combout  = \ram_ctrl|rdata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [6]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[6]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N27
dffeas \ram_ctrl|rmem[6] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[6] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N23
dffeas \rd[6] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[6] .is_wysiwyg = "true";
defparam \rd[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \S_DQ[10]~input (
	.i(S_DQ[10]),
	.ibar(gnd),
	.o(\S_DQ[10]~input_o ));
// synopsys translate_off
defparam \S_DQ[10]~input .bus_hold = "false";
defparam \S_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N20
cycloneive_lcell_comb \ram_ctrl|rdata[10]~feeder (
// Equation(s):
// \ram_ctrl|rdata[10]~feeder_combout  = \S_DQ[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[10]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[10]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N21
dffeas \ram_ctrl|rdata[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[10] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N22
cycloneive_lcell_comb \ram_ctrl|rmem[10]~feeder (
// Equation(s):
// \ram_ctrl|rmem[10]~feeder_combout  = \ram_ctrl|rdata [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [10]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[10]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N23
dffeas \ram_ctrl|rmem[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[10] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N9
dffeas \rd[10] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[10]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[10] .is_wysiwyg = "true";
defparam \rd[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N22
cycloneive_lcell_comb \led~7 (
// Equation(s):
// \led~7_combout  = (\Equal1~0_combout  & ((rd[10]) # ((\Equal0~0_combout  & rd[6])))) # (!\Equal1~0_combout  & (\Equal0~0_combout  & (rd[6])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(rd[6]),
	.datad(rd[10]),
	.cin(gnd),
	.combout(\led~7_combout ),
	.cout());
// synopsys translate_off
defparam \led~7 .lut_mask = 16'hEAC0;
defparam \led~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \S_DQ[2]~input (
	.i(S_DQ[2]),
	.ibar(gnd),
	.o(\S_DQ[2]~input_o ));
// synopsys translate_off
defparam \S_DQ[2]~input .bus_hold = "false";
defparam \S_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N12
cycloneive_lcell_comb \ram_ctrl|rdata[2]~feeder (
// Equation(s):
// \ram_ctrl|rdata[2]~feeder_combout  = \S_DQ[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[2]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \ram_ctrl|rdata[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[2] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N4
cycloneive_lcell_comb \ram_ctrl|rmem[2]~feeder (
// Equation(s):
// \ram_ctrl|rmem[2]~feeder_combout  = \ram_ctrl|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [2]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \ram_ctrl|rmem[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[2] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \rd[2] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[2] .is_wysiwyg = "true";
defparam \rd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N2
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (\s[2]~input_o  & (\s[1]~input_o  & (!\s[3]~input_o  & \s[0]~input_o )))

	.dataa(\s[2]~input_o ),
	.datab(\s[1]~input_o ),
	.datac(\s[3]~input_o ),
	.datad(\s[0]~input_o ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0800;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \S_DQ[14]~input (
	.i(S_DQ[14]),
	.ibar(gnd),
	.o(\S_DQ[14]~input_o ));
// synopsys translate_off
defparam \S_DQ[14]~input .bus_hold = "false";
defparam \S_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N10
cycloneive_lcell_comb \ram_ctrl|rdata[14]~feeder (
// Equation(s):
// \ram_ctrl|rdata[14]~feeder_combout  = \S_DQ[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[14]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[14]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \ram_ctrl|rdata[14] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[14] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N26
cycloneive_lcell_comb \ram_ctrl|rmem[14]~feeder (
// Equation(s):
// \ram_ctrl|rmem[14]~feeder_combout  = \ram_ctrl|rdata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [14]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[14]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N27
dffeas \ram_ctrl|rmem[14] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[14] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \rd[14] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[14]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[14] .is_wysiwyg = "true";
defparam \rd[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N2
cycloneive_lcell_comb \rd[18]~feeder (
// Equation(s):
// \rd[18]~feeder_combout  = \ram_ctrl|rdata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [2]),
	.cin(gnd),
	.combout(\rd[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd[18]~feeder .lut_mask = 16'hFF00;
defparam \rd[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N3
dffeas \rd[18] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[18]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[18] .is_wysiwyg = "true";
defparam \rd[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N0
cycloneive_lcell_comb \led~8 (
// Equation(s):
// \led~8_combout  = (\Equal2~0_combout  & ((rd[14]) # ((\Equal3~0_combout  & rd[18])))) # (!\Equal2~0_combout  & (\Equal3~0_combout  & ((rd[18]))))

	.dataa(\Equal2~0_combout ),
	.datab(\Equal3~0_combout ),
	.datac(rd[14]),
	.datad(rd[18]),
	.cin(gnd),
	.combout(\led~8_combout ),
	.cout());
// synopsys translate_off
defparam \led~8 .lut_mask = 16'hECA0;
defparam \led~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N18
cycloneive_lcell_comb \led~9 (
// Equation(s):
// \led~9_combout  = (\led~7_combout ) # ((\led~8_combout ) # ((\led~2_combout  & rd[2])))

	.dataa(\led~2_combout ),
	.datab(\led~7_combout ),
	.datac(rd[2]),
	.datad(\led~8_combout ),
	.cin(gnd),
	.combout(\led~9_combout ),
	.cout());
// synopsys translate_off
defparam \led~9 .lut_mask = 16'hFFEC;
defparam \led~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \S_DQ[15]~input (
	.i(S_DQ[15]),
	.ibar(gnd),
	.o(\S_DQ[15]~input_o ));
// synopsys translate_off
defparam \S_DQ[15]~input .bus_hold = "false";
defparam \S_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y3_N13
dffeas \ram_ctrl|rdata[15] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[15] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
cycloneive_lcell_comb \ram_ctrl|rmem[15]~feeder (
// Equation(s):
// \ram_ctrl|rmem[15]~feeder_combout  = \ram_ctrl|rdata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [15]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[15]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N5
dffeas \ram_ctrl|rmem[15] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[15] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N15
dffeas \rd[15] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[15]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[15] .is_wysiwyg = "true";
defparam \rd[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \S_DQ[3]~input (
	.i(S_DQ[3]),
	.ibar(gnd),
	.o(\S_DQ[3]~input_o ));
// synopsys translate_off
defparam \S_DQ[3]~input .bus_hold = "false";
defparam \S_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \ram_ctrl|rdata[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[3] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneive_lcell_comb \rd[19]~feeder (
// Equation(s):
// \rd[19]~feeder_combout  = \ram_ctrl|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [3]),
	.cin(gnd),
	.combout(\rd[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \rd[19]~feeder .lut_mask = 16'hFF00;
defparam \rd[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \rd[19] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\rd[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[19]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[19] .is_wysiwyg = "true";
defparam \rd[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N14
cycloneive_lcell_comb \led~11 (
// Equation(s):
// \led~11_combout  = (\Equal3~0_combout  & ((rd[19]) # ((\Equal2~0_combout  & rd[15])))) # (!\Equal3~0_combout  & (\Equal2~0_combout  & (rd[15])))

	.dataa(\Equal3~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(rd[15]),
	.datad(rd[19]),
	.cin(gnd),
	.combout(\led~11_combout ),
	.cout());
// synopsys translate_off
defparam \led~11 .lut_mask = 16'hEAC0;
defparam \led~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneive_lcell_comb \ram_ctrl|rmem[3]~feeder (
// Equation(s):
// \ram_ctrl|rmem[3]~feeder_combout  = \ram_ctrl|rdata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [3]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \ram_ctrl|rmem[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[3] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \rd[3] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[3] .is_wysiwyg = "true";
defparam \rd[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \S_DQ[7]~input (
	.i(S_DQ[7]),
	.ibar(gnd),
	.o(\S_DQ[7]~input_o ));
// synopsys translate_off
defparam \S_DQ[7]~input .bus_hold = "false";
defparam \S_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \ram_ctrl|rdata[7] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\S_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[7] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \ram_ctrl|rmem[7] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[7] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N19
dffeas \rd[7] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[7] .is_wysiwyg = "true";
defparam \rd[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \S_DQ[11]~input (
	.i(S_DQ[11]),
	.ibar(gnd),
	.o(\S_DQ[11]~input_o ));
// synopsys translate_off
defparam \S_DQ[11]~input .bus_hold = "false";
defparam \S_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N24
cycloneive_lcell_comb \ram_ctrl|rdata[11]~feeder (
// Equation(s):
// \ram_ctrl|rdata[11]~feeder_combout  = \S_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\ram_ctrl|rdata[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rdata[11]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rdata[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \ram_ctrl|rdata[11] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rdata[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rdata[11] .is_wysiwyg = "true";
defparam \ram_ctrl|rdata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y4_N30
cycloneive_lcell_comb \ram_ctrl|rmem[11]~feeder (
// Equation(s):
// \ram_ctrl|rmem[11]~feeder_combout  = \ram_ctrl|rdata [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_ctrl|rdata [11]),
	.cin(gnd),
	.combout(\ram_ctrl|rmem[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_ctrl|rmem[11]~feeder .lut_mask = 16'hFF00;
defparam \ram_ctrl|rmem[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \ram_ctrl|rmem[11] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_ctrl|rmem[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_ctrl|rmem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_ctrl|rmem[11] .is_wysiwyg = "true";
defparam \ram_ctrl|rmem[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \rd[11] (
	.clk(\altpll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_ctrl|rmem [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rd[11]),
	.prn(vcc));
// synopsys translate_off
defparam \rd[11] .is_wysiwyg = "true";
defparam \rd[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
cycloneive_lcell_comb \led~10 (
// Equation(s):
// \led~10_combout  = (\Equal1~0_combout  & ((rd[11]) # ((\Equal0~0_combout  & rd[7])))) # (!\Equal1~0_combout  & (\Equal0~0_combout  & (rd[7])))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(rd[7]),
	.datad(rd[11]),
	.cin(gnd),
	.combout(\led~10_combout ),
	.cout());
// synopsys translate_off
defparam \led~10 .lut_mask = 16'hEAC0;
defparam \led~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneive_lcell_comb \led~12 (
// Equation(s):
// \led~12_combout  = (\led~11_combout ) # ((\led~10_combout ) # ((\led~2_combout  & rd[3])))

	.dataa(\led~2_combout ),
	.datab(\led~11_combout ),
	.datac(rd[3]),
	.datad(\led~10_combout ),
	.cin(gnd),
	.combout(\led~12_combout ),
	.cout());
// synopsys translate_off
defparam \led~12 .lut_mask = 16'hFFEC;
defparam \led~12 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
