<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>RegIf &mdash; SpinalHDL  文档</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/copybutton.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/gh-fork-ribbon.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/spinaldoc.css" type="text/css" />
    <link rel="shortcut icon" href="../../_static/logo3_32x32.png"/>
    <link rel="canonical" href="https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Libraries/regIf.html" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/clipboard.min.js"></script>
        <script src="../../_static/copybutton.js"></script>
        <script src="../../_static/translations.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js"></script>
        <script src="../../_static/dialog.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="总线" href="Bus/index.html" />
    <link rel="prev" title="二进制系统" href="binarySystem.html" />
     
    <!-- source/_templates/layout.html -->
    
    
    

</head>

<body class="wy-body-for-nav">
     
    
    
    
    <div class="div-svg-github-corner github-corner-abs">
    <a href="https://github.com/SpinalHDL/SpinalDoc-RTD/blob/master/source/SpinalHDL/Libraries/regIf.rst" class="github-corner github-fork-ribbon" aria-label="Edit on GitHub" data-ribbon="Edit on GitHub" title="Edit on GitHub">
      <object id="svg-github-corner" data="../../_static/github-corner-right.svg" class="svg-github-corner github-corner-abs" width="80" height="80"></object>
    </a>
    </div>
    
    
    

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            SpinalHDL
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Foreword/index.html">前言</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Foreword/index.html#why-moving-away-from-traditional-hdl">为什么要放弃传统的 HDL</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#vhdl-verilog-aren-t-hardware-description-languages">VHDL/Verilog 不是硬件描述语言</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#event-driven-paradigm-doesn-t-make-any-sense-for-rtl">事件驱动范式对于 RTL 没有任何意义</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#recent-revisions-of-vhdl-and-verilog-aren-t-usable">VHDL 和 Verilog 的最新版本不可用</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#vhdl-records-verilog-struct-are-broken-systemverilog-is-good-on-this-if-you-can-use-it">VHDL 结构记录（record），Verilog 结构（struct）已经破碎（SystemVerilog 在这方面很好，如果您可以使用它）</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#vhdl-and-verilog-are-so-verbose">VHDL 和 Verilog 太冗长了</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Foreword/index.html#meta-hardware-description-capabilities">元硬件描述能力</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Introduction/index.html">简介</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/SpinalHDL.html">关于 SpinalHDL</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/SpinalHDL.html#what-is-spinalhdl">什么是SpinalHDL？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/SpinalHDL.html#what-spinalhdl-is-not">SpinalHDL 不是什么</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/SpinalHDL.html#the-spinal-development-flow">Spinal开发流程</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/SpinalHDL.html#advantages-of-using-spinalhdl-over-vhdl-verilog">SpinalHDL 相对于 VHDL / Verilog 的优势</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/A%20simple%20example.html">一个简单的例子</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/A%20simple%20example.html#component">Component</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/A%20simple%20example.html#ports">端口</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/A%20simple%20example.html#internal-logic">内部逻辑</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/Projects%20using%20SpinalHDL.html">使用 SpinalHDL 的项目</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/Projects%20using%20SpinalHDL.html#repositories">仓库</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/Projects%20using%20SpinalHDL.html#companies">公司</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/Projects%20using%20SpinalHDL.html#universities">大学</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/Getting%20in%20touch.html">联系方式</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/License.html">许可证</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/Contributing.html">贡献</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/faq.html">常见问题</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#what-is-the-overhead-of-spinalhdl-generated-rtl-compared-to-human-written-vhdl-verilog">与人工编写的 VHDL/Verilog 相比，SpinalHDL 生成的 RTL 的开销是多少？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#what-if-spinalhdl-becomes-unsupported-in-the-future">如果 SpinalHDL 将来没有支持了怎么办？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#does-spinalhdl-keep-comments-in-generated-vhdl-verilog">SpinalHDL 是否在生成的 VHDL/Verilog 中保留注释？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#could-spinalhdl-scale-up-to-big-projects">SpinalHDL 可以扩展到大型项目吗？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#how-spinalhdl-came-to-be">SpinalHDL 是如何诞生的</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#why-develop-a-new-language-when-there-is-vhdl-verilog-systemverilog">既然有了VHDL/Verilog/SystemVerilog，为什么还要开发新的语言呢？</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Introduction/faq.html#how-to-use-an-unreleased-version-of-spinalhdl-but-committed-on-git">如何使用 SpinalHDL 的未发布版本（但在 git 上提交）？</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/Other%20learning%20materials.html">其他学习资料</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Getting%20Started/index.html">入门</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html">安装和设置</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#required-recommended-tools">必需/推荐的工具</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#linux-installation">Linux安装</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#mac-os-x-installation">Mac OS X 安装</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#windows-installation">Windows安装</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#msys2-verilator-for-simulation">用于仿真的 MSYS2 verilator工具</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#msys2-for-formal-verification">用 MSYS2 实施形式化验证</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#oci-container">OCI容器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#installing-sbt-in-an-internet-free-linux-environment">在无网络的 Linux 环境中安装 SBT</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#create-a-first-spinalhdl-project">创建第一个 SpinalHDL 项目</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#the-directory-structure-of-a-project">项目的目录结构</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Install%20and%20setup.html#using-spinal-on-spinalhdl-code">在 SpinalHDL 代码中使用 Spinal</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/SBT.html">在 CLI （命令行）中结合 SBT 使用 Spinal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/VSCodium.html">在 VSCodium 中使用 Spinal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/IntelliJ.html">从 IntelliJ IDEA 使用 Spinal</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/index.html">Scala 使用指南</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html">基础内容</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#types">类型</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#variables">变量</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#functions">函数</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#object">对象（Object）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#entry-point-main">入口点（main）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#class">类</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/basics.html#templates-type-parameterization">模板/类型参数化</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/coding_conventions.html">编码规范</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/coding_conventions.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/coding_conventions.html#class-vs-case-class">类与样例类</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html">交互</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#how-spinalhdl-works-behind-the-api">SpinalHDL 在 API 隐藏后的工作原理</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#everything-is-a-reference">一切都是引用</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#hardware-types">硬件类型</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#names-of-signals-in-the-generated-rtl">生成的 RTL 中的信号名称</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#scala-is-for-elaboration-spinalhdl-for-hardware-description">Scala 用于实例细化，SpinalHDL 用于硬件描述</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/interaction.html#scala-elaboration-capabilities-if-for-functional-programming">Scala 实例细化能力（if、for、函数式编程）</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/index.html#id1">Scala 使用指南</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Scala%20Guide/index.html#introduction">简介</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/index.html">VHDL 用户入门</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html">与VHDL对比</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#process">过程（Process）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#implicit-vs-explicit-definitions">隐式与显式定义对比</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#clock-domains">时钟域</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#component-s-internal-organization">组件的内部组织方式</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#safety">安全性</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#functions-and-procedures">功能与流程</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#buses-and-interfaces">总线和接口</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#signal-declaration">信号声明</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#component-instantiation">组件实例化</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#casting">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#resizing">调整位宽</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#parameterization">参数化</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_comp.html#meta-hardware-description">元硬件描述</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html">VHDL 等效语法</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#entity-and-architecture">实体和架构</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#data-types">数据类型</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#signal">信号</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#assignments">赋值</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#literals">字面量（Literals）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#registers">寄存器</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Getting%20Started/Help%20for%20VHDL%20people/vhdl_perspective.html#process-blocks">过程块</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Getting%20Started/Cheatsheets/index.html">快速参考</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Cheatsheets/core.html">Core</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Cheatsheets/lib.html">Lib</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Getting%20Started/Cheatsheets/symbolic.html">Symbolic</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Data%20types/index.html">数据类型</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/bool.html">Bool</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bool.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bool.html#declaration">声明</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bool.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#logic">逻辑运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#edge-detection">边缘检测</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#misc">杂项</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bool.html#maskedboolean">掩码布尔值</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/bits.html">位</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bits.html#declaration">声明</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bits.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bits.html#logic">逻辑运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bits.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bits.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bits.html#bit-extraction">位提取</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bits.html#misc">杂项</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bits.html#maskedliteral">掩码字面量</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/Int.html">UInt/SInt</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Int.html#declaration">声明</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Int.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#logic">逻辑运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#arithmetic">算术运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#bit-extraction">位提取</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#misc">杂项</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Int.html#fixpoint-operations">定点小数操作</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#lower-bit-operations">低位运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#high-bit-operations">高位操作</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Int.html#fixto-function">fixTo 函数</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/enum.html">SpinalEnum</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/enum.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/enum.html#declaration">声明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/enum.html#encoding">编码</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/enum.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/enum.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/enum.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/enum.html#types">类型</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/enum.html#type-cast">类型转换</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/bundle.html">Bundle</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bundle.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bundle.html#declaration">声明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#conditional-signals">条件信号</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bundle.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#convert-bits-back-to-bundle">将位转换回线束</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/bundle.html#io-element-direction">IO元件方向</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#in-out">in/out</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/bundle.html#master-slave">master/slave</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/Vec.html">Vec</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Vec.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Vec.html#declaration">声明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Vec.html#examples">示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Vec.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Vec.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Vec.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Vec.html#misc">杂项</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Vec.html#lib-helper-functions">库辅助函数</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/Fix.html">UFix/SFix</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Fix.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Fix.html#declaration">声明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#unsigned-fixed-point">无符号定点小数</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#signed-fixed-point">有符号定点小数</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#format">格式</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#examples">示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Fix.html#assignments">赋值</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#valid-assignments">有效赋值</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#from-a-scala-constant">来自 Scala 常量</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Fix.html#raw-value">原始值</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#id2">示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Fix.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#arithmetic">算术运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#comparison">比较运算</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#type-cast">类型转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Fix.html#misc">杂项</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/Floating.html">浮点小数</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Floating.html#description">描述</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Floating.html#ieee-754-floating-format">IEEE-754 浮点小数格式</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Floating.html#recoded-floating-format">重新编码的浮动小数格式</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Floating.html#declaration">声明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Floating.html#ieee-754-number">IEEE-754 编码数</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Floating.html#recoded-floating-point-number">重新编码的浮点数</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/Floating.html#operators">运算符</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Data%20types/Floating.html#type-cast">类型转换</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Data%20types/AFix.html">AFix</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#declaration">声明</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#mathematical-operations">数学运算</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#inequality-operations">不等式运算</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#bitshifting">位移操作</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#saturation-and-rounding">饱和与舍入</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Data%20types/AFix.html#assignment">赋值</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Structuring/index.html">结构设计</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/components_hierarchy.html">组件和层次结构</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/components_hierarchy.html#input-output-definition">输入/输出定义</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/components_hierarchy.html#pruned-signals">裁剪信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/components_hierarchy.html#parametrized-hardware-generic-in-vhdl-parameter-in-verilog">参数化硬件（VHDL 中的“Generic”，Verilog 中的“Parameter”）</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/components_hierarchy.html#synthesized-component-names">综合后组件名称</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/area.html">Area</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/function.html">函数</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/function.html#rgb-to-gray">RGB信号转灰度信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/function.html#valid-ready-payload-bus">Valid Ready Payload 总线</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/clock_domain.html">时钟域</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/clock_domain.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/clock_domain.html#instantiation">实例化</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#configuration">配置</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#internal-clock">内部时钟</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#external-clock">外部时钟</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#signal-priorities-in-hdl-generation">生成 HDL 时的信号优先级</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#context">语境</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/clock_domain.html#clock-domain-crossing">跨时钟域设计</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/clock_domain.html#special-clocking-areas">特殊计时逻辑区</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#slow-area">慢时钟逻辑区</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#bootreset">启动复位</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#resetarea">复位时钟域</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/clock_domain.html#clockenablearea">时钟使能逻辑区</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/blackbox.html">实例化 VHDL 和 Verilog IP</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#description">描述</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#defining-an-blackbox">定义一个黑盒</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#generics">泛型</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#instantiating-a-blackbox">实例化黑盒</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#clock-and-reset-mapping">时钟和复位信号的映射</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#io-prefix">io前缀</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#rename-all-io-of-a-blackbox">重命名黑盒中的所有io</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#add-rtl-source">添加 RTL 源</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/blackbox.html#vhdl-no-numeric-type">VHDL - 无数值类型</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/naming.html">保留名称的方法</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#nameable-base-class">Nameable 基类</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#name-extraction-from-scala">从 Scala 中提取名称</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#area-in-a-component">组件中的区域</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#area-in-a-function">函数中的逻辑区</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#composite-in-a-function">函数中的复合区（Composite）</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#composite-chains">复合区级联链</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#composite-in-a-bundle-s-function">在一个线束（Bundle）的函数中的复合区</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/naming.html#unamed-signal-handling">未命名信号处理</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/naming.html#verilog-expression-splitting">Verilog 表达式分割</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/naming.html#verilog-long-expression-splitting">Verilog 长表达式分割</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/naming.html#when-statement-condition">When 语句条件</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Structuring/naming.html#in-last-resort">最后一招</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Structuring/parametrization.html">参数化</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/parametrization.html#elaboration-time-parameters">实例细化时参数</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Structuring/parametrization.html#optional-hardware">可选硬件</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Semantic/index.html">语义</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/assignments.html">赋值</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/assignments.html#width-checking">位宽检查</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/assignments.html#combinatorial-loops">组合逻辑环(Combinatorial loops)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/assignments.html#combinit">CombInit</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/when_switch.html">When/Switch/Mux</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/when_switch.html#when">When</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/when_switch.html#switch">Switch</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Semantic/when_switch.html#example">示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Semantic/when_switch.html#additional-options">其他选项</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/when_switch.html#local-declaration">本地声明</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/when_switch.html#mux">Mux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/when_switch.html#bitwise-selection">按位选择</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Semantic/when_switch.html#id1">示例</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Semantic/rules.html">规则</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/rules.html#concurrency">并发</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/rules.html#last-valid-assignment-wins">最后有效赋值生效</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Semantic/rules.html#signal-and-register-interactions-with-scala-oop-reference-functions">信号和寄存器与 Scala 语言的协作（OOP 引用 + 函数）</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Sequential%20logic/index.html">时序逻辑</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Sequential%20logic/registers.html">寄存器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/registers.html#instantiation">实例化</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/registers.html#reset-value">复位值</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/registers.html#initialization-value-for-simulation-purposes">用于仿真目的的初始化值</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/registers.html#register-vectors">寄存器组</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/registers.html#transforming-a-wire-into-a-register">将线缆/信号转换为寄存器</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Sequential%20logic/memory.html">RAM/ROM存储器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/memory.html#synchronous-enable-quirk">同步使能注意事项</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/memory.html#read-under-write-policy">写入时读取策略</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/memory.html#mixed-width-ram">混合位宽存储器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Sequential%20logic/memory.html#automatic-blackboxing">自动黑盒化</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Sequential%20logic/memory.html#blackboxing-policy">黑盒策略</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Sequential%20logic/memory.html#standard-memory-blackboxes">标准存储器黑盒</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Design%20errors/index.html">设计错误</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/assignment_overlap.html">赋值覆盖(Assignment overlap)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/assignment_overlap.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/assignment_overlap.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html">跨时钟域违例(Clock crossing violation)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html#example">示例</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html#crossclockdomain-tag">crossClockDomain标签</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html#setsynchronouswith">setSynchronousWith</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Design%20errors/clock_crossing_violation.html#buffercc">BufferCC</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/combinatorial_loop.html">组合逻辑环(Combinatorial loop)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/combinatorial_loop.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/combinatorial_loop.html#example">示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/combinatorial_loop.html#false-positives">误报</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/hierarchy_violation.html">层次违例(Hierarchy violation)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/hierarchy_violation.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/hierarchy_violation.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/iobundle.html">IO线束</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/iobundle.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/iobundle.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/latch_detected.html">锁存器检测(Latch detected)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/latch_detected.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/latch_detected.html#example">示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/latch_detected.html#due-to-mux">因多路复用器产生的错误</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/no_driver_on.html">无驱动检测(No driver on)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/no_driver_on.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/no_driver_on.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/nullpointerexception.html">空指针异常(NullPointerException)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/nullpointerexception.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/nullpointerexception.html#example">示例</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Design%20errors/nullpointerexception.html#issue-explanation">问题说明</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/out_of_range_constant.html">超出范围的常数(Out of Range Constant)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/out_of_range_constant.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/out_of_range_constant.html#example">示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/out_of_range_constant.html#specifying-exceptions">特殊情况</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/register_defined_as_component_input.html">定义为组件输入的寄存器(Register defined as component input)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/register_defined_as_component_input.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/register_defined_as_component_input.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/scope_violation.html">作用域违例(Scope violation)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/scope_violation.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/scope_violation.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/spinal_cant_clone.html">Spinal无法克隆类(Spinal can’t clone class)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/spinal_cant_clone.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/spinal_cant_clone.html#example-1">例子1</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/spinal_cant_clone.html#example-2">例子2</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/unassigned_register.html">未赋值的寄存器(Unassigned register)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/unassigned_register.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/unassigned_register.html#example">示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/unassigned_register.html#register-with-only-init">只有初始化(init)的寄存器</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/unreachable_is_statement.html">无法访问的is语句(Unreachable is statement)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/unreachable_is_statement.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/unreachable_is_statement.html#example">示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Design%20errors/width_mismatch.html">位宽不匹配(Width mismatch)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/width_mismatch.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/width_mismatch.html#assignment-example">赋值示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Design%20errors/width_mismatch.html#operator-example">运算操作示例</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Other%20language%20features/index.html">其他语言功能</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/utils.html">实用工具</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/utils.html#general">介绍</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/utils.html#cat">Cat</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/utils.html#cloning-hardware-datatypes">克隆硬件数据类型</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/utils.html#passing-a-datatype-as-construction-parameter">将数据类型作为构造函数参数传递</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/utils.html#the-old-way">老办法</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/utils.html#the-safe-way">安全的方法</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/utils.html#frequency-and-time">频率和时间</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/utils.html#binary-prefix">二进制前缀</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/stub.html">存根（Stub）</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/assertion.html">Assertions</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/report.html">Report</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/scope_property.html">ScopeProperty</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/analog_inout.html">模拟信号和输入输出</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/analog_inout.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/analog_inout.html#analog">模拟信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/analog_inout.html#inout">输入/出</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/analog_inout.html#inoutwrapper">输入/出包装器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/analog_inout.html#manually-driving-analog-bundles">手动驱动模拟线束</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html">VHDL 和 Verilog 生成</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#generate-vhdl-and-verilog-from-a-spinalhdl-component">从 SpinalHDL 组件生成 VHDL 和 Verilog</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#parametrization-from-scala">Scala 的参数化</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#parametrization-from-shell">来自 shell 的参数化</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#generated-vhdl-and-verilog">生成的 VHDL 和 Verilog</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#organization">组织</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#combinational-logic">组合逻辑</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#sequential-logic">时序逻辑</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Other%20language%20features/vhdl_generation.html#vhdl-and-verilog-attributes">VHDL 和 Verilog 属性</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">模块库</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="utils.html">实用工具</a><ul>
<li class="toctree-l3"><a class="reference internal" href="utils.html#state-less-utilities">免状态工具</a></li>
<li class="toctree-l3"><a class="reference internal" href="utils.html#state-full-utilities">全状态工具</a><ul>
<li class="toctree-l4"><a class="reference internal" href="utils.html#counter">计数器</a></li>
<li class="toctree-l4"><a class="reference internal" href="utils.html#timeout">超时</a></li>
<li class="toctree-l4"><a class="reference internal" href="utils.html#resetctrl">复位控制</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="utils.html#special-utilities">特殊工具</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="stream.html">Stream</a><ul>
<li class="toctree-l3"><a class="reference internal" href="stream.html#specification">规范</a></li>
<li class="toctree-l3"><a class="reference internal" href="stream.html#semantics">语义</a></li>
<li class="toctree-l3"><a class="reference internal" href="stream.html#functions">函数</a></li>
<li class="toctree-l3"><a class="reference internal" href="stream.html#utils">实用工具</a><ul>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamfifo">StreamFifo</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamfifocc">StreamFifoCC</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamccbytoggle">StreamCCByToggle</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamwidthadapter">StreamWidthAdapter（反压流位宽适应器）</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamarbiter">StreamArbiter（反压流仲裁器）</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamjoin">StreamJoin</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamfork">StreamFork</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streammux">StreamMux</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamdemux">StreamDemux</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamdispatchersequencial">StreamDispatcherSequencial</a></li>
<li class="toctree-l4"><a class="reference internal" href="stream.html#streamtransactionextender">StreamTransactionExtender</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="stream.html#simulation-support">仿真支持</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="flow.html">Flow</a><ul>
<li class="toctree-l3"><a class="reference internal" href="flow.html#specification">规范</a></li>
<li class="toctree-l3"><a class="reference internal" href="flow.html#functions">函数</a></li>
<li class="toctree-l3"><a class="reference internal" href="flow.html#code-example">代码示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="flow.html#simulation-support">仿真支持</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="fragment.html">Fragment</a><ul>
<li class="toctree-l3"><a class="reference internal" href="fragment.html#specification">规范</a></li>
<li class="toctree-l3"><a class="reference internal" href="fragment.html#functions">函数</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="fsm.html">状态机</a><ul>
<li class="toctree-l3"><a class="reference internal" href="fsm.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="fsm.html#statemachine">StateMachine</a><ul>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#entry-point">入口点</a></li>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#transitions">转换</a></li>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#state-encoding">状态编码</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="fsm.html#states">状态</a><ul>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#statedelay">StateDelay（状态延迟）</a></li>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#statefsm">StateFsm</a></li>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#stateparallelfsm">StateParallelFsm</a></li>
<li class="toctree-l4"><a class="reference internal" href="fsm.html#notes-about-the-entry-state">关于入口状态的注释</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="vexriscv.html">VexRiscv（RV32IM CPU）</a></li>
<li class="toctree-l2"><a class="reference internal" href="bus_slave_factory.html">总线从端生成器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="bus_slave_factory.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="bus_slave_factory.html#functionality">功能</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="fiber.html">纤程框架</a><ul>
<li class="toctree-l3"><a class="reference internal" href="fiber.html#simple-dummy-example">简单的示例</a></li>
<li class="toctree-l3"><a class="reference internal" href="fiber.html#handle-t">Handle[T]</a><ul>
<li class="toctree-l4"><a class="reference internal" href="fiber.html#soon-handle">soon(handle)</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="binarySystem.html">二进制系统</a><ul>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#specification">规范</a></li>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#string-to-int-long-bigint">String转为Int/Long/BigInt</a></li>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#int-long-bigint-to-string">Int/Long/BigInt转为String</a></li>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#int-long-bigint-to-binary-list">Int/Long/BigInt转为二进制列表</a></li>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#binary-list-to-int-long-bigint">二进制列表转为Int/Long/BigInt</a></li>
<li class="toctree-l3"><a class="reference internal" href="binarySystem.html#bigint-enricher">BigInt放大器</a></li>
</ul>
</li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">RegIf</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#automatic-allocation">自动分配</a></li>
<li class="toctree-l3"><a class="reference internal" href="#access-types">28种访问类型</a></li>
<li class="toctree-l3"><a class="reference internal" href="#automatic-documentation-generation">自动生成文档</a></li>
<li class="toctree-l3"><a class="reference internal" href="#special-access-usage">特殊访问用途</a></li>
<li class="toctree-l3"><a class="reference internal" href="#byte-mask">字节掩码</a></li>
<li class="toctree-l3"><a class="reference internal" href="#typical-example">典型例子</a></li>
<li class="toctree-l3"><a class="reference internal" href="#interrupt-factory">中断生成器</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#ip-level-interrupt-factory">IP级中断生成器</a></li>
<li class="toctree-l4"><a class="reference internal" href="#sys-level-interrupt-merge">SYS级中断合并</a></li>
<li class="toctree-l4"><a class="reference internal" href="#spinal-factory">Spinal的生成器</a></li>
<li class="toctree-l4"><a class="reference internal" href="#example">示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#defaultreadvalue">默认读取值</a></li>
<li class="toctree-l3"><a class="reference internal" href="#developers-area">开发者区域</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Bus/index.html">总线</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Bus/amba3/ahblite3.html">AHB-Lite3</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba3/ahblite3.html#configuration-and-instanciation">配置和实例化</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba3/ahblite3.html#variations">变体</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Bus/amba3/apb3.html">Apb3</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba3/apb3.html#configuration-and-instanciation">配置和实例化</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba3/apb3.html#functions-and-operators">函数和运算符</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Bus/amba4/axi4.html">Axi4</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba4/axi4.html#configuration-and-instanciation">配置和实例化</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba4/axi4.html#variations">变体</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/amba4/axi4.html#functions-and-operators">函数和运算符</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Bus/avalon/avalonmm.html">AvalonMM</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/avalon/avalonmm.html#configuration-and-instanciation">配置和实例化</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Bus/tilelink/tilelink.html">Tilelink</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink.html#configuration-and-instanciation">配置和实例化</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html">tilelink.fabric.Node</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html#example-toplevel">顶层示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html#example-gpiofiber">GPIOFiber示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html#example-ramfiber">RamFiber示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html#example-cpufiber">CpuFiber示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="Bus/tilelink/tilelink_fabric.html#example-widthadapter">位宽适配器(WidthAdapter)示例</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Com/index.html">通信接口</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Com/spiXdr.html">SPI XDR</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Com/spiXdr.html#configuration">配置</a></li>
<li class="toctree-l4"><a class="reference internal" href="Com/spiXdr.html#software-driver">软件驱动</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Com/uart.html">串口</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Com/uart.html#bus-definition">总线定义</a></li>
<li class="toctree-l4"><a class="reference internal" href="Com/uart.html#uartctrl">UartCtrl</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Com/usb_device.html">USB设备</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Com/usb_device.html#architecture">架构</a></li>
<li class="toctree-l4"><a class="reference internal" href="Com/usb_device.html#registers">寄存器</a></li>
<li class="toctree-l4"><a class="reference internal" href="Com/usb_device.html#descriptors">描述符</a></li>
<li class="toctree-l4"><a class="reference internal" href="Com/usb_device.html#usage">用法</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Com/usb_ohci.html">USB OHCI</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Com/usb_ohci.html#usage">用法</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="IO/index.html">IO口</a><ul>
<li class="toctree-l3"><a class="reference internal" href="IO/readableOpenDrain.html">可读开漏IO(ReadableOpenDrain)</a></li>
<li class="toctree-l3"><a class="reference internal" href="IO/tristate.html">三态</a><ul>
<li class="toctree-l4"><a class="reference internal" href="IO/tristate.html#id1">三态</a></li>
<li class="toctree-l4"><a class="reference internal" href="IO/tristate.html#tristatearray">三态阵列</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Graphics/index.html">图形</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Graphics/colors.html">颜色</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Graphics/colors.html#rgb">RGB</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Graphics/vga.html">VGA</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Graphics/vga.html#vga-bus">VGA总线</a></li>
<li class="toctree-l4"><a class="reference internal" href="Graphics/vga.html#vga-timings">VGA时序</a></li>
<li class="toctree-l4"><a class="reference internal" href="Graphics/vga.html#vga-controller">VGA控制器</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="EDA/index.html">自动设计工具(EDA)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="EDA/altera/qsysify.html">QSysify</a><ul>
<li class="toctree-l4"><a class="reference internal" href="EDA/altera/qsysify.html#example">示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="EDA/altera/qsysify.html#tags">标签</a></li>
<li class="toctree-l4"><a class="reference internal" href="EDA/altera/qsysify.html#adding-new-interface-support">添加新的接口支持</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="EDA/altera/quartus_flow.html">QuartusFlow</a><ul>
<li class="toctree-l4"><a class="reference internal" href="EDA/altera/quartus_flow.html#for-a-single-rtl-file">对于单个rtl文件</a></li>
<li class="toctree-l4"><a class="reference internal" href="EDA/altera/quartus_flow.html#for-an-existing-project">对于一个现有项目</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Pipeline/index.html">Pipeline</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html">简介</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#simple-example">简单示例</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#payload">Payload</a></li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#node">Node</a></li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#links">Links</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#directlink">DirectLink</a></li>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#stagelink">StageLink</a></li>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#s2mlink">S2mLink</a></li>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#ctrllink">CtrlLink</a></li>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#other-links">其他链接</a></li>
<li class="toctree-l4"><a class="reference internal" href="Pipeline/introduction.html#your-custom-link">您的自定义链接</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#builder">Builder</a></li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#composability">组合能力（Composability）</a></li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#retiming-variable-lenth">重定时/可变长度</a></li>
<li class="toctree-l3"><a class="reference internal" href="Pipeline/introduction.html#simple-cpu-example">简单的CPU示例</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="Misc/index.html">杂项</a><ul>
<li class="toctree-l3"><a class="reference internal" href="Misc/PLIC/plic_mapper.html">Plic映射器</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Misc/PLIC/plic_mapper.html#plicmapper-apply"><code class="docutils literal notranslate"><span class="pre">PlicMapper.apply</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="Misc/PLIC/plic_mapper.html#plicmapping-sifive"><code class="docutils literal notranslate"><span class="pre">PlicMapping.sifive</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="Misc/PLIC/plic_mapper.html#plicmapping-light"><code class="docutils literal notranslate"><span class="pre">PlicMapping.light</span></code></a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="Misc/service_plugin.html">插件</a><ul>
<li class="toctree-l4"><a class="reference internal" href="Misc/service_plugin.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="Misc/service_plugin.html#execution-order">执行顺序</a></li>
<li class="toctree-l4"><a class="reference internal" href="Misc/service_plugin.html#simple-example">简单示例</a></li>
<li class="toctree-l4"><a class="reference internal" href="Misc/service_plugin.html#interlocking-ordering">联锁/排序</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Simulation/index.html">仿真</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/install/index.html">用于仿真的 SBT 设置</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/install/index.html#backend-dependent-installation-instructions">后台依赖的安装说明</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Simulation/install/GHDL.html">GHDL 的设置和安装</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Simulation/install/Icarus%20Verilog.html">Icarus Verilog 的设置和安装</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Simulation/install/VCS.html">VCS 仿真配置</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Simulation/install/Verilator.html">Verilator 的设置和安装</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/bootstraps.html">启动仿真器</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/bootstraps.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/bootstraps.html#configuration">配置</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/bootstraps.html#running-multiple-tests-on-the-same-hardware">在同一硬件上运行多个测试</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/bootstraps.html#throw-success-or-failure-of-the-simulation-from-a-thread">从线程中抛出仿真成功或失败结果</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/bootstraps.html#capturing-wave-for-a-given-window-before-failure">在失败之前捕获给定时间窗内的波形</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/signal.html">仿真过程中访问信号</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/signal.html#read-and-write-signals">读写信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/signal.html#accessing-signals-inside-the-component-s-hierarchy">访问组件层次结构内部的信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/signal.html#load-and-store-of-memory-in-simulation">仿真中内存的加载和存储</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/clock.html">时钟域</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/clock.html#stimulus-api">激励函数API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/clock.html#wait-api">等待相关API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/clock.html#callback-api">回调函数API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/clock.html#default-clockdomain">默认时钟域</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/clock.html#new-clockdomain">新时钟域</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/threadFull.html">全线程API</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/threadFull.html#fork-and-join-simulation-threads">分裂和合并仿真线程</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/threadFull.html#sleep-and-waituntil">休眠和等待</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/threadLess.html">无线程API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/sensitive.html">敏感API</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/simulator_specifics.html">仿真器的具体细节</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/simulator_specifics.html#how-spinalhdl-simulates-the-hardware-with-verilator-backend">SpinalHDL 如何使用 Verilator 后端进行硬件仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/simulator_specifics.html#how-spinalhdl-simulates-the-hardware-with-ghdl-icarus-verilog-backend">SpinalHDL 如何使用 GHDL/Icarus Verilog 后端进行硬件仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/simulator_specifics.html#how-spinalhdl-simulates-the-hardware-with-synopsys-vcs-backend">SpinalHDL 如何使用 Synopsys VCS 后端进行硬件仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/simulator_specifics.html#how-spinalhdl-simulates-the-hardware-with-xilinx-xsim-backend">SpinalHDL 如何使用 Xilinx XSim 后端进行硬件仿真</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/simulator_specifics.html#performance">性能</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/engine.html">仿真引擎</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Simulation/examples/index.html">示例</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/asynchronous.html">异步加法器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/dual_clock_fifo.html">双时钟域FIFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/single_clock_fifo.html">单时钟域FIFO</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/synchronous.html">同步加法器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/uart_decoder.html">串口解码器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Simulation/examples/uart_encoder.html">串口编码器</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Formal%20verification/index.html">形式化验证</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#general">介绍</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#formal-backend">形式化验证后端</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#installing-requirements">安装要求</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#example">示例</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#external-assertions">外部断言</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#internal-assertions">内部断言</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#external-stimulus">外部激励</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#more-assertions-past">更多关于断言/past（以前某个时钟内的状态）的例子</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#assuming-memory-content">假设内存中的内容</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#utilities-and-primitives">实用工具和原语</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#assertions-clock-reset">断言/时钟/复位</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#specifying-the-initial-value-of-a-signal">指定信号的初始值</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#specifying-a-initial-assumption">指定初始假设</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#memory-content-mem">内存内容（Mem）检查</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#specifying-assertion-in-the-reset-scope">在复位的时候进行断言检查，可以这样做</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#formal-primitives">形式化验证的原语</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#limitations">局限性</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Formal%20verification/index.html#naming-polices">命名策略</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#for-component">对于组件</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Formal%20verification/index.html#for-interfaces-implement-imasterslave">对于实现 IMasterSlave的接口</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Examples/index.html">示例</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Simple%20ones/index.html">简单示例</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/apb3.html">APB3定义</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/apb3.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/apb3.html#specification">规范</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/apb3.html#implementation">实现</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/apb3.html#usage">用法</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/carry_adder.html">进位加法器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/color_summing.html">颜色求和</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/counter_with_clear.html">带清零的计数器</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/pll_resetctrl.html">锁相环黑盒和复位控制器</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/pll_resetctrl.html#the-pll-blackbox-definition">PLL BlackBox定义</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Simple%20ones/pll_resetctrl.html#toplevel-definition">TopLevel定义</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/rgb_to_gray.html">RGB信号转灰度信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Simple%20ones/sinus_rom.html">正弦rom</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Intermediates%20ones/index.html">中级示例</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html">分形计算器</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html#specification">规范</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html#elaboration-parameters-generics">细化参数（泛型）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html#bundle-definition">Bundle定义</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/fractal.html#component-implementation">组件实现</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html">串口</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#specification">规范</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#data-structures">数据结构</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#implementation">实现</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#simple-usage">简单应用</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#example-with-test-bench">带TestBench的例子</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/uart.html#bonus-having-fun-with-stream">额外奖励：享受 Stream 带来的乐趣</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Intermediates%20ones/vga.html">VGA</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/vga.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/vga.html#data-structures">数据结构</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Intermediates%20ones/vga.html#vga-controller">VGA控制器</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Examples/Advanced%20ones/index.html">高级示例</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html">JTAG TAP</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#jtag-bus">JTAG总线</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#jtag-state-machine">JTAG状态机</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#id1">JTAG TAP</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#jtag-instructions">Jtag指令</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#user-friendly-wrapper">用户友好型包装</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/jtag.html#usage-demonstration">使用演示</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced%20ones/memory_mapped_uart.html">内存映射UART</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/memory_mapped_uart.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/memory_mapped_uart.html#specification">规范</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/memory_mapped_uart.html#implementation">实现</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced%20ones/pinesec.html">Pinesec</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced%20ones/slots.html">插槽(Slots)</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/slots.html#introduction">简介</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Examples/Advanced%20ones/timer.html">计时器</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/timer.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/timer.html#id2">计时器</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Examples/Advanced%20ones/timer.html#bridging-function">桥接函数</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Examples/index.html#getting-started">入门</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Legacy/index.html">历史遗留</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Legacy/riscv.html">RiscV</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/riscv.html#features">特性</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/riscv.html#base-fpga-project">基础FPGA项目</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/riscv.html#how-to-generate-the-cpu-vhdl">如何生成CPU VHDL</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/riscv.html#how-to-debug">如何调试</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/riscv.html#todo">Todo</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Legacy/pinsec/index.html">pinsec</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/introduction.html">简介</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/introduction.html#id1">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/introduction.html#board-support">板级支持</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/hardware.html">硬件</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware.html#riscv">RISCV</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware.html#axi4">AXI4</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware.html#apb3">APB3</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware.html#generate-the-rtl">生成RTL</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html">SoC顶层(Pinsec)</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#introduction">简介</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#defining-all-io">定义所有IO</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#clock-and-resets">时钟和复位</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#main-components">主要组件</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#peripherals">外设</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#bus-interconnects">总线互连</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/hardware_toplevel.html#misc">杂项</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Legacy/pinsec/software.html">软件</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/software.html#riscv-tool-chain">RISCV工具链</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Legacy/pinsec/software.html#openocd-gdb-eclipse-configuration">OpenOCD/GDB/Eclipse配置</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../miscelenea/index.html">杂项</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/frequent_errors.html">常见错误</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/frequent_errors.html#exception-in-thread-main-java-lang-nullpointerexception">“main”线程中异常 java.lang.NullPointerException</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/frequent_errors.html#hierarchy-violation">层次违例(Hierarchy violation)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/frequent_errors.html#signal-x-can-t-be-assigned-by-y">Signal X can’t be assigned by Y</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/frequent_errors.html#input-signal-x-can-t-be-assigned-by-y">Input signal X can’t be assigned by Y</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/frequent_errors.html#output-signal-x-can-t-be-assigned-by-y">Output signal X can’t be assigned by Y</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/core/core_components.html"><code class="docutils literal notranslate"><span class="pre">spinal.core</span></code> 组件</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#clock-domains-definitions">时钟域定义</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#clock-domain-syntax">时钟域语法</a></li>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#clock-configuration">时钟配置</a></li>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#external-clock">外部时钟</a></li>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#cross-clock-domain">跨时钟域设计</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#assignments">赋值</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#when-switch">When / Switch</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#component-hierarchy">组件/层次结构</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#area">Area</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#function">函数</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#rgb-to-gray">RGB信号转灰度信号</a></li>
<li class="toctree-l4"><a class="reference internal" href="../miscelenea/core/core_components.html#valid-ready-payload-bus">Valid Ready Payload 总线</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#vhdl-generation">VHDL生成</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#instantiate-vhdl-and-verilog-ip">实例化 VHDL 和 Verilog IP</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscelenea/core/core_components.html#utils">实用工具</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/core/elements.html">Element</a></li>
<li class="toctree-l2"><a class="reference internal" href="../miscelenea/core/elements.html#range">范围</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Developers%20area/index.html">开发者专区</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html">总线从端（Factory）实现</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#specification">规范</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#implementation">实现</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#busslavefactory">BusSlaveFactory</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#busslavefactorydelayed">BusSlaveFactoryDelayed</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#avalonmmslavefactory">AvalonMMSlaveFactory</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/bus_slave_factory_impl.html#conclusion">结论</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Developers%20area/howtodocument.html">如何修改本文档</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/howtodocument.html#title-convention">标题约定</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/howtodocument.html#wavedrom-integration">Wavedrom 的集成</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/howtodocument.html#new-section">新章节</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/howtodocument.html#example">示例</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Developers%20area/mill%20support.html">通过Mill构建（输出）</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/mill%20support.html#compile-the-library">编译SpinalHDL库</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/mill%20support.html#run-all-test-suites">运行所有测试套件</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/mill%20support.html#run-a-specified-test-suite">运行指定的测试套件</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/mill%20support.html#run-a-specified-app">运行指定程序（App）</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/mill%20support.html#publish-locally">本地发布</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html">SpinalHDL 内部数据模型</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#general-structure">总体结构</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#exploring-the-datamodel">探索数据模型</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#compilation-phases">编译环节</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#modifying-a-netlist-as-a-user-without-plugins">在不使用插件的情况下，以用户身份修改网表</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#user-space-netlist-analysis">用户空间网表分析</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/spinalhdl_datamodel.html#enumerating-every-clockdomain-in-use">遍历、枚举正在使用的每个时钟域</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Developers%20area/types.html">类型</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#introduction">简介</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#bool">Bool</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#declaration">声明</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#operators">运算符</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#the-bitvector-family-bits-uint-sint">BitVector 系列 - (<code class="docutils literal notranslate"><span class="pre">Bits</span></code>, <code class="docutils literal notranslate"><span class="pre">UInt</span></code>, <code class="docutils literal notranslate"><span class="pre">SInt</span></code>)</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#declaration-syntax">声明语法</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#id1">运算符</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#masked-comparison">掩码过滤结果比较</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#bits">位</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#uint-sint">UInt、SInt</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#bool-bits-uint-sint">Bool, Bits, UInt, SInt</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#vec">Vec</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#bundle">Bundle</a><ul>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#simple-example-rgb-vga">简单示例（RGB/VGA）</a></li>
<li class="toctree-l4"><a class="reference internal" href="../Developers%20area/types.html#interface-example-apb">接口示例（APB）</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#enum">Enum</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#data-bool-bits-uint-sint-enum-bundle-vec">Data (Bool, Bits, UInt, SInt, Enum, Bundle, Vec)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#literals-as-signal-declaration">使用字面量声明信号</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Developers%20area/types.html#continuous-assignment-literals-as-signal-declaration">用连续赋值字面量作来声明信号</a></li>
</ul>
</li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">SpinalHDL</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">模块库</a></li>
      <li class="breadcrumb-item active">RegIf</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/SpinalHDL/SpinalDoc-RTD/blob/master/source/SpinalHDL/Libraries/regIf.rst" class="fa fa-github"> 在 GitHub 上编辑</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             


  <section id="regif">
<h1>RegIf<a class="headerlink" href="#regif" title="此标题的永久链接"></a></h1>
<p>寄存器接口搭建器</p>
<ul class="simple">
<li><p>自动寻址、字段分配和冲突检测</p></li>
<li><p>28种寄存器访问类型（涵盖UVM标准定义的25种类型）</p></li>
<li><p>自动生成文档</p></li>
</ul>
<section id="automatic-allocation">
<h2>自动分配<a class="headerlink" href="#automatic-allocation" title="此标题的永久链接"></a></h2>
<p>自动地址分配</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">RegBankExample</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">32</span><span class="p">)))</span>
<span class="w">  </span><span class="p">}</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,(</span><span class="mh">0x0000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">))</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG0</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG0&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG2</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG2&quot;</span><span class="p">)</span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REGn</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newRegAt</span><span class="p">(</span><span class="n">address</span><span class="o">=</span><span class="mh">0x40</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REGn&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REGn1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REGn1&quot;</span><span class="p">)</span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;regif&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="c1">// busif.accept(CHeaderGenerator(&quot;header&quot;, &quot;AP&quot;))</span>
<span class="w">  </span><span class="c1">// busif.accept(JsonGenerator(&quot;regif&quot;))</span>
<span class="w">  </span><span class="c1">// busif.accept(RalfGenerator(&quot;regbank&quot;))</span>
<span class="w">  </span><span class="c1">// busif.accept(SystemRdlGenerator(&quot;regif&quot;, &quot;AP&quot;))</span>
<span class="p">}</span>
</pre></div>
</div>
<img alt="../../_images/reg-auto-allocate.gif" src="../../_images/reg-auto-allocate.gif" />
<p>自动字段分配</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG0</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span>
<span class="nc">M_REG0</span><span class="p">.</span><span class="n">reserved</span><span class="p">(</span><span class="mi">5</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 0&quot;</span><span class="p">)</span>
<span class="c1">//auto reserved 2 bits</span>
<span class="kd">val</span><span class="w"> </span><span class="n">fd3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">fieldAt</span><span class="p">(</span><span class="n">pos</span><span class="o">=</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="nc">Bits</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="w"> </span><span class="s">&quot;fields 3&quot;</span><span class="p">)</span>
<span class="c1">//auto reserved 12 bits</span>
</pre></div>
</div>
<img alt="../../_images/field-auto-allocate.gif" src="../../_images/field-auto-allocate.gif" />
<p>冲突检测</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">18</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="p">...</span>
<span class="n">cause</span><span class="w"> </span><span class="nc">Exception</span>
<span class="kd">val</span><span class="w"> </span><span class="nc">M_REG1</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;REG1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">r1fd2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">fieldAt</span><span class="p">(</span><span class="n">pos</span><span class="o">=</span><span class="mi">10</span><span class="p">,</span><span class="w"> </span><span class="nc">Bits</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="n">bits</span><span class="p">),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;fields 1&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="p">...</span>
<span class="n">cause</span><span class="w"> </span><span class="nc">Exception</span>
</pre></div>
</div>
</section>
<section id="access-types">
<h2>28种访问类型<a class="headerlink" href="#access-types" title="此标题的永久链接"></a></h2>
<p>其中大部分来自UVM规范</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>访问类型</p></th>
<th class="head"><p>描述</p></th>
<th class="head"><p>来源</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RO</p></td>
<td><p>w：无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>RW</p></td>
<td><p>w：保持原样，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>RC</p></td>
<td><p>w：无影响，r：清除所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>RS</p></td>
<td><p>w：无影响，r：置位所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WRC</p></td>
<td><p>w：保持原样，r：清除所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>WRS</p></td>
<td><p>w：保持原样，r：置位所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WC</p></td>
<td><p>w：清除所有比特，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>WS</p></td>
<td><p>w：置位所有比特，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WSRC</p></td>
<td><p>w：置位所有比特，r：清除所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>WCRS</p></td>
<td><p>w：清除所有比特，r：置位所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>W1C</p></td>
<td><p>w：1/0 对匹配位清除/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W1S</p></td>
<td><p>w：1/0 对匹配位置位/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>W1T</p></td>
<td><p>w：1/0 对匹配位翻转/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W0C</p></td>
<td><p>w：1/0 对匹配位清除/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>W0S</p></td>
<td><p>w：1/0 对匹配位置位/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W0T</p></td>
<td><p>w：1/0 对匹配位翻转/无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>W1SRC</p></td>
<td><p>w：1/0 对匹配位置位/无影响，r：清除所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W1CRS</p></td>
<td><p>w：1/0 对匹配位清除/无影响，r：置位所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>W0SRC</p></td>
<td><p>w：1/0 对匹配位置位/无影响，r：清除所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W0CRS</p></td>
<td><p>w：1/0 对匹配位清除/无影响，r：置位所有比特</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WO</p></td>
<td><p>w：保持原样，r：错误</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>WOC</p></td>
<td><p>w：清除所有比特，r：错误</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WOS</p></td>
<td><p>w：置位所有比特，r：错误</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>W1</p></td>
<td><p>w：硬复位后第一个w保持原样，其他w无影响，r：无影响</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-even"><td><p>WO1</p></td>
<td><p>w：硬复位后第一个w保持原样，其他w无影响，r：错误</p></td>
<td><p>UVM</p></td>
</tr>
<tr class="row-odd"><td><p>NA</p></td>
<td><p>w：保留，r：保留</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-even"><td><p>W1P</p></td>
<td><p>w：1/0 对匹配位脉冲(pulse)/无影响，r：无影响</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-odd"><td><p>W0P</p></td>
<td><p>w：0/1 对匹配位脉冲(pulse)/无影响，r：无影响</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-even"><td><p>HSRW</p></td>
<td><p>w：硬件置位，软件RW</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-odd"><td><p>RWHS</p></td>
<td><p>w：软件RW、硬件置位</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-even"><td><p>ROV</p></td>
<td><p>w：只读值，用于硬件版本</p></td>
<td><p>新的</p></td>
</tr>
<tr class="row-odd"><td><p>CSTM</p></td>
<td><p>w：用户自定义类型，用于文档</p></td>
<td><p>新的</p></td>
</tr>
</tbody>
</table>
</section>
<section id="automatic-documentation-generation">
<h2>自动生成文档<a class="headerlink" href="#automatic-documentation-generation" title="此标题的永久链接"></a></h2>
<p>文档类型</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>文档类型</p></th>
<th class="head"><p>用法</p></th>
<th class="head"><p>状态</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>HTML</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">busif.accept(HtmlGenerator(&quot;regif&quot;,</span> <span class="pre">title</span> <span class="pre">=</span> <span class="pre">&quot;XXX</span> <span class="pre">register</span> <span class="pre">file&quot;))</span></code></p></td>
<td><p>Y</p></td>
</tr>
<tr class="row-odd"><td><p>CHeader</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">busif.accept(CHeaderGenerator(&quot;header&quot;,</span> <span class="pre">&quot;AP&quot;))</span></code></p></td>
<td><p>Y</p></td>
</tr>
<tr class="row-even"><td><p>JSON</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">busif.accept(JsonGenerator(&quot;regif&quot;))</span></code></p></td>
<td><p>Y</p></td>
</tr>
<tr class="row-odd"><td><p>RALF(UVM)</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">busif.accept(RalfGenerator(&quot;header&quot;))</span></code></p></td>
<td><p>Y</p></td>
</tr>
<tr class="row-even"><td><p>SystemRDL</p></td>
<td><p><code class="docutils literal notranslate"><span class="pre">busif.accept(SystemRdlGenerator(&quot;regif&quot;,</span> <span class="pre">&quot;addrmap_name&quot;,</span> <span class="pre">Some(&quot;name&quot;),</span> <span class="pre">Some(&quot;desc&quot;)))</span></code></p></td>
<td><p>Y</p></td>
</tr>
<tr class="row-odd"><td><p>Latex(pdf)</p></td>
<td></td>
<td><p>N</p></td>
</tr>
<tr class="row-even"><td><p>docx</p></td>
<td></td>
<td><p>N</p></td>
</tr>
</tbody>
</table>
<p>HTM 自动文档现已完成，源代码示例：</p>
<p>生成的 HTML 文档：</p>
<img alt="../../_images/regif-html.png" src="../../_images/regif-html.png" />
</section>
<section id="special-access-usage">
<h2>特殊访问用途<a class="headerlink" href="#special-access-usage" title="此标题的永久链接"></a></h2>
<p><strong>案例1：</strong> <code class="docutils literal notranslate"><span class="pre">RO</span></code> 用法</p>
<p><code class="docutils literal notranslate"><span class="pre">RO</span></code> 与其他类型不同。它不创建寄存器，需要外部信号来驱动它，注意，请不要忘记驱动它。</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">)</span>
<span class="p">}</span>

<span class="kd">val</span><span class="w"> </span><span class="n">counter</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;counter&quot;</span><span class="p">)</span>
<span class="n">counter</span><span class="w"> </span><span class="o">:=</span><span class="w">  </span><span class="n">io</span><span class="p">.</span><span class="n">cnt</span>
</pre></div>
</div>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">xxstate</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;xx-ctrl state&quot;</span><span class="p">).</span><span class="n">asInput</span>
</pre></div>
</div>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">overflow</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;xx-ip paramete&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">ovfreg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bit</span><span class="p">)</span>
<span class="n">overflow</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">ovfreg</span>
</pre></div>
</div>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">inc</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="kd">val</span><span class="w"> </span><span class="n">couter</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">UInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;counter&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="n">cnt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Counter</span><span class="p">(</span><span class="mi">100</span><span class="p">,</span><span class="w">  </span><span class="n">inc</span><span class="p">)</span>
<span class="n">couter</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">cnt</span>
</pre></div>
</div>
<p><strong>案例2：</strong> <code class="docutils literal notranslate"><span class="pre">ROV</span></code> 用法</p>
<p>ASIC设计常常需要一些固化的版本信息。与 RO 不同，它不会产生有线信号</p>
<p>旧方法：</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">version</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;xx-device version&quot;</span><span class="p">)</span>
<span class="n">version</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">BigInt</span><span class="p">(</span><span class="s">&quot;F000A801&quot;</span><span class="p">,</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
</pre></div>
</div>
<p>新方法：</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">ROV</span><span class="p">,</span><span class="w"> </span><span class="nc">BigInt</span><span class="p">(</span><span class="s">&quot;F000A801&quot;</span><span class="p">,</span><span class="w"> </span><span class="mi">16</span><span class="p">),</span><span class="w"> </span><span class="s">&quot;xx-device version&quot;</span><span class="p">)(</span><span class="nc">Symbol</span><span class="p">(</span><span class="s">&quot;Version&quot;</span><span class="p">))</span>
</pre></div>
</div>
<p><strong>案例3:</strong> <code class="docutils literal notranslate"><span class="pre">HSRW/RWHS</span></code> 在某些情况下的硬件设置类型，此类寄存器不仅可以由软件配置，还可以由硬件信号设置</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">xxx_set</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">xxx_set_val</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bits</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bit</span><span class="p">)</span>
<span class="p">}</span>

<span class="kd">val</span><span class="w"> </span><span class="n">reg0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG0</span><span class="p">.</span><span class="n">fieldHSRW</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set_val</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;xx-device version&quot;</span><span class="p">)</span><span class="w">  </span><span class="c1">//0x0000</span>
<span class="kd">val</span><span class="w"> </span><span class="n">reg1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG1</span><span class="p">.</span><span class="n">fieldRWHS</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set_val</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;xx-device version&quot;</span><span class="p">)</span><span class="w">  </span><span class="c1">//0x0004</span>
</pre></div>
</div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">always</span><span class="w"> </span><span class="p">@(</span><span class="k">posedge</span><span class="w"> </span><span class="n">clk</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">negedge</span><span class="w"> </span><span class="n">rstn</span><span class="p">)</span>
<span class="w">  </span><span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstn</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">     </span><span class="n">reg0</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span>
<span class="w">     </span><span class="n">reg0</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="m">&#39;0</span><span class="p">;</span>
<span class="w">  </span><span class="k">end</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="k">begin</span>
<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="n">hit_0x0000</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">reg0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wdata</span><span class="w"> </span><span class="p">;</span>
<span class="w">     </span><span class="k">end</span>
<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">      </span><span class="c1">//HW have High priority than SW</span>
<span class="w">        </span><span class="n">reg0</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set_val</span><span class="w"> </span><span class="p">;</span>
<span class="w">     </span><span class="k">end</span>

<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span>
<span class="w">        </span><span class="n">reg1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">xxx_set_val</span><span class="w"> </span><span class="p">;</span>
<span class="w">     </span><span class="k">end</span>
<span class="w">     </span><span class="k">if</span><span class="p">(</span><span class="n">hit_0x0004</span><span class="p">)</span><span class="w"> </span><span class="k">begin</span><span class="w">      </span><span class="c1">//SW have High priority than HW</span>
<span class="w">        </span><span class="n">reg1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">wdata</span><span class="w"> </span><span class="p">;</span>
<span class="w">     </span><span class="k">end</span>
<span class="w">  </span><span class="k">end</span>
</pre></div>
</div>
<p><strong>案例4:</strong> <code class="docutils literal notranslate"><span class="pre">CSTM</span></code> 虽然SpinalHDL包含25种寄存器类型和6种扩展类型，但在实际应用中仍然对私有寄存器类型有各种需求。因此，我们保留CSTM类型以实现可扩展性。 CSTM仅用于生成软件接口，不生成实际电路</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="n">reg</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Reg</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">))</span><span class="w"> </span><span class="n">init</span><span class="w"> </span><span class="mi">0</span>
<span class="nc">REG</span><span class="p">.</span><span class="n">registerAtOnlyReadLogic</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">reg</span><span class="p">,</span><span class="w"> </span><span class="nc">CSTM</span><span class="p">(</span><span class="s">&quot;BMRW&quot;</span><span class="p">),</span><span class="w"> </span><span class="n">resetValue</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;custom field&quot;</span><span class="p">)</span>

<span class="n">when</span><span class="p">(</span><span class="n">busif</span><span class="p">.</span><span class="n">dowrite</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="n">reg</span><span class="w"> </span><span class="o">:=</span><span class="w">  </span><span class="n">reg</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="o">~</span><span class="n">busif</span><span class="p">.</span><span class="n">writeData</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">|</span><span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">writeData</span><span class="p">(</span><span class="mi">15</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="n">&amp;</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">writeData</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
<span class="p">}</span>
</pre></div>
</div>
<p><strong>案例5：</strong> <code class="docutils literal notranslate"><span class="pre">parasiteField</span></code></p>
<p>这用于软件在多个地址上共享同一寄存器，而不是生成多个寄存器实体</p>
<p>示例1：时钟门软件使能</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CG_ENS_SET</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;Clock Gate Enables&quot;</span><span class="p">)</span><span class="w">  </span><span class="c1">//0x0000</span>
<span class="kd">val</span><span class="w"> </span><span class="nc">M_CG_ENS_CLR</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;Clock Gate Enables&quot;</span><span class="p">)</span><span class="w">  </span><span class="c1">//0x0004</span>
<span class="kd">val</span><span class="w"> </span><span class="nc">M_CG_ENS_RO</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;Clock Gate Enables&quot;</span><span class="p">)</span><span class="w">  </span><span class="c1">//0x0008</span>

<span class="kd">val</span><span class="w"> </span><span class="n">xx_sys_cg_en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CG_ENS_SET</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">W1S</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;clock gate enalbes, write 1 set&quot;</span><span class="w"> </span><span class="p">)</span>
<span class="w">                   </span><span class="nc">M_CG_ENS_CLR</span><span class="p">.</span><span class="n">parasiteField</span><span class="p">(</span><span class="n">xx_sys_cg_en</span><span class="p">,</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;clock gate enalbes, write 1 clear&quot;</span><span class="w"> </span><span class="p">)</span>
<span class="w">                   </span><span class="nc">M_CG_ENS_RO</span><span class="p">.</span><span class="n">parasiteField</span><span class="p">(</span><span class="n">xx_sys_cg_en</span><span class="p">,</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;clock gate enables, read only&quot;</span>
</pre></div>
</div>
<p>示例2：使用软件的带强制(force)接口的中断原始(raw)状态寄存器</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="kd">val</span><span class="w"> </span><span class="nc">RAW</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="bp">this</span><span class="p">.</span><span class="n">newRegAt</span><span class="p">(</span><span class="n">offset</span><span class="p">,</span><span class="s">&quot;Interrupt Raw status Register\n set when event \n clear raw when write 1&quot;</span><span class="p">)</span>
<span class="kd">val</span><span class="w"> </span><span class="nc">FORCE</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="bp">this</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="s">&quot;Interrupt Force  Register\n for SW debug use \n write 1 set raw&quot;</span><span class="p">)</span>

<span class="kd">val</span><span class="w"> </span><span class="n">raw</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="nc">RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">W1C</span><span class="p">,</span><span class="w">    </span><span class="n">resetValue</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">s&quot;raw, default 0&quot;</span><span class="w"> </span><span class="p">)</span>
<span class="w">             </span><span class="nc">FORCE</span><span class="p">.</span><span class="n">parasiteField</span><span class="p">(</span><span class="n">raw</span><span class="p">,</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">W1S</span><span class="p">,</span><span class="w">   </span><span class="n">resetValue</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">s&quot;force, write 1 set, debug use&quot;</span><span class="w"> </span><span class="p">)</span>
</pre></div>
</div>
<p><strong>案例6：</strong> <code class="docutils literal notranslate"><span class="pre">SpinalEnum</span></code></p>
<p>当字段类型为 SpinalEnum 时，resetValue 指定枚举元素的索引。</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span><span class="w"> </span><span class="nc">UartCtrlTxState</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">SpinalEnum</span><span class="p">(</span><span class="n">defaultEncoding</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">binaryOneHot</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">sIdle</span><span class="p">,</span><span class="w"> </span><span class="n">sStart</span><span class="p">,</span><span class="w"> </span><span class="n">sData</span><span class="p">,</span><span class="w"> </span><span class="n">sParity</span><span class="p">,</span><span class="w"> </span><span class="n">sStop</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">newElement</span><span class="p">()</span>
<span class="p">}</span>

<span class="kd">val</span><span class="w"> </span><span class="n">raw</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">M_REG2</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">UartCtrlTxState</span><span class="p">(),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">resetValue</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">2</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;state&quot;</span><span class="p">)</span>
<span class="c1">// raw will be init to sData</span>
</pre></div>
</div>
</section>
<section id="byte-mask">
<h2>字节掩码<a class="headerlink" href="#byte-mask" title="此标题的永久链接"></a></h2>
<p>withStrb</p>
</section>
<section id="typical-example">
<h2>典型例子<a class="headerlink" href="#typical-example" title="此标题的永久链接"></a></h2>
<p>批量创建REG-Address和字段寄存器</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">lib</span><span class="p">.</span><span class="nn">bus</span><span class="p">.</span><span class="nn">regif</span><span class="p">.</span><span class="n">_</span>

<span class="k">class</span><span class="w"> </span><span class="nc">RegBank</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span><span class="p">)))</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">stats</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="mi">10</span><span class="p">)</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="nc">IQ</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Vec</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="mi">10</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="mh">0x000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">),</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span>

<span class="w">  </span><span class="p">(</span><span class="mi">0</span><span class="w"> </span><span class="n">to</span><span class="w"> </span><span class="mi">9</span><span class="p">).</span><span class="n">map</span><span class="w"> </span><span class="p">{</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">    </span><span class="c1">//here use setName give REG uniq name for Docs usage</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="nc">REG</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">s&quot;Register</span><span class="si">${</span><span class="n">i</span><span class="si">}</span><span class="s">&quot;</span><span class="p">).</span><span class="n">setName</span><span class="p">(</span><span class="s">s&quot;REG</span><span class="si">${</span><span class="n">i</span><span class="si">}</span><span class="s">&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">real</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">SInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Complex real&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">imag</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">SInt</span><span class="p">(</span><span class="mi">8</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Complex imag&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">stat</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">REG</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bits</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">bit</span><span class="p">),</span><span class="w"> </span><span class="nc">AccessType</span><span class="p">.</span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Accelerator status&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="nc">IQ</span><span class="p">(</span><span class="n">i</span><span class="p">)(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">real</span><span class="p">.</span><span class="n">asBits</span>
<span class="w">    </span><span class="n">io</span><span class="p">.</span><span class="nc">IQ</span><span class="p">(</span><span class="n">i</span><span class="p">)(</span><span class="mi">15</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">imag</span><span class="p">.</span><span class="n">asBits</span>
<span class="w">    </span><span class="n">stat</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">stats</span><span class="p">(</span><span class="n">i</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">genDocs</span><span class="p">()</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">CHeaderGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Interupt Example&quot;</span><span class="p">))</span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">JsonGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">))</span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">RalfGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">))</span>
<span class="w">    </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">SystemRdlGenerator</span><span class="p">(</span><span class="s">&quot;regbank&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="bp">this</span><span class="p">.</span><span class="n">genDocs</span><span class="p">()</span>
<span class="p">}</span>

<span class="nc">SpinalVerilog</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">RegBank</span><span class="p">())</span>
</pre></div>
</div>
</section>
<section id="interrupt-factory">
<h2>中断生成器<a class="headerlink" href="#interrupt-factory" title="此标题的永久链接"></a></h2>
<p>手动写中断</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">cpInterruptExample</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_done</span><span class="p">,</span><span class="w"> </span><span class="n">rx_done</span><span class="p">,</span><span class="w"> </span><span class="n">frame_end</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">interrupt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="w"> </span><span class="mi">32</span><span class="p">)))</span>
<span class="w">   </span><span class="p">}</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">Apb3BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,</span><span class="w"> </span><span class="p">(</span><span class="mh">0x000</span><span class="p">,</span><span class="w"> </span><span class="mi">100</span><span class="w"> </span><span class="nc">Byte</span><span class="p">),</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int raw register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_raw</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt enable register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_raw</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt enable register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_raw</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_RAW</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">W1C</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt enable register&quot;</span><span class="p">)</span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int force register\n for debug use&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_force</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt enable register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_force</span><span class="w">     </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt enable register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_force</span><span class="w">  </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_FORCE</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt enable register&quot;</span><span class="p">)</span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="w">    </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int mask register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_mask</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt mask register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_mask</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt mask register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_mask</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_MASK</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RW</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt mask register&quot;</span><span class="p">)</span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">newReg</span><span class="p">(</span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;cp int state register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">tx_int_status</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;tx interrupt state register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">rx_int_status</span><span class="w">      </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;rx interrupt state register&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">frame_int_status</span><span class="w">   </span><span class="o">=</span><span class="w"> </span><span class="nc">M_CP_INT_STATUS</span><span class="p">.</span><span class="n">field</span><span class="p">(</span><span class="nc">Bool</span><span class="p">(),</span><span class="w"> </span><span class="nc">RO</span><span class="p">,</span><span class="w"> </span><span class="n">doc</span><span class="o">=</span><span class="s">&quot;frame interrupt state register&quot;</span><span class="p">)</span>

<span class="w">   </span><span class="n">rx_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">rx_done</span><span class="p">)</span>
<span class="w">   </span><span class="n">tx_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">tx_done</span><span class="p">)</span>
<span class="w">   </span><span class="n">frame_int_raw</span><span class="p">.</span><span class="n">setWhen</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">frame_end</span><span class="p">)</span>

<span class="w">   </span><span class="n">rx_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">rx_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">rx_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rx_int_mask</span><span class="p">)</span>
<span class="w">   </span><span class="n">tx_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">tx_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">rx_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">rx_int_mask</span><span class="p">)</span>
<span class="w">   </span><span class="n">frame_int_status</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="n">frame_int_raw</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">frame_int_force</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;&amp;</span><span class="w"> </span><span class="p">(</span><span class="o">!</span><span class="n">frame_int_mask</span><span class="p">)</span>

<span class="w">   </span><span class="n">io</span><span class="p">.</span><span class="n">interrupt</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rx_int_status</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">tx_int_status</span><span class="w"> </span><span class="o">||</span><span class="w"> </span><span class="n">frame_int_status</span>

<span class="p">}</span>
</pre></div>
</div>
<p>这是一项非常繁琐且重复的工作，更好的方法是使用“生成器(factory)”范例来自动生成每个信号的文档。</p>
<p>现在InterruptFactory可以做到这一点。</p>
<p>创建中断的简单方法：</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">EasyInterrupt</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">32</span><span class="p">)))</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">d</span><span class="p">,</span><span class="w"> </span><span class="n">e</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">  </span><span class="p">}</span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,(</span><span class="mh">0x000</span><span class="p">,</span><span class="mi">1</span><span class="w"> </span><span class="nc">KiB</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">interruptFactory</span><span class="p">(</span><span class="s">&quot;T&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">d</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">e</span><span class="p">)</span>

<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">CHeaderGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="s">&quot;AP&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Interupt Example&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">JsonGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">RalfGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span>
<span class="w">  </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">SystemRdlGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">))</span>
<span class="p">}</span>
</pre></div>
</div>
<img alt="../../_images/easy-intr.png" src="../../_images/easy-intr.png" />
<section id="ip-level-interrupt-factory">
<h3>IP级中断生成器<a class="headerlink" href="#ip-level-interrupt-factory" title="此标题的永久链接"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>寄存器</p></th>
<th class="head"><p>访问类型</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>RAW</p></td>
<td><p>W1C</p></td>
<td><p>中断原始状态(int raw)寄存器，由int事件设置，总线写1时清零</p></td>
</tr>
<tr class="row-odd"><td><p>FORCE</p></td>
<td><p>RW</p></td>
<td><p>中断强制寄存器，用于软件调试</p></td>
</tr>
<tr class="row-even"><td><p>MASK</p></td>
<td><p>RW</p></td>
<td><p>中断掩码寄存器，1：关闭；0：打开；默认1 中断关闭</p></td>
</tr>
<tr class="row-odd"><td><p>STATUS</p></td>
<td><p>RO</p></td>
<td><p>中断状态，只读， <code class="docutils literal notranslate"><span class="pre">status</span> <span class="pre">=</span> <span class="pre">raw</span> <span class="pre">&amp;&amp;</span> <span class="pre">!</span> <span class="pre">mask</span></code></p></td>
</tr>
</tbody>
</table>
<img alt="../../_images/RFMS.svg" src="../../_images/RFMS.svg" /><p>Spinal用法：</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">busif</span><span class="p">.</span><span class="n">interruptFactory</span><span class="p">(</span><span class="s">&quot;T&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">d</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">e</span><span class="p">)</span>
</pre></div>
</div>
</section>
<section id="sys-level-interrupt-merge">
<h3>SYS级中断合并<a class="headerlink" href="#sys-level-interrupt-merge" title="此标题的永久链接"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>寄存器</p></th>
<th class="head"><p>访问类型</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>MASK</p></td>
<td><p>RW</p></td>
<td><p>中断掩码寄存器，1：关闭；0：打开；默认1 中断关闭</p></td>
</tr>
<tr class="row-odd"><td><p>STATUS</p></td>
<td><p>RO</p></td>
<td><p>中断状态，RO， <code class="docutils literal notranslate"><span class="pre">status</span> <span class="pre">=</span> <span class="pre">int_level</span> <span class="pre">&amp;&amp;</span> <span class="pre">!</span> <span class="pre">mask</span></code></p></td>
</tr>
</tbody>
</table>
<img alt="../../_images/MS.svg" src="../../_images/MS.svg" /><p>Spinal用法：</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">busif</span><span class="p">.</span><span class="n">interruptLevelFactory</span><span class="p">(</span><span class="s">&quot;T&quot;</span><span class="p">,</span><span class="w"> </span><span class="n">sys_int0</span><span class="p">,</span><span class="w"> </span><span class="n">sys_int1</span><span class="p">)</span>
</pre></div>
</div>
</section>
<section id="spinal-factory">
<h3>Spinal的生成器<a class="headerlink" href="#spinal-factory" title="此标题的永久链接"></a></h3>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>总线接口方法</p></th>
<th class="head"><p>描述</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptFactory(regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>为脉冲事件创建RAW/FORCE/MASK/STATUS</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptFactoryNoForce(regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>为脉冲事件创建RAW/MASK/STATUS</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptLevelFactory(regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>为level_int合并创建MASK/STATUS</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptFactoryAt(addrOffset:</span> <span class="pre">Int,</span> <span class="pre">regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>在addrOffset处为脉冲事件创建RAW/FORCE/MASK/STATUS</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptFactoryNoForceAt(addrOffset:</span> <span class="pre">Int,</span> <span class="pre">regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>在addrOffset处为脉冲事件创建 RAW/MASK/STATUS</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">InterruptFactoryAt(addrOffset:</span> <span class="pre">Int,</span> <span class="pre">regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>在addrOffset处为level_int合并创建MASK/STATUS</p></td>
</tr>
<tr class="row-even"><td><p><code class="docutils literal notranslate"><span class="pre">interrupt_W1SCmask_FactoryAt(addrOffset:</span> <span class="pre">BigInt,</span> <span class="pre">regNamePre:</span> <span class="pre">String,</span> <span class="pre">triggers:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>creat RAW/FORCE/MASK(SET/CLR)/STATUS for pulse event at addrOffset</p></td>
</tr>
<tr class="row-odd"><td><p><code class="docutils literal notranslate"><span class="pre">interruptLevel_W1SCmask_FactoryAt(addrOffset:</span> <span class="pre">BigInt,</span> <span class="pre">regNamePre:</span> <span class="pre">String,</span> <span class="pre">levels:</span> <span class="pre">Bool*)</span></code></p></td>
<td><p>creat RAW/FORCE/MASK(SET/CLR)/STATUS for leveel event at addrOffset</p></td>
</tr>
</tbody>
</table>
</section>
<section id="example">
<h3>示例<a class="headerlink" href="#example" title="此标题的永久链接"></a></h3>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">class</span><span class="w"> </span><span class="nc">RegFileIntrExample</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">Component</span><span class="w"> </span><span class="p">{</span>
<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">io</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Bundle</span><span class="w"> </span><span class="p">{</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">apb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">slave</span><span class="p">(</span><span class="nc">Apb3</span><span class="p">(</span><span class="nc">Apb3Config</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span><span class="mi">32</span><span class="p">)))</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">int_pulse0</span><span class="p">,</span><span class="w"> </span><span class="n">int_pulse1</span><span class="p">,</span><span class="w"> </span><span class="n">int_pulse2</span><span class="p">,</span><span class="w"> </span><span class="n">int_pulse3</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">int_level0</span><span class="p">,</span><span class="w"> </span><span class="n">int_level1</span><span class="p">,</span><span class="w"> </span><span class="n">int_level2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">in</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">sys_int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">     </span><span class="kd">val</span><span class="w"> </span><span class="n">gpio_int</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">out</span><span class="w"> </span><span class="nc">Bool</span><span class="p">()</span>
<span class="w">   </span><span class="p">}</span>

<span class="w">   </span><span class="kd">val</span><span class="w"> </span><span class="n">busif</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">BusInterface</span><span class="p">(</span><span class="n">io</span><span class="p">.</span><span class="n">apb</span><span class="p">,</span><span class="w">  </span><span class="p">(</span><span class="mh">0x000</span><span class="p">,</span><span class="mi">1</span><span class="w"> </span><span class="nc">KiB</span><span class="p">),</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">regPre</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;AP&quot;</span><span class="p">)</span>
<span class="w">   </span><span class="n">io</span><span class="p">.</span><span class="n">sys_int</span><span class="w">  </span><span class="o">:=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">interruptFactory</span><span class="p">(</span><span class="s">&quot;SYS&quot;</span><span class="p">,</span><span class="n">io</span><span class="p">.</span><span class="n">int_pulse0</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">int_pulse1</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">int_pulse2</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">int_pulse3</span><span class="p">)</span>
<span class="w">   </span><span class="n">io</span><span class="p">.</span><span class="n">gpio_int</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">busif</span><span class="p">.</span><span class="n">interruptLevelFactory</span><span class="p">(</span><span class="s">&quot;GPIO&quot;</span><span class="p">,</span><span class="n">io</span><span class="p">.</span><span class="n">int_level0</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">int_level1</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">int_level2</span><span class="p">,</span><span class="w"> </span><span class="n">io</span><span class="p">.</span><span class="n">sys_int</span><span class="p">)</span>

<span class="w">   </span><span class="k">def</span><span class="w"> </span><span class="nf">genDoc</span><span class="p">()</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span>
<span class="w">     </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">CHeaderGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="s">&quot;Intr&quot;</span><span class="p">))</span>
<span class="w">     </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">HtmlGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Interupt Example&quot;</span><span class="p">))</span>
<span class="w">     </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">JsonGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span>
<span class="w">     </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">RalfGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">))</span>
<span class="w">     </span><span class="n">busif</span><span class="p">.</span><span class="n">accept</span><span class="p">(</span><span class="nc">SystemRdlGenerator</span><span class="p">(</span><span class="s">&quot;intrreg&quot;</span><span class="p">,</span><span class="w"> </span><span class="s">&quot;Intr&quot;</span><span class="p">))</span>
<span class="w">     </span><span class="bp">this</span>
<span class="w">   </span><span class="p">}</span>

<span class="w">   </span><span class="bp">this</span><span class="p">.</span><span class="n">genDoc</span><span class="p">()</span>
<span class="w"> </span><span class="p">}</span>
</pre></div>
</div>
<img alt="../../_images/intc.jpeg" src="../../_images/intc.jpeg" />
</section>
</section>
<section id="defaultreadvalue">
<h2>默认读取值<a class="headerlink" href="#defaultreadvalue" title="此标题的永久链接"></a></h2>
<p>当软件读取保留地址时，当前的策略是正常返回，readerror=0。为了方便软件调试，可以配置回读值，默认为0</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">busif</span><span class="p">.</span><span class="n">setReservedAddressReadValue</span><span class="p">(</span><span class="mh">0x0000EF00</span><span class="p">)</span>
</pre></div>
</div>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">default</span><span class="o">:</span><span class="w"> </span><span class="k">begin</span>
<span class="w">   </span><span class="n">busif_rdata</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">32&#39;h0000EF00</span><span class="w"> </span><span class="p">;</span>
<span class="w">   </span><span class="n">busif_rderr</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="w">         </span><span class="p">;</span>
<span class="k">end</span>
</pre></div>
</div>
</section>
<section id="developers-area">
<h2>开发者区域<a class="headerlink" href="#developers-area" title="此标题的永久链接"></a></h2>
<p>您可以通过扩展 <cite>BusIfVistor</cite> 特征来添加文档类型</p>
<p><code class="docutils literal notranslate"><span class="pre">case</span> <span class="pre">class</span> <span class="pre">Latex(fileName</span> <span class="pre">:</span> <span class="pre">String)</span> <span class="pre">extends</span> <span class="pre">BusIfVisitor{</span> <span class="pre">...</span> <span class="pre">}</span></code></p>
<p>BusIfVistor给予访问BusIf.RegInsts的权限来执行您想要的操作</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="c1">// lib/src/main/scala/lib/bus/regif/BusIfVistor.scala</span>

<span class="k">trait</span><span class="w"> </span><span class="nc">BusIfVisitor</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">begin</span><span class="p">(</span><span class="n">busDataWidth</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">Int</span><span class="p">)</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">Unit</span>
<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">visit</span><span class="p">(</span><span class="n">descr</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">FifoDescr</span><span class="p">)</span><span class="w">  </span><span class="p">:</span><span class="w"> </span><span class="nc">Unit</span>
<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">visit</span><span class="p">(</span><span class="n">descr</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">RegDescr</span><span class="p">)</span><span class="w">   </span><span class="p">:</span><span class="w"> </span><span class="nc">Unit</span>
<span class="w">  </span><span class="k">def</span><span class="w"> </span><span class="nf">end</span><span class="p">()</span><span class="w">                     </span><span class="p">:</span><span class="w"> </span><span class="nc">Unit</span>
<span class="p">}</span>
</pre></div>
</div>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="binarySystem.html" class="btn btn-neutral float-left" title="二进制系统" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="Bus/index.html" class="btn btn-neutral float-right" title="总线" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2018 - 2024, SpinalHDL.</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
  
     
    <!-- source/_templates/footer.html -->


</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>