////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Oct 25 09:21:17 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13_211;
  wire ddram_a_12_212;
  wire ddram_a_11_213;
  wire ddram_a_10_214;
  wire ddram_a_9_215;
  wire ddram_a_8_216;
  wire ddram_a_7_217;
  wire ddram_a_6_218;
  wire ddram_a_5_219;
  wire ddram_a_4_220;
  wire ddram_a_3_221;
  wire ddram_a_2_222;
  wire ddram_a_1_223;
  wire ddram_a_0_224;
  wire ddram_ba_2_225;
  wire ddram_ba_1_226;
  wire ddram_ba_0_227;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel_238;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_cas_n;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_432_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_255;
  wire phase_sys2x_256;
  wire wr_data_en_d_257;
  wire half_rate_phy_phase_sys_323;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_390;
  wire basesoc_vexriscv_ibus_cyc;
  wire \VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_865;
  wire xilinxmultiregimpl1_regs1_866;
  wire basesoc_rom_bus_ack_870;
  wire basesoc_sram_bus_ack_871;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_929;
  wire opsis_i2c_scl_drv_reg_930;
  wire opsis_i2c_scl_r_931;
  wire opsis_i2c_sda_r_932;
  wire suart_sink_ready_933;
  wire suart_uart_clk_txen_964;
  wire suart_source_valid_965;
  wire suart_uart_clk_rxen_996;
  wire suart_tx_old_trigger_997;
  wire suart_rx_old_trigger_998;
  wire phase_sys_1031;
  wire dfi_dfi_p0_rddata_valid_1064;
  wire dfi_dfi_p2_rddata_valid_1129;
  wire basesoc_sdram_cmd_payload_cas_1163;
  wire basesoc_sdram_cmd_payload_we_1164;
  wire basesoc_sdram_generator_done_1165;
  wire basesoc_sdram_dfi_p0_rddata_en_1183;
  wire basesoc_sdram_dfi_p1_rddata_en_1201;
  wire basesoc_sdram_dfi_p1_wrdata_en_1202;
  wire basesoc_sdram_bandwidth_cmd_valid_1203;
  wire basesoc_sdram_bandwidth_cmd_ready_1204;
  wire basesoc_sdram_bandwidth_cmd_is_read_1205;
  wire basesoc_sdram_bandwidth_cmd_is_write_1206;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1208;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1210;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1228;
  wire opsis_i2c_slave_addr_re_1245;
  wire xilinxmultiregimpl0_regs0_1274;
  wire xilinxmultiregimpl1_regs0_1275;
  wire basesoc_sdram_dfi_p0_cas_n_1276;
  wire basesoc_sdram_dfi_p0_ras_n_1277;
  wire basesoc_sdram_dfi_p0_we_n_1278;
  wire basesoc_sdram_dfi_p1_cas_n_1279;
  wire basesoc_sdram_dfi_p1_ras_n_1280;
  wire basesoc_sdram_dfi_p1_we_n_1281;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1283;
  wire basesoc_sdram_cmd_payload_ras_1284;
  wire basesoc_interface_we_1294;
  wire opsisi2c_state_FSM_FFd1_1295;
  wire opsisi2c_state_FSM_FFd2_1296;
  wire opsisi2c_state_FSM_FFd3_1297;
  wire opsisi2c_state_FSM_FFd4_1298;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1300;
  wire refresher_state_FSM_FFd1_1301;
  wire bankmachine0_state_FSM_FFd1_1302;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1304;
  wire basesoc_sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1306;
  wire basesoc_sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1308;
  wire basesoc_sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1310;
  wire basesoc_sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1312;
  wire basesoc_sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1314;
  wire basesoc_sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1316;
  wire basesoc_sdram_bankmachine7_row_close;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1326;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1327;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1328;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1329;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1330;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1331;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1332;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1333;
  wire multiplexer_state_FSM_FFd1_1334;
  wire multiplexer_state_FSM_FFd2_1335;
  wire multiplexer_state_FSM_FFd3_1336;
  wire cache_state_FSM_FFd1_1337;
  wire litedramwishbone2native_state_FSM_FFd1_1338;
  wire basesoc_bus_wishbone_ack_1387;
  wire opsis_i2c_scl_i_1477;
  wire opsis_i2c_sda_i_1478;
  wire opsis_i2c_is_read_1487;
  wire opsis_i2c_data_bit_1488;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996;
  wire basesoc_ctrl_storage_full_31_2170;
  wire basesoc_ctrl_storage_full_30_2171;
  wire basesoc_ctrl_storage_full_29_2172;
  wire basesoc_ctrl_storage_full_27_2173;
  wire basesoc_ctrl_storage_full_26_2174;
  wire basesoc_ctrl_storage_full_24_2175;
  wire basesoc_ctrl_storage_full_23_2176;
  wire basesoc_ctrl_storage_full_22_2177;
  wire basesoc_ctrl_storage_full_19_2178;
  wire basesoc_ctrl_storage_full_17_2179;
  wire basesoc_ctrl_storage_full_16_2180;
  wire basesoc_ctrl_storage_full_15_2181;
  wire basesoc_ctrl_storage_full_13_2182;
  wire basesoc_ctrl_storage_full_11_2183;
  wire basesoc_ctrl_storage_full_8_2184;
  wire basesoc_ctrl_storage_full_7_2185;
  wire basesoc_ctrl_storage_full_2_2186;
  wire basesoc_ctrl_storage_full_1_2187;
  wire basesoc_ctrl_storage_full_0_2188;
  wire opsis_i2c_fx2_reset_storage_full_2191;
  wire opsisi2c_storage_full_2207;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2218;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2219;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2220;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2221;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2222;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2223;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2233;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2234;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2235;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2236;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2237;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2238;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2248;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2249;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2250;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2251;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2252;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2253;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2263;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2264;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2265;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2266;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2267;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2268;
  wire spiflash_bitbang_en_storage_full_2276;
  wire basesoc_en_storage_full_2277;
  wire basesoc_eventmanager_storage_full_2278;
  wire basesoc_ctrl_storage_full_28_2281;
  wire basesoc_ctrl_storage_full_25_2282;
  wire basesoc_ctrl_storage_full_21_2283;
  wire basesoc_ctrl_storage_full_20_2284;
  wire basesoc_ctrl_storage_full_18_2285;
  wire basesoc_ctrl_storage_full_14_2286;
  wire basesoc_ctrl_storage_full_12_2287;
  wire basesoc_ctrl_storage_full_10_2288;
  wire basesoc_ctrl_storage_full_9_2289;
  wire basesoc_ctrl_storage_full_6_2290;
  wire basesoc_ctrl_storage_full_5_2291;
  wire basesoc_ctrl_storage_full_4_2292;
  wire basesoc_ctrl_storage_full_3_2293;
  wire basesoc_zero_pending_2294;
  wire opsis_i2c_data_drv_2295;
  wire suart_tx_busy_2296;
  wire suart_tx_2297;
  wire suart_rx_busy_2298;
  wire suart_tx_pending_2299;
  wire suart_rx_pending_2300;
  wire suart_tx_fifo_readable_2301;
  wire suart_rx_fifo_readable_2302;
  wire spiflash_dq_oe_2303;
  wire spiflash_cs_n_2304;
  wire spiflash_bus_ack_2305;
  wire basesoc_sdram_bankmachine0_row_opened_2306;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2307;
  wire basesoc_sdram_bankmachine0_trccon_ready_2309;
  wire basesoc_sdram_bankmachine0_trascon_ready_2310;
  wire basesoc_sdram_bankmachine1_row_opened_2311;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2312;
  wire basesoc_sdram_bankmachine1_trccon_ready_2314;
  wire basesoc_sdram_bankmachine1_trascon_ready_2315;
  wire basesoc_sdram_bankmachine2_row_opened_2316;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2317;
  wire basesoc_sdram_bankmachine2_trccon_ready_2319;
  wire basesoc_sdram_bankmachine2_trascon_ready_2320;
  wire basesoc_sdram_bankmachine3_row_opened_2321;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2322;
  wire basesoc_sdram_bankmachine3_trccon_ready_2324;
  wire basesoc_sdram_bankmachine3_trascon_ready_2325;
  wire basesoc_sdram_bankmachine4_row_opened_2326;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2327;
  wire basesoc_sdram_bankmachine4_trccon_ready_2329;
  wire basesoc_sdram_bankmachine4_trascon_ready_2330;
  wire basesoc_sdram_bankmachine5_row_opened_2331;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2332;
  wire basesoc_sdram_bankmachine5_trccon_ready_2334;
  wire basesoc_sdram_bankmachine5_trascon_ready_2335;
  wire basesoc_sdram_bankmachine6_row_opened_2336;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2337;
  wire basesoc_sdram_bankmachine6_trccon_ready_2339;
  wire basesoc_sdram_bankmachine6_trascon_ready_2340;
  wire basesoc_sdram_bankmachine7_row_opened_2341;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2342;
  wire basesoc_sdram_bankmachine7_trccon_ready_2344;
  wire basesoc_sdram_bankmachine7_trascon_ready_2345;
  wire basesoc_sdram_trrdcon_count_2353;
  wire basesoc_sdram_trrdcon_ready_2354;
  wire basesoc_sdram_twtrcon_ready_2355;
  wire basesoc_grant_2356;
  wire opsis_i2c_samp_count_2_2387;
  wire basesoc_sdram_bandwidth_counter_22_2388;
  wire basesoc_sdram_bandwidth_counter_21_2389;
  wire basesoc_sdram_bandwidth_counter_20_2390;
  wire basesoc_sdram_bandwidth_counter_19_2391;
  wire basesoc_sdram_bandwidth_counter_18_2392;
  wire basesoc_sdram_bandwidth_counter_17_2393;
  wire basesoc_sdram_bandwidth_counter_16_2394;
  wire basesoc_sdram_bandwidth_counter_15_2395;
  wire basesoc_sdram_bandwidth_counter_14_2396;
  wire basesoc_sdram_bandwidth_counter_13_2397;
  wire basesoc_sdram_bandwidth_counter_12_2398;
  wire basesoc_sdram_bandwidth_counter_11_2399;
  wire basesoc_sdram_bandwidth_counter_10_2400;
  wire basesoc_sdram_bandwidth_counter_9_2401;
  wire basesoc_sdram_bandwidth_counter_8_2402;
  wire basesoc_sdram_bandwidth_counter_7_2403;
  wire basesoc_sdram_bandwidth_counter_6_2404;
  wire basesoc_sdram_bandwidth_counter_5_2405;
  wire basesoc_sdram_bandwidth_counter_4_2406;
  wire basesoc_sdram_bandwidth_counter_3_2407;
  wire basesoc_sdram_bandwidth_counter_2_2408;
  wire basesoc_sdram_bandwidth_counter_23_2409;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2418;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2419;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2420;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2421;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2422;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2423;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2424;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2425;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2426;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2427;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2428;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2429;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2430;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2431;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2432;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2433;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2434;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2435;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2436;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2437;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2438;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2439;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2440;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2441;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2458;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2459;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2460;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2461;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2462;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2463;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2464;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2465;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2466;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2467;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2468;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2469;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2470;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2471;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2472;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2473;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2474;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2475;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2476;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2477;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2478;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2479;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2480;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2481;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2498;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2499;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2500;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2501;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2502;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2503;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2504;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2505;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2506;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2507;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2508;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2509;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2510;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2511;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2512;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2513;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2514;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2515;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2516;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2517;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2518;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2519;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2520;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2521;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2538;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2539;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2540;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2541;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2542;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2543;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2544;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2545;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2546;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2547;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2548;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2549;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2550;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2551;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2552;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2553;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2554;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2555;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2556;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2557;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2558;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2559;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2560;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2561;
  wire basesoc_load_storage_full_31_2570;
  wire basesoc_load_storage_full_30_2571;
  wire basesoc_load_storage_full_29_2572;
  wire basesoc_load_storage_full_28_2573;
  wire basesoc_load_storage_full_27_2574;
  wire basesoc_load_storage_full_26_2575;
  wire basesoc_load_storage_full_25_2576;
  wire basesoc_load_storage_full_24_2577;
  wire basesoc_load_storage_full_23_2578;
  wire basesoc_load_storage_full_22_2579;
  wire basesoc_load_storage_full_21_2580;
  wire basesoc_load_storage_full_20_2581;
  wire basesoc_load_storage_full_19_2582;
  wire basesoc_load_storage_full_18_2583;
  wire basesoc_load_storage_full_17_2584;
  wire basesoc_load_storage_full_16_2585;
  wire basesoc_load_storage_full_15_2586;
  wire basesoc_load_storage_full_14_2587;
  wire basesoc_load_storage_full_13_2588;
  wire basesoc_load_storage_full_12_2589;
  wire basesoc_load_storage_full_11_2590;
  wire basesoc_load_storage_full_10_2591;
  wire basesoc_load_storage_full_9_2592;
  wire basesoc_load_storage_full_8_2593;
  wire basesoc_reload_storage_full_31_2602;
  wire basesoc_reload_storage_full_30_2603;
  wire basesoc_reload_storage_full_29_2604;
  wire basesoc_reload_storage_full_28_2605;
  wire basesoc_reload_storage_full_27_2606;
  wire basesoc_reload_storage_full_26_2607;
  wire basesoc_reload_storage_full_25_2608;
  wire basesoc_reload_storage_full_24_2609;
  wire basesoc_reload_storage_full_23_2610;
  wire basesoc_reload_storage_full_22_2611;
  wire basesoc_reload_storage_full_21_2612;
  wire basesoc_reload_storage_full_20_2613;
  wire basesoc_reload_storage_full_19_2614;
  wire basesoc_reload_storage_full_18_2615;
  wire basesoc_reload_storage_full_17_2616;
  wire basesoc_reload_storage_full_16_2617;
  wire basesoc_reload_storage_full_15_2618;
  wire basesoc_reload_storage_full_14_2619;
  wire basesoc_reload_storage_full_13_2620;
  wire basesoc_reload_storage_full_12_2621;
  wire basesoc_reload_storage_full_11_2622;
  wire basesoc_reload_storage_full_10_2623;
  wire basesoc_reload_storage_full_9_2624;
  wire basesoc_reload_storage_full_8_2625;
  wire xilinxasyncresetsynchronizerimpl1;
  wire phase_sel_INV_33_o;
  wire _n10148;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire rhs_array_muxed49;
  wire sys_rst_basesoc_vexriscv_reset_OR_692_o;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd2_3011;
  wire litedramwishbone2native_state_FSM_FFd3_3012;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1635_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2578_o ;
  wire spiflash4x_clk_OBUF_3022;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3034;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ;
  wire basesoc_irq;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_737_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_748_o;
  wire suart_sink_valid_suart_sink_ready_AND_993_o;
  wire suart_rx_trigger;
  wire basesoc_vexriscv_dbus_ack;
  wire GND_1_o_GND_1_o_MUX_747_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1613_o;
  wire _n10219;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o;
  wire _n10160;
  wire _n10166;
  wire _n10172;
  wire _n10178;
  wire _n10184;
  wire _n10190;
  wire _n10196;
  wire _n10202;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ;
  wire suart_rx_clear;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re_3363;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n6906;
  wire array_muxed17_INV_392_o;
  wire array_muxed18_INV_393_o;
  wire array_muxed19_INV_394_o;
  wire array_muxed10_INV_389_o_3388;
  wire array_muxed11_INV_390_o_3389;
  wire array_muxed12_INV_391_o_3390;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ;
  wire _n10134;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1714_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1713_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3583;
  wire pwled_OBUF_3584;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ;
  wire suart_irq;
  wire GND_1_o_GND_1_o_MUX_736_o;
  wire basesoc_vexriscv_ibus_ack;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ;
  wire suart_tx_fifo_do_read;
  wire basesoc_sdram_timer_done;
  wire opsis_i2c_data_drv_stop;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_728_o ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ;
  wire \spiflash_sr[31]_GND_1_o_MUX_788_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_789_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire _n10355_inv;
  wire _n10310_inv_3772;
  wire _n10383_inv;
  wire _n10395_inv_3774;
  wire _n10895_inv;
  wire _n10905_inv;
  wire _n10915_inv;
  wire _n10925_inv;
  wire _n10935_inv;
  wire _n10945_inv;
  wire _n10955_inv;
  wire _n10965_inv;
  wire _n10977_inv;
  wire _n10304_inv;
  wire _n10993_inv_3785;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire opsisi2c_sda_oe_inv;
  wire spiflash_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10326_inv;
  wire _n10314_inv;
  wire _n10583_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3800 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3805;
  wire front_panel_switches_inv;
  wire _n10985_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2010_inv_3885;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1_3931 ;
  wire _n10292_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10298_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10329_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10334_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n10362_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>3 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire _n10369_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10413_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10406_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10411_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10424_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire _n10429_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10431_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10449_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire _n10442_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire _n10447_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire _n10460_inv;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire \Result<3>13 ;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21_4072 ;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire _n10465_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10467_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire _n10478_inv;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<3>14 ;
  wire _n10483_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10485_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire _n10496_inv;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire \Result<3>15 ;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire _n10501_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10503_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10519_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire _n10514_inv;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<3>16 ;
  wire _n10521_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10532_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10541_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10537_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire _n10539_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10549_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n10555_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire write_ctrl_4368;
  wire write_ctrl1_4369;
  wire write_ctrl2_4370;
  wire write_ctrl3_4371;
  wire write_ctrl4_4372;
  wire write_ctrl5_4373;
  wire write_ctrl6_4374;
  wire write_ctrl7_4375;
  wire write_ctrl8_4376;
  wire write_ctrl9_4377;
  wire write_ctrl10_4378;
  wire write_ctrl11_4379;
  wire write_ctrl12_4380;
  wire write_ctrl13_4381;
  wire write_ctrl14_4382;
  wire write_ctrl15_4383;
  wire write_ctrl16_4384;
  wire write_ctrl17_4385;
  wire write_ctrl18_4386;
  wire write_ctrl19_4387;
  wire write_ctrl20_4388;
  wire write_ctrl21_4389;
  wire write_ctrl22_4390;
  wire write_ctrl23_4391;
  wire write_ctrl24_4392;
  wire write_ctrl25_4393;
  wire write_ctrl26_4394;
  wire write_ctrl27_4395;
  wire write_ctrl28_4396;
  wire write_ctrl29_4397;
  wire write_ctrl30_4398;
  wire write_ctrl31_4399;
  wire write_ctrl32_4400;
  wire write_ctrl33_4401;
  wire write_ctrl34_4402;
  wire write_ctrl35_4403;
  wire write_ctrl36_4404;
  wire write_ctrl37_4405;
  wire write_ctrl38_4406;
  wire write_ctrl39_4407;
  wire write_ctrl40_4408;
  wire write_ctrl41_4409;
  wire write_ctrl42_4410;
  wire write_ctrl43_4411;
  wire write_ctrl44_4412;
  wire write_ctrl45_4413;
  wire write_ctrl46_4414;
  wire write_ctrl47_4415;
  wire write_ctrl48_4416;
  wire write_ctrl49_4417;
  wire write_ctrl50_4418;
  wire write_ctrl51_4419;
  wire write_ctrl52_4420;
  wire write_ctrl53_4421;
  wire write_ctrl54_4422;
  wire write_ctrl55_4423;
  wire write_ctrl56_4424;
  wire write_ctrl57_4425;
  wire write_ctrl58_4426;
  wire write_ctrl59_4427;
  wire write_ctrl60_4428;
  wire write_ctrl61_4429;
  wire write_ctrl62_4430;
  wire write_ctrl63_4431;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_4944;
  wire inst_LPM_FF_2_4945;
  wire inst_LPM_FF_1_4946;
  wire inst_LPM_FF_0_4947;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_4951;
  wire cache_state_FSM_FFd2_4952;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_4956;
  wire bankmachine1_state_FSM_FFd2_4957;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_4961;
  wire bankmachine0_state_FSM_FFd2_4962;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_4966;
  wire bankmachine2_state_FSM_FFd2_4967;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_4971;
  wire bankmachine3_state_FSM_FFd2_4972;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_4976;
  wire bankmachine4_state_FSM_FFd2_4977;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_4981;
  wire bankmachine5_state_FSM_FFd2_4982;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_4986;
  wire bankmachine6_state_FSM_FFd2_4987;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_4991;
  wire bankmachine7_state_FSM_FFd2_4992;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5010 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5012 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5014 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5016 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5018 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5020 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5022 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5024 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5026 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5028 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5030 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5032 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5034 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5036 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5038 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5040 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5042 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5044 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5046 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5048 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5050 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5052 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5054 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5056 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5058 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5060 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5062 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5064 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5066 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5068 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5070 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5162 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5163 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5164 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5165 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5166 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5167 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5168 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5169 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5170 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5171 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5172 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5173 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5174 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5175 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5176 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5177 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5178 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5179 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5180 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5181 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5182 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5183 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5184 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5185 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5186 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5187 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5188 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5189 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5190 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5191 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5192 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5193 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5194 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5195 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5196 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5197 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5198 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5199 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5200 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5201 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5202 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5203 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5204 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5205 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5206 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5207 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5208 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5209 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5210 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5211 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5212 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5213 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5214 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5215 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5216 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5217 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5218 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5219 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5220 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5221 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5222 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5223 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5224 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5225 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5226 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5227 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5228 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5229 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5230 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5231 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5232 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5233 ;
  wire \Madd_n6118_lut[2] ;
  wire \Madd_n6118_lut[4] ;
  wire \Madd_n6118_lut[5] ;
  wire \Madd_n6118_lut[7] ;
  wire \Madd_n6118_lut[9] ;
  wire \Madd_n6118_lut[10] ;
  wire \Madd_n6118_lut[11] ;
  wire \Madd_n6118_lut[12] ;
  wire \Madd_n6118_lut[13] ;
  wire \Madd_n6118_lut[14] ;
  wire \Madd_n6118_lut[15] ;
  wire \Madd_n6118_lut[17] ;
  wire \Madd_n6118_lut[18] ;
  wire \Madd_n6118_lut[20] ;
  wire \Madd_n6118_lut[23] ;
  wire \Madd_n6122_lut[2] ;
  wire \Madd_n6122_lut[4] ;
  wire \Madd_n6122_lut[5] ;
  wire \Madd_n6122_lut[7] ;
  wire \Madd_n6122_lut[9] ;
  wire \Madd_n6122_lut[10] ;
  wire \Madd_n6122_lut[11] ;
  wire \Madd_n6122_lut[12] ;
  wire \Madd_n6122_lut[13] ;
  wire \Madd_n6122_lut[14] ;
  wire \Madd_n6122_lut[15] ;
  wire \Madd_n6122_lut[17] ;
  wire \Madd_n6122_lut[18] ;
  wire \Madd_n6122_lut[20] ;
  wire \Madd_n6122_lut[23] ;
  wire Mmux__n10134_4_5324;
  wire Mmux__n10134_3_5325;
  wire opsis_i2c_samp_carry_5326;
  wire spiflash_clk_5327;
  wire opsis_i2c_samp_count_1_5328;
  wire mux102_8_5355;
  wire mux102_133_5356;
  wire mux102_132_5357;
  wire mux102_125_5358;
  wire mux102_71_5359;
  wire mux102_131_5360;
  wire mux102_124_5361;
  wire mux102_123_5362;
  wire mux102_113_5363;
  wire mux102_7_5364;
  wire mux102_13_5365;
  wire mux102_122_5366;
  wire mux102_121_5367;
  wire mux102_112_5368;
  wire mux102_6_5369;
  wire mux102_12_5370;
  wire mux102_111_5371;
  wire mux102_11_5372;
  wire mux102_10_5373;
  wire mux100_8_5374;
  wire mux100_133_5375;
  wire mux100_132_5376;
  wire mux100_125_5377;
  wire mux100_71_5378;
  wire mux100_131_5379;
  wire mux100_124_5380;
  wire mux100_123_5381;
  wire mux100_113_5382;
  wire mux100_13_5383;
  wire mux100_122_5384;
  wire mux100_121_5385;
  wire mux100_112_5386;
  wire mux100_12_5387;
  wire mux100_111_5388;
  wire mux100_11_5389;
  wire mux100_10_5390;
  wire mux101_8_5391;
  wire mux101_133_5392;
  wire mux101_132_5393;
  wire mux101_125_5394;
  wire mux101_71_5395;
  wire mux101_131_5396;
  wire mux101_124_5397;
  wire mux101_123_5398;
  wire mux101_113_5399;
  wire mux101_7_5400;
  wire mux101_13_5401;
  wire mux101_122_5402;
  wire mux101_121_5403;
  wire mux101_112_5404;
  wire mux101_6_5405;
  wire mux101_12_5406;
  wire mux101_111_5407;
  wire mux101_11_5408;
  wire mux101_10_5409;
  wire mux103_8_5410;
  wire mux103_133_5411;
  wire mux103_132_5412;
  wire mux103_125_5413;
  wire mux103_71_5414;
  wire mux103_131_5415;
  wire mux103_124_5416;
  wire mux103_123_5417;
  wire mux103_113_5418;
  wire mux103_7_5419;
  wire mux103_13_5420;
  wire mux103_122_5421;
  wire mux103_121_5422;
  wire mux103_112_5423;
  wire mux103_6_5424;
  wire mux103_12_5425;
  wire mux103_111_5426;
  wire mux103_11_5427;
  wire mux103_10_5428;
  wire mux104_8_5429;
  wire mux104_133_5430;
  wire mux104_132_5431;
  wire mux104_125_5432;
  wire mux104_71_5433;
  wire mux104_131_5434;
  wire mux104_124_5435;
  wire mux104_123_5436;
  wire mux104_113_5437;
  wire mux104_7_5438;
  wire mux104_13_5439;
  wire mux104_122_5440;
  wire mux104_121_5441;
  wire mux104_112_5442;
  wire mux104_6_5443;
  wire mux104_12_5444;
  wire mux104_111_5445;
  wire mux104_11_5446;
  wire mux104_10_5447;
  wire mux107_14_5448;
  wire mux107_133_5449;
  wire mux107_132_5450;
  wire mux107_125_5451;
  wire mux107_71_5452;
  wire mux107_131_5453;
  wire mux107_124_5454;
  wire mux107_123_5455;
  wire mux107_112_5456;
  wire mux107_13_5457;
  wire mux107_122_5458;
  wire mux107_121_5459;
  wire mux107_111_5460;
  wire mux107_6_5461;
  wire mux107_10_f7_5462;
  wire mux107_12_5463;
  wire mux107_11_5464;
  wire \basesoc_interface_adr<2>1 ;
  wire mux105_8_5466;
  wire mux105_133_5467;
  wire mux105_132_5468;
  wire mux105_125_5469;
  wire mux105_71_5470;
  wire mux105_131_5471;
  wire mux105_124_5472;
  wire mux105_123_5473;
  wire mux105_113_5474;
  wire mux105_7_5475;
  wire mux105_13_5476;
  wire mux105_122_5477;
  wire mux105_121_5478;
  wire mux105_112_5479;
  wire mux105_6_5480;
  wire mux105_12_5481;
  wire mux105_111_5482;
  wire mux105_11_5483;
  wire mux105_10_5484;
  wire mux106_133_5485;
  wire mux106_132_5486;
  wire mux106_125_5487;
  wire mux106_71_5488;
  wire mux106_131_5489;
  wire mux106_124_5490;
  wire mux106_123_5491;
  wire mux106_112_5492;
  wire mux106_13_5493;
  wire mux106_122_5494;
  wire mux106_121_5495;
  wire mux106_111_5496;
  wire mux106_6_5497;
  wire mux106_10_f7_5498;
  wire mux106_12_5499;
  wire mux106_11_5500;
  wire \basesoc_interface_adr<2>11_5501 ;
  wire inst_LPM_MUX_4_f7_5636;
  wire inst_LPM_MUX_6_5637;
  wire inst_LPM_MUX_51_5638;
  wire inst_LPM_MUX_3_f7_5639;
  wire inst_LPM_MUX_5_5640;
  wire inst_LPM_MUX_4_5641;
  wire inst_LPM_MUX1_4_f7_5642;
  wire inst_LPM_MUX1_6_5643;
  wire inst_LPM_MUX1_51_5644;
  wire inst_LPM_MUX1_3_f7_5645;
  wire inst_LPM_MUX1_5_5646;
  wire inst_LPM_MUX1_4_5647;
  wire inst_LPM_MUX4_4_f7_5648;
  wire inst_LPM_MUX4_6_5649;
  wire inst_LPM_MUX4_51_5650;
  wire inst_LPM_MUX4_3_f7_5651;
  wire inst_LPM_MUX4_5_5652;
  wire inst_LPM_MUX4_4_5653;
  wire inst_LPM_MUX2_4_f7_5654;
  wire inst_LPM_MUX2_6_5655;
  wire inst_LPM_MUX2_51_5656;
  wire inst_LPM_MUX2_3_f7_5657;
  wire inst_LPM_MUX2_5_5658;
  wire inst_LPM_MUX2_4_5659;
  wire inst_LPM_MUX3_4_f7_5660;
  wire inst_LPM_MUX3_6_5661;
  wire inst_LPM_MUX3_51_5662;
  wire inst_LPM_MUX3_3_f7_5663;
  wire inst_LPM_MUX3_5_5664;
  wire inst_LPM_MUX3_4_5665;
  wire inst_LPM_MUX5_4_f7_5666;
  wire inst_LPM_MUX5_6_5667;
  wire inst_LPM_MUX5_51_5668;
  wire inst_LPM_MUX5_3_f7_5669;
  wire inst_LPM_MUX5_5_5670;
  wire inst_LPM_MUX5_4_5671;
  wire inst_LPM_MUX6_4_f7_5672;
  wire inst_LPM_MUX6_6_5673;
  wire inst_LPM_MUX6_51_5674;
  wire inst_LPM_MUX6_3_f7_5675;
  wire inst_LPM_MUX6_5_5676;
  wire inst_LPM_MUX6_4_5677;
  wire inst_LPM_MUX9_4_f7_5678;
  wire inst_LPM_MUX9_6_5679;
  wire inst_LPM_MUX9_51_5680;
  wire inst_LPM_MUX9_3_f7_5681;
  wire inst_LPM_MUX9_5_5682;
  wire inst_LPM_MUX9_4_5683;
  wire inst_LPM_MUX7_4_f7_5684;
  wire inst_LPM_MUX7_6_5685;
  wire inst_LPM_MUX7_51_5686;
  wire inst_LPM_MUX7_3_f7_5687;
  wire inst_LPM_MUX7_5_5688;
  wire inst_LPM_MUX7_4_5689;
  wire inst_LPM_MUX8_4_f7_5690;
  wire inst_LPM_MUX8_6_5691;
  wire inst_LPM_MUX8_51_5692;
  wire inst_LPM_MUX8_3_f7_5693;
  wire inst_LPM_MUX8_5_5694;
  wire inst_LPM_MUX8_4_5695;
  wire inst_LPM_MUX10_4_f7_5696;
  wire inst_LPM_MUX10_6_5697;
  wire inst_LPM_MUX10_51_5698;
  wire inst_LPM_MUX10_3_f7_5699;
  wire inst_LPM_MUX10_5_5700;
  wire inst_LPM_MUX10_4_5701;
  wire inst_LPM_MUX11_4_f7_5702;
  wire inst_LPM_MUX11_6_5703;
  wire inst_LPM_MUX11_51_5704;
  wire inst_LPM_MUX11_3_f7_5705;
  wire inst_LPM_MUX11_5_5706;
  wire inst_LPM_MUX11_4_5707;
  wire inst_LPM_MUX14_4_f7_5708;
  wire inst_LPM_MUX14_6_5709;
  wire inst_LPM_MUX14_51_5710;
  wire inst_LPM_MUX14_3_f7_5711;
  wire inst_LPM_MUX14_5_5712;
  wire inst_LPM_MUX14_4_5713;
  wire inst_LPM_MUX12_4_f7_5714;
  wire inst_LPM_MUX12_6_5715;
  wire inst_LPM_MUX12_51_5716;
  wire inst_LPM_MUX12_3_f7_5717;
  wire inst_LPM_MUX12_5_5718;
  wire inst_LPM_MUX12_4_5719;
  wire inst_LPM_MUX13_4_f7_5720;
  wire inst_LPM_MUX13_6_5721;
  wire inst_LPM_MUX13_51_5722;
  wire inst_LPM_MUX13_3_f7_5723;
  wire inst_LPM_MUX13_5_5724;
  wire inst_LPM_MUX13_4_5725;
  wire inst_LPM_MUX15_4_f7_5726;
  wire inst_LPM_MUX15_6_5727;
  wire inst_LPM_MUX15_51_5728;
  wire inst_LPM_MUX15_3_f7_5729;
  wire inst_LPM_MUX15_5_5730;
  wire inst_LPM_MUX15_4_5731;
  wire inst_LPM_MUX16_4_f7_5732;
  wire inst_LPM_MUX16_6_5733;
  wire inst_LPM_MUX16_51_5734;
  wire inst_LPM_MUX16_3_f7_5735;
  wire inst_LPM_MUX16_5_5736;
  wire inst_LPM_MUX16_4_5737;
  wire inst_LPM_MUX19_4_f7_5738;
  wire inst_LPM_MUX19_6_5739;
  wire inst_LPM_MUX19_51_5740;
  wire inst_LPM_MUX19_3_f7_5741;
  wire inst_LPM_MUX19_5_5742;
  wire inst_LPM_MUX19_4_5743;
  wire inst_LPM_MUX17_4_f7_5744;
  wire inst_LPM_MUX17_6_5745;
  wire inst_LPM_MUX17_51_5746;
  wire inst_LPM_MUX17_3_f7_5747;
  wire inst_LPM_MUX17_5_5748;
  wire inst_LPM_MUX17_4_5749;
  wire inst_LPM_MUX18_4_f7_5750;
  wire inst_LPM_MUX18_6_5751;
  wire inst_LPM_MUX18_51_5752;
  wire inst_LPM_MUX18_3_f7_5753;
  wire inst_LPM_MUX18_5_5754;
  wire inst_LPM_MUX18_4_5755;
  wire inst_LPM_MUX20_4_f7_5756;
  wire inst_LPM_MUX20_6_5757;
  wire inst_LPM_MUX20_51_5758;
  wire inst_LPM_MUX20_3_f7_5759;
  wire inst_LPM_MUX20_5_5760;
  wire inst_LPM_MUX20_4_5761;
  wire inst_LPM_MUX21_4_f7_5762;
  wire inst_LPM_MUX21_6_5763;
  wire inst_LPM_MUX21_51_5764;
  wire inst_LPM_MUX21_3_f7_5765;
  wire inst_LPM_MUX21_5_5766;
  wire inst_LPM_MUX21_4_5767;
  wire inst_LPM_MUX24_4_f7_5768;
  wire inst_LPM_MUX24_6_5769;
  wire inst_LPM_MUX24_51_5770;
  wire inst_LPM_MUX24_3_f7_5771;
  wire inst_LPM_MUX24_5_5772;
  wire inst_LPM_MUX24_4_5773;
  wire inst_LPM_MUX22_4_f7_5774;
  wire inst_LPM_MUX22_6_5775;
  wire inst_LPM_MUX22_51_5776;
  wire inst_LPM_MUX22_3_f7_5777;
  wire inst_LPM_MUX22_5_5778;
  wire inst_LPM_MUX22_4_5779;
  wire inst_LPM_MUX23_4_f7_5780;
  wire inst_LPM_MUX23_6_5781;
  wire inst_LPM_MUX23_51_5782;
  wire inst_LPM_MUX23_3_f7_5783;
  wire inst_LPM_MUX23_5_5784;
  wire inst_LPM_MUX23_4_5785;
  wire inst_LPM_MUX25_4_f7_5786;
  wire inst_LPM_MUX25_6_5787;
  wire inst_LPM_MUX25_51_5788;
  wire inst_LPM_MUX25_3_f7_5789;
  wire inst_LPM_MUX25_5_5790;
  wire inst_LPM_MUX25_4_5791;
  wire inst_LPM_MUX26_4_f7_5792;
  wire inst_LPM_MUX26_6_5793;
  wire inst_LPM_MUX26_51_5794;
  wire inst_LPM_MUX26_3_f7_5795;
  wire inst_LPM_MUX26_5_5796;
  wire inst_LPM_MUX26_4_5797;
  wire inst_LPM_MUX29_4_f7_5798;
  wire inst_LPM_MUX29_6_5799;
  wire inst_LPM_MUX29_51_5800;
  wire inst_LPM_MUX29_3_f7_5801;
  wire inst_LPM_MUX29_5_5802;
  wire inst_LPM_MUX29_4_5803;
  wire inst_LPM_MUX27_4_f7_5804;
  wire inst_LPM_MUX27_6_5805;
  wire inst_LPM_MUX27_51_5806;
  wire inst_LPM_MUX27_3_f7_5807;
  wire inst_LPM_MUX27_5_5808;
  wire inst_LPM_MUX27_4_5809;
  wire inst_LPM_MUX28_4_f7_5810;
  wire inst_LPM_MUX28_6_5811;
  wire inst_LPM_MUX28_51_5812;
  wire inst_LPM_MUX28_3_f7_5813;
  wire inst_LPM_MUX28_5_5814;
  wire inst_LPM_MUX28_4_5815;
  wire inst_LPM_MUX30_4_f7_5816;
  wire inst_LPM_MUX30_6_5817;
  wire inst_LPM_MUX30_51_5818;
  wire inst_LPM_MUX30_3_f7_5819;
  wire inst_LPM_MUX30_5_5820;
  wire inst_LPM_MUX30_4_5821;
  wire inst_LPM_MUX31_4_f7_5822;
  wire inst_LPM_MUX31_6_5823;
  wire inst_LPM_MUX31_51_5824;
  wire inst_LPM_MUX31_3_f7_5825;
  wire inst_LPM_MUX31_5_5826;
  wire inst_LPM_MUX31_4_5827;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_5828 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_5829 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_5830 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_5831 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_5832 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_5833 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_5834 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_5835 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_5836 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_5837 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_5838 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_5839 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_5840 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ;
  wire basesoc_port_cmd_ready3_5842;
  wire Mmux_GND_1_o_GND_1_o_MUX_736_o11;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1;
  wire \basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire basesoc_zero_trigger_INV_287_o;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT211 ;
  wire n0185;
  wire \opsisi2c_state_FSM_FFd2-In2 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ;
  wire \opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT331 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19242 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_5863 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2211 ;
  wire _n11025;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10321 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_5869 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ;
  wire _n11044;
  wire _n11031;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ;
  wire _n11038;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 ;
  wire _n11058;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire _n110511_FRB_5882;
  wire basesoc_sdram_phaseinjector2_command_issue_re;
  wire _n11158111_FRB_5884;
  wire _n1106211;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ;
  wire basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire n0164;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ;
  wire \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_5904 ;
  wire \Mmux_basesoc_data_port_dat_w<0>113 ;
  wire \Mmux_basesoc_data_port_dat_w<0>111_5906 ;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ;
  wire \spiflash_counter[7]_PWR_1_o_equal_1717_o ;
  wire n1116;
  wire basesoc_done;
  wire basesoc_shared_ack;
  wire \basesoc_slave_sel<0><28>1 ;
  wire \basesoc_slave_sel<0><28>11_5995 ;
  wire \spiflash_counter[7]_GND_1_o_equal_1712_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1710_o ;
  wire \spiflash_i1[1]_PWR_1_o_equal_1705_o ;
  wire rhs_array_muxed47;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o;
  wire basesoc_write_from_slave;
  wire basesoc_ack;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_port_cmd_ready131;
  wire basesoc_port_cmd_ready;
  wire basesoc_port_cmd_ready32_6012;
  wire n0681;
  wire basesoc_port_cmd_ready14_6014;
  wire \n0853<3>1 ;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o;
  wire n0768;
  wire basesoc_port_cmd_ready2_6021;
  wire \n0766<3>1 ;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_port_cmd_ready12;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_6025;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire n1029;
  wire basesoc_sdram_bankmachine3_row_open;
  wire basesoc_sdram_bankmachine2_row_open;
  wire basesoc_sdram_bankmachine7_row_open;
  wire basesoc_sdram_bankmachine6_row_open;
  wire basesoc_sdram_bankmachine1_row_open;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine5_row_open;
  wire basesoc_sdram_bankmachine4_row_open;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_6047 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_6048 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6052 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_max_time1;
  wire _n6965;
  wire _n6983;
  wire _n6939;
  wire _n7496;
  wire _n7350;
  wire _n6987;
  wire basesoc_sdram_read_available;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire rhs_array_muxed0;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6085;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6087;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6089;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6091;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6093;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6095;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6097;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6099;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire _n7036;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire _n7029;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire _n7008;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire _n6946;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire _n6889;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire _n6833;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire _n6826;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire _n6819;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_6125 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6129 ;
  wire basesoc_sdram_choose_req_grant_SF90;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_6134 ;
  wire basesoc_sdram_choose_req_ce;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 ;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire array_muxed17_INV_392_o2;
  wire basesoc_sdram_bankmachine0_row_open;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire n0506;
  wire basesoc_port_cmd_ready4;
  wire front_panel_done;
  wire GND_1_o_GND_1_o_MUX_747_o1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_lut<0> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_cy<3> ;
  wire \VexRiscv/execute_arbitration_isStuckByOthers ;
  wire \VexRiscv/_zz_218_ ;
  wire \VexRiscv/_zz_224_ ;
  wire \VexRiscv/execute_CsrPlugin_writeEnable ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ;
  wire \VexRiscv/_n8184 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ;
  wire \VexRiscv/_n8182 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ;
  wire \VexRiscv/Mmux__zz_36_101_6196 ;
  wire \VexRiscv/_zz_223__6197 ;
  wire \VexRiscv/Mmux_decode_RS11101_6198 ;
  wire \VexRiscv/_zz_242_110 ;
  wire \VexRiscv/_zz_165_ ;
  wire \VexRiscv/_zz_160_110 ;
  wire \VexRiscv/_zz_161_110 ;
  wire \VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ;
  wire \VexRiscv/_zz_169_ ;
  wire \VexRiscv/execute_SrcPlugin_less ;
  wire \VexRiscv/Mmux_decode_RS1142 ;
  wire \VexRiscv/_zz_242_261 ;
  wire \VexRiscv/_zz_164_ ;
  wire \VexRiscv/_zz_160_261 ;
  wire \VexRiscv/_zz_161_261 ;
  wire \VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ;
  wire \VexRiscv/_zz_168_ ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ;
  wire \VexRiscv/_zz_167_ ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ;
  wire \VexRiscv/_zz_166_ ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 ;
  wire \VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ;
  wire \VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ;
  wire \VexRiscv/Mmux__zz_79_1011 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_lut<0> ;
  wire \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_cy<3> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ;
  wire \VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ;
  wire \VexRiscv/_zz_235_ ;
  wire \VexRiscv/CsrPlugin_jumpInterface_valid ;
  wire \VexRiscv/_n5006 ;
  wire \VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ;
  wire \VexRiscv/n07011 ;
  wire \VexRiscv/_n5040 ;
  wire \VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ;
  wire \VexRiscv/decode_arbitration_isValid ;
  wire \VexRiscv/_n5040<1>112 ;
  wire \VexRiscv/_n5040<1>113 ;
  wire \VexRiscv/_n5040<1>122 ;
  wire \VexRiscv/decode_arbitration_isStuck ;
  wire \VexRiscv/IBusCachedPlugin_rsp_redoFetch ;
  wire \VexRiscv/decode_arbitration_isFlushed ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ;
  wire \VexRiscv/_zz_102_<4>1 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ;
  wire \VexRiscv/execute_arbitration_haltItself ;
  wire \VexRiscv/_zz_225_ ;
  wire \VexRiscv/_zz_458_1 ;
  wire \VexRiscv/decode_SRC_USE_SUB_LESS_INV_507_o ;
  wire \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<2> ;
  wire \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<0> ;
  wire \VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ;
  wire \VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6367 ;
  wire \VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6370 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<31>_6466 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<30>_6467 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<29>_6468 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<28>_6469 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<27>_6470 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<26>_6471 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<25>_6472 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<24>_6473 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<23>_6474 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<22>_6475 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<21>_6476 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<20>_6477 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<19>_6478 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<18>_6479 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<17>_6480 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<16>_6481 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<15>_6482 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<14>_6483 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<13>_6484 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<12>_6485 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<11>_6486 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<10>_6487 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<9>_6488 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<8>_6489 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<7>_6490 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<6>_6491 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<5>_6492 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<4>_6493 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<3>_6494 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<2>_6495 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<1>_6496 ;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_6497 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<30>_6565 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<29>_6566 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<28>_6567 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<27>_6568 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<26>_6569 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<25>_6570 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<24>_6571 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<23>_6572 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<22>_6573 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<21>_6574 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<20>_6575 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<19>_6576 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<18>_6577 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<17>_6578 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<16>_6579 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<15>_6580 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<14>_6581 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<13>_6582 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<12>_6583 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<11>_6584 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<10>_6585 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<9>_6586 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<8>_6587 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<7>_6588 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<6>_6589 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<5>_6590 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<4>_6591 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<3>_6592 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<2>_6593 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<1>_6594 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_6595 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_6751 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_6752 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_6753 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_6754 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_6755 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_6756 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_6757 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_6758 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_6759 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_6760 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_6761 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_6762 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_6763 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_6764 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_6765 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_6766 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_6767 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_6768 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_6769 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_6770 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_6771 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_6772 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_6773 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_6774 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_6775 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_6776 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_6777 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_6778 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<2>_6779 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_lut<2>_6780 ;
  wire \VexRiscv/_n5228_inv ;
  wire \VexRiscv/_n5043_inv ;
  wire \VexRiscv/_n5175_inv ;
  wire \VexRiscv/_n5062_inv ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_630_o_inv ;
  wire \VexRiscv/_n5218_inv ;
  wire \VexRiscv/_n5206_inv ;
  wire \VexRiscv/_n5120_inv ;
  wire \VexRiscv/_n5079_inv ;
  wire \VexRiscv/_n5072_inv ;
  wire \VexRiscv/_n5036_inv ;
  wire \VexRiscv/CsrPlugin_exception_inv ;
  wire \VexRiscv/execute_arbitration_isStuckByOthers_inv ;
  wire \VexRiscv/_n5224_inv ;
  wire \VexRiscv/_n5129_inv ;
  wire \VexRiscv/execute_arbitration_isStuck_inv ;
  wire \VexRiscv/_zz_394_[3] ;
  wire \VexRiscv/_zz_354_ ;
  wire \VexRiscv/_zz_406_ ;
  wire \VexRiscv/_zz_365_ ;
  wire \VexRiscv/_zz_473_ ;
  wire \VexRiscv/_zz_459_ ;
  wire \VexRiscv/_zz_458__6809 ;
  wire \VexRiscv/_zz_392_ ;
  wire \VexRiscv/_zz_366_ ;
  wire \VexRiscv/_zz_46_ ;
  wire \VexRiscv/_zz_28_ ;
  wire \VexRiscv/_zz_394_[2] ;
  wire \VexRiscv/execute_DBusSimplePlugin_skipCmd ;
  wire \VexRiscv/_n5008 ;
  wire \VexRiscv/_zz_426_ ;
  wire \VexRiscv/_zz_404_ ;
  wire \VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<0> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<1> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<2> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<3> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<4> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<5> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<6> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<7> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<8> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<9> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<10> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<11> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<12> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<13> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<14> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<15> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<16> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<17> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<18> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<19> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<20> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<21> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<22> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<23> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<24> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<25> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<26> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<27> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<28> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<29> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<30> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<31> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<32> ;
  wire \VexRiscv/IBusCachedPlugin_fetcherflushIt ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<0> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<1> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<2> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<3> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<4> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<5> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<6> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<7> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<8> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<9> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<10> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<11> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<12> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<13> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<14> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<15> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<16> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<17> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<18> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<19> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<20> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<21> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<22> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<23> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<24> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<25> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<26> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<27> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<28> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<29> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<30> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<31> ;
  wire \VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<32> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<0> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<1> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<2> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<3> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<4> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<5> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<6> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<7> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<8> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<9> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<10> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<11> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<12> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<13> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<14> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<15> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<16> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<17> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<18> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<19> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<20> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<21> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<22> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<23> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<24> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<25> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<26> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<27> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<28> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<29> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<30> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<31> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<0> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<1> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<2> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1891_o ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1889_o ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o ;
  wire \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o ;
  wire \VexRiscv/_zz_448_ ;
  wire \VexRiscv/_zz_456_ ;
  wire \VexRiscv/_zz_394_[11] ;
  wire \VexRiscv/_zz_351_ ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_GND_21_o_MUX_1874_o ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1915_o ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1880_o ;
  wire \VexRiscv/_zz_205_ ;
  wire \VexRiscv/zz_114__GND_21_o_MUX_1869_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o ;
  wire \VexRiscv/_zz_198_ ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<0> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<1> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<2> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<3> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<4> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<5> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<6> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<7> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<8> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<9> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<10> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<11> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<12> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<13> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<14> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<15> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<16> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<17> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<18> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<19> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<20> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<21> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<22> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<23> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<24> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<25> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<26> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<27> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<28> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<29> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<30> ;
  wire \VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<31> ;
  wire \VexRiscv/_zz_31__7275 ;
  wire \VexRiscv/execute_BranchPlugin_eq ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<0> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<1> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<2> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<3> ;
  wire \VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<4> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_795_o ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1890_o ;
  wire \VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1909_o ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<2> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<3> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<4> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<5> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<6> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<7> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<8> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<9> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<10> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<11> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<12> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<13> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<14> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<15> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<16> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<17> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<18> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<19> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<20> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<21> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<22> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<23> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<24> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<25> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<26> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<27> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<28> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<29> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<30> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<31> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<1> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<2> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<3> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<4> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<5> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<6> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<7> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<8> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<9> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<10> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<11> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<12> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<13> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<14> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<15> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<16> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<17> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<18> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<19> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<20> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<21> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<22> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<23> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<24> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<25> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<26> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<27> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<28> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<29> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<30> ;
  wire \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<31> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<32> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<33> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<34> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<35> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<36> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<37> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<38> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<39> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<40> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<41> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<42> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<43> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<44> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<45> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<46> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<47> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<48> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<49> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<50> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<51> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<52> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<53> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<54> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<55> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<56> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<57> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<58> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<59> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<60> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<61> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<62> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<63> ;
  wire \VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<64> ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2017_o ;
  wire \VexRiscv/_zz_234__7797 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1878_o ;
  wire \VexRiscv/_zz_160_ ;
  wire \VexRiscv/lastStageRegFileWrite_valid ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ;
  wire \VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1921_o ;
  wire \VexRiscv/_zz_322__1_7813 ;
  wire \VexRiscv/_zz_322__2_7814 ;
  wire \VexRiscv/_zz_322__3_7815 ;
  wire \VexRiscv/_zz_322__4_7816 ;
  wire \VexRiscv/_zz_322__5_7817 ;
  wire \VexRiscv/_zz_322__6_7818 ;
  wire \VexRiscv/_zz_322__7_7819 ;
  wire \VexRiscv/_zz_322__8_7820 ;
  wire \VexRiscv/_zz_322__9_7821 ;
  wire \VexRiscv/_zz_322__10_7822 ;
  wire \VexRiscv/_zz_322__11_7823 ;
  wire \VexRiscv/_zz_322__12_7824 ;
  wire \VexRiscv/_zz_322__13_7825 ;
  wire \VexRiscv/_zz_322__14_7826 ;
  wire \VexRiscv/_zz_322__15_7827 ;
  wire \VexRiscv/_zz_322__16_7828 ;
  wire \VexRiscv/_zz_322__17_7829 ;
  wire \VexRiscv/_zz_322__18_7830 ;
  wire \VexRiscv/_zz_322__19_7831 ;
  wire \VexRiscv/_zz_322__20_7832 ;
  wire \VexRiscv/_zz_322__21_7833 ;
  wire \VexRiscv/_zz_322__22_7834 ;
  wire \VexRiscv/_zz_322__23_7835 ;
  wire \VexRiscv/_zz_322__24_7836 ;
  wire \VexRiscv/_zz_322__25_7837 ;
  wire \VexRiscv/_zz_322__26_7838 ;
  wire \VexRiscv/_zz_322__27_7839 ;
  wire \VexRiscv/_zz_322__28_7840 ;
  wire \VexRiscv/_zz_322__29_7841 ;
  wire \VexRiscv/_zz_322__30_7842 ;
  wire \VexRiscv/_zz_322__31_7843 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_rs1_32_7845 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7849 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ;
  wire \VexRiscv/memory_arbitration_isValid_7853 ;
  wire \VexRiscv/execute_arbitration_isValid_7854 ;
  wire \VexRiscv/CsrPlugin_mie_MSIE_7887 ;
  wire \VexRiscv/CsrPlugin_mie_MTIE_7888 ;
  wire \VexRiscv/CsrPlugin_mie_MEIE_7889 ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_7890 ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_7891 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_7892 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7893 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ;
  wire \VexRiscv/_zz_114__7895 ;
  wire \VexRiscv/_zz_112__7896 ;
  wire \VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ;
  wire \VexRiscv/decode_to_execute_IS_RS1_SIGNED_7939 ;
  wire \VexRiscv/execute_to_memory_IS_DIV_7940 ;
  wire \VexRiscv/decode_to_execute_IS_DIV_7941 ;
  wire \VexRiscv/execute_to_memory_IS_MUL_7944 ;
  wire \VexRiscv/decode_to_execute_IS_MUL_7945 ;
  wire \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ;
  wire \VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ;
  wire \VexRiscv/decode_to_execute_MEMORY_ENABLE_8003 ;
  wire \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8008 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8009 ;
  wire \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ;
  wire \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8043 ;
  wire \VexRiscv/execute_to_memory_BRANCH_DO_8076 ;
  wire \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8077 ;
  wire \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 ;
  wire \VexRiscv/execute_to_memory_ENV_CTRL_0_8079 ;
  wire \VexRiscv/decode_to_execute_ENV_CTRL_0_8080 ;
  wire \VexRiscv/execute_to_memory_MEMORY_STORE_8081 ;
  wire \VexRiscv/decode_to_execute_MEMORY_STORE_8082 ;
  wire \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ;
  wire \VexRiscv/decode_to_execute_IS_CSR_8174 ;
  wire \VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[12] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[14] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[28] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[29] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[13] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[7] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[8] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[9] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[10] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[11] ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_8345 ;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ;
  wire \VexRiscv/CsrPlugin_interrupt_valid_8425 ;
  wire \VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ;
  wire \VexRiscv/CsrPlugin_mip_MSIP_8492 ;
  wire \VexRiscv/_zz_203__8493 ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[7] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[8] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[9] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[10] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[11] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[14] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[12] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[13] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[28] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[29] ;
  wire \VexRiscv/writeBack_arbitration_isValid_8536 ;
  wire \VexRiscv/CsrPlugin_hadException_8539 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8541 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8543 ;
  wire \VexRiscv/_zz_161__8544 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8545 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8546 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ;
  wire \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ;
  wire \VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_8584 ;
  wire \VexRiscv/_zz_149__8585 ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_booted_8586 ;
  wire \VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8765 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8766 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8767 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8768 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8769 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8770 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8771 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8772 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8773 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8774 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8775 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8776 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8777 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<2>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<1>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<0>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_12_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_13_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8799 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_3__8845 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_9_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8850 ;
  wire xilinxasyncresetsynchronizerimpl11_8851;
  wire xilinxasyncresetsynchronizerimpl12_8852;
  wire N0;
  wire N242;
  wire N434;
  wire N61;
  wire \basesoc_csrcon_dat_r<1>1_8857 ;
  wire \basesoc_csrcon_dat_r<1>2_8858 ;
  wire N81;
  wire N1010;
  wire N121;
  wire N141;
  wire N1610;
  wire N181;
  wire N201;
  wire N2210;
  wire N243;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8869 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8871 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8873 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8874 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8875 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8877 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8878 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8879 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8881 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8882 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8883 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8885 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8886 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8887 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_8889 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_8890 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8891 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_8893 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_8894 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8895 ;
  wire \basesoc_zero_trigger_INV_287_o<31>1_8897 ;
  wire \basesoc_zero_trigger_INV_287_o<31>2_8898 ;
  wire \basesoc_zero_trigger_INV_287_o<31>3_8899 ;
  wire \basesoc_zero_trigger_INV_287_o<31>4_8900 ;
  wire \basesoc_zero_trigger_INV_287_o<31>5_8901 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8903 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8904 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_8905 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT16_8906 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8908 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8910 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8912 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8914 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8916 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8917 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8918 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8919 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8920 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8922 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8923 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8924 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8925 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8926 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8928 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8929 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8930 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8931 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8932 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8934 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8935 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8936 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8937 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8938 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8940 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8941 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8942 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8943 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8944 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8946 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8947 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8949 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8950 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_8951 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_8952 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_8953 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT224_8954 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT225_8955 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_8957 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_8958 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_8959 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT195_8960 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT196_8961 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT197_8962 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_8963 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_8964 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT105_8965 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT106_8966 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT107_8967 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT108_8968 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8970 ;
  wire N261;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8972 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8973 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8975 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8977 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8979 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8981 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8983 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8985 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8987 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8989 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8991 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8993 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8995 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8997 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8999 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9001 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9003 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9004 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9005 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9007 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9008 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9009 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9011 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9012 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9013 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9015 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9016 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9017 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9019 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9020 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9021 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9023 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9024 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9025 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9027 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9028 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9029 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9031 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9032 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9033 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9035 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9036 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9037 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9039 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9040 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9041 ;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11;
  wire Mmux_basesoc_shared_dat_r12;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r21;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r31;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_9050;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_9052;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_9054;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_9056;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_9058;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_9060;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_9062;
  wire Mmux_basesoc_shared_dat_r111_9063;
  wire Mmux_basesoc_shared_dat_r112_9064;
  wire Mmux_basesoc_shared_dat_r121_9065;
  wire Mmux_basesoc_shared_dat_r122_9066;
  wire Mmux_basesoc_shared_dat_r123_9067;
  wire Mmux_basesoc_shared_dat_r13;
  wire Mmux_basesoc_shared_dat_r131_9069;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_9071;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_9073;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_9075;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_9077;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_9079;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_9081;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_9083;
  wire Mmux_basesoc_shared_dat_r211_9084;
  wire Mmux_basesoc_shared_dat_r212_9085;
  wire Mmux_basesoc_shared_dat_r22;
  wire Mmux_basesoc_shared_dat_r221_9087;
  wire Mmux_basesoc_shared_dat_r23;
  wire Mmux_basesoc_shared_dat_r231_9089;
  wire Mmux_basesoc_shared_dat_r232_9090;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_9092;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_9094;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_9096;
  wire Mmux_basesoc_shared_dat_r262_9097;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_9099;
  wire Mmux_basesoc_shared_dat_r272_9100;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_9102;
  wire Mmux_basesoc_shared_dat_r282_9103;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_9105;
  wire Mmux_basesoc_shared_dat_r292_9106;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_9108;
  wire Mmux_basesoc_shared_dat_r302_9109;
  wire Mmux_basesoc_shared_dat_r311_9110;
  wire Mmux_basesoc_shared_dat_r312_9111;
  wire Mmux_basesoc_shared_dat_r32;
  wire Mmux_basesoc_shared_dat_r321_9113;
  wire _n10292_inv1_9114;
  wire _n10292_inv2_9115;
  wire _n10292_inv3_9116;
  wire _n10292_inv4_9117;
  wire _n10292_inv5_9118;
  wire _n10292_inv6_9119;
  wire N2810;
  wire \basesoc_done<19>1_9122 ;
  wire \basesoc_done<19>2_9123 ;
  wire \basesoc_slave_sel<0><28>12_9124 ;
  wire \basesoc_slave_sel<0><28>13_9125 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9127 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9128 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9129 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9131 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9132 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9133 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire N306;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9139 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_9141;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_9142;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_9143;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_9144;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_9145;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_9146;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_9147;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_9148;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_9149;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_9150;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_9151;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_9152;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_9153;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_9154;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_9156;
  wire N3410;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9159 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9160 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9162 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9163 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9164 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9166;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9168;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9169;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9170;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9171;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9172;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9173;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9174;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9176;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9177;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9178;
  wire basesoc_sdram_read_available1_9179;
  wire basesoc_sdram_read_available2_9180;
  wire basesoc_sdram_write_available1_9181;
  wire basesoc_sdram_write_available2_9182;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9184;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9185;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9186;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9187;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9188;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9189;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9190;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_9191;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9192;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9193;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9194;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_9195;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9196;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9197;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9198;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9199 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9200 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9201 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9202 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9203 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9204 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9205 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed6;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_9207;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9209 ;
  wire \front_panel_done<25>1_9211 ;
  wire \front_panel_done<25>2_9212 ;
  wire \front_panel_done<25>3_9213 ;
  wire N3610;
  wire N381;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32_9222;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31_9223;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22_9233;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21_9234;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12_9244;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11_9245;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32_9254;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31_9255;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22_9265;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21_9266;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12_9276;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11_9277;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ;
  wire \opsisi2c_state_FSM_FFd4-In11_9287 ;
  wire \opsisi2c_state_FSM_FFd4-In12_9288 ;
  wire \opsisi2c_state_FSM_FFd4-In13_9289 ;
  wire \opsisi2c_state_FSM_FFd1-In31_9290 ;
  wire \opsisi2c_state_FSM_FFd1-In32_9291 ;
  wire \opsisi2c_state_FSM_FFd1-In33_9292 ;
  wire \opsisi2c_state_FSM_FFd1-In34_9293 ;
  wire \opsisi2c_state_FSM_FFd2-In51_9294 ;
  wire \opsisi2c_state_FSM_FFd2-In52_9295 ;
  wire \opsisi2c_state_FSM_FFd2-In53_9296 ;
  wire \opsisi2c_state_FSM_FFd2-In54_9297 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9298 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9299 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9300 ;
  wire basesoc_port_cmd_ready1_9301;
  wire basesoc_port_cmd_ready5_9302;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9303 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9304 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1_9305 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9306 ;
  wire N401;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_9308 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9309 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_9310 ;
  wire N4210;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1_9312 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9313 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_9314 ;
  wire \cache_state_FSM_FFd3-In2_9315 ;
  wire \multiplexer_state_FSM_FFd2-In1_9316 ;
  wire \multiplexer_state_FSM_FFd2-In2_9317 ;
  wire \multiplexer_state_FSM_FFd2-In3_9318 ;
  wire \multiplexer_state_FSM_FFd2-In5_9319 ;
  wire \multiplexer_state_FSM_FFd1-In11_9320 ;
  wire \multiplexer_state_FSM_FFd1-In12_9321 ;
  wire \multiplexer_state_FSM_FFd1-In13_9322 ;
  wire \opsisi2c_state_FSM_FFd3-In31_9323 ;
  wire \opsisi2c_state_FSM_FFd3-In32_9324 ;
  wire N461;
  wire N4810;
  wire N50;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o1_9328;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o2_9329;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o3_9330;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o4_9331;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o5_9332;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o6_9333;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o7_9334;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o8_9335;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o9_9336;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N52;
  wire N54;
  wire N58;
  wire N60;
  wire \basesoc_csrcon_dat_r<0>1_9342 ;
  wire \basesoc_csrcon_dat_r<0>2_9343 ;
  wire N62;
  wire N64;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9347 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT164_9348 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9350 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25_9351 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9352 ;
  wire N68;
  wire N70;
  wire N72;
  wire N74;
  wire \bankmachine0_state_FSM_FFd3-In1_9357 ;
  wire N76;
  wire \bankmachine0_state_FSM_FFd1-In1_9359 ;
  wire N78;
  wire \bankmachine1_state_FSM_FFd3-In1_9361 ;
  wire N80;
  wire \bankmachine1_state_FSM_FFd1-In1_9363 ;
  wire N821;
  wire \bankmachine2_state_FSM_FFd3-In1_9365 ;
  wire N841;
  wire \bankmachine2_state_FSM_FFd1-In1_9367 ;
  wire N8610;
  wire \bankmachine3_state_FSM_FFd3-In1_9369 ;
  wire N882;
  wire \bankmachine3_state_FSM_FFd1-In1_9371 ;
  wire N901;
  wire \bankmachine4_state_FSM_FFd3-In1_9373 ;
  wire N9210;
  wire \bankmachine4_state_FSM_FFd1-In1_9375 ;
  wire N946;
  wire \bankmachine5_state_FSM_FFd3-In1_9377 ;
  wire N961;
  wire \bankmachine5_state_FSM_FFd1-In1_9379 ;
  wire N9810;
  wire \bankmachine6_state_FSM_FFd3-In1_9381 ;
  wire N10010;
  wire \bankmachine6_state_FSM_FFd1-In1_9383 ;
  wire N1021;
  wire \bankmachine7_state_FSM_FFd3-In1_9385 ;
  wire N1041;
  wire \bankmachine7_state_FSM_FFd1-In1_9387 ;
  wire N1061;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_9390 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 ;
  wire N1101;
  wire N1121;
  wire N114;
  wire basesoc_port_cmd_ready41_9398;
  wire basesoc_port_cmd_ready42_9399;
  wire N116;
  wire N118;
  wire N120;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_9404;
  wire Mmux_array_muxed2112_9405;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9406 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9407 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9408 ;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire N134;
  wire \VexRiscv/_n8184<3>1_9417 ;
  wire \VexRiscv/_n8182<7>1_9419 ;
  wire \VexRiscv/_n8180<11>1_9420 ;
  wire \VexRiscv/_n8180<11>2_9421 ;
  wire \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o1 ;
  wire \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ;
  wire \VexRiscv/Mmux_execute_arbitration_haltItself11 ;
  wire N138;
  wire \VexRiscv/decode_arbitration_isStuck1_9426 ;
  wire \VexRiscv/decode_arbitration_isStuck2_9427 ;
  wire \VexRiscv/decode_arbitration_isStuck3_9428 ;
  wire \VexRiscv/decode_arbitration_isStuck4_9429 ;
  wire \VexRiscv/decode_arbitration_isStuck6_9430 ;
  wire \VexRiscv/decode_arbitration_isStuck7_9431 ;
  wire \VexRiscv/decode_arbitration_isStuck8_9432 ;
  wire \VexRiscv/decode_arbitration_isStuck9_9433 ;
  wire N140;
  wire N142;
  wire \VexRiscv/Mmux__zz_36_131 ;
  wire \VexRiscv/Mmux__zz_36_132_9437 ;
  wire \VexRiscv/Mmux__zz_36_1 ;
  wire \VexRiscv/Mmux__zz_36_11 ;
  wire \VexRiscv/Mmux__zz_36_12_9440 ;
  wire \VexRiscv/Mmux__zz_36_24_9441 ;
  wire \VexRiscv/Mmux__zz_36_241_9442 ;
  wire \VexRiscv/Mmux__zz_36_242_9443 ;
  wire N144;
  wire N1461;
  wire N1481;
  wire \VexRiscv/Mmux__zz_36_33_9447 ;
  wire \VexRiscv/Mmux__zz_36_332 ;
  wire \VexRiscv/Mmux__zz_36_10 ;
  wire \VexRiscv/Mmux__zz_36_102_9450 ;
  wire \VexRiscv/Mmux__zz_36_103_9451 ;
  wire \VexRiscv/Mmux__zz_36_2 ;
  wire \VexRiscv/Mmux__zz_36_21 ;
  wire \VexRiscv/Mmux__zz_36_22 ;
  wire \VexRiscv/Mmux__zz_36_111_9455 ;
  wire \VexRiscv/Mmux__zz_36_112_9456 ;
  wire \VexRiscv/Mmux__zz_36_113_9457 ;
  wire \VexRiscv/Mmux__zz_36_3 ;
  wire \VexRiscv/Mmux__zz_36_31 ;
  wire \VexRiscv/Mmux__zz_36_32 ;
  wire \VexRiscv/Mmux__zz_36_4 ;
  wire \VexRiscv/Mmux__zz_36_41_9462 ;
  wire \VexRiscv/Mmux__zz_36_42_9463 ;
  wire \VexRiscv/Mmux__zz_36_311_9464 ;
  wire \VexRiscv/Mmux__zz_36_312_9465 ;
  wire \VexRiscv/Mmux__zz_36_313_9466 ;
  wire \VexRiscv/Mmux__zz_36_14 ;
  wire \VexRiscv/Mmux__zz_36_141_9468 ;
  wire \VexRiscv/Mmux__zz_36_142_9469 ;
  wire \VexRiscv/Mmux__zz_36_26 ;
  wire \VexRiscv/Mmux__zz_36_262 ;
  wire \VexRiscv/Mmux__zz_36_15 ;
  wire \VexRiscv/Mmux__zz_36_151_9473 ;
  wire \VexRiscv/Mmux__zz_36_152_9474 ;
  wire \VexRiscv/Mmux__zz_36_5 ;
  wire \VexRiscv/Mmux__zz_36_51_9476 ;
  wire \VexRiscv/Mmux__zz_36_52_9477 ;
  wire \VexRiscv/Mmux__zz_36_7 ;
  wire \VexRiscv/Mmux__zz_36_71_9479 ;
  wire \VexRiscv/Mmux__zz_36_72_9480 ;
  wire N1501;
  wire N1521;
  wire N1541;
  wire N1561;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1661;
  wire N1681;
  wire N1701;
  wire N1721;
  wire N1741;
  wire N1761;
  wire N178;
  wire N180;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N202;
  wire N204;
  wire N206;
  wire N208;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire N2181;
  wire N2201;
  wire \VexRiscv/Mmux__zz_36_321_9517 ;
  wire \VexRiscv/Mmux__zz_36_322_9518 ;
  wire \VexRiscv/Mmux__zz_36_323_9519 ;
  wire N2221;
  wire \VexRiscv/_n5040<1>2 ;
  wire \VexRiscv/_n5040<1>3_9523 ;
  wire \VexRiscv/_n5040<1>4_9524 ;
  wire \VexRiscv/_n5040<1>5_9525 ;
  wire \VexRiscv/_n5040<1>6_9526 ;
  wire \VexRiscv/_n5040<1>7_9527 ;
  wire \VexRiscv/_n5040<1>8_9528 ;
  wire \VexRiscv/_n5040<1>9_9529 ;
  wire \VexRiscv/_n5040<1>10_9530 ;
  wire \VexRiscv/_n5040<1>11_9531 ;
  wire \VexRiscv/_n5040<1>12_9532 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9536 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9538 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9540 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9542 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9544 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9546 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9548 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9550 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9552 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9554 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9556 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9558 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9560 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9562 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9564 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9566 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9568 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9570 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9572 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9574 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9576 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9578 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9580 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9582 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9584 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9586 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9588 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9590 ;
  wire \VexRiscv/Mmux__zz_36_16 ;
  wire \VexRiscv/Mmux__zz_36_162 ;
  wire N2241;
  wire \VexRiscv/Mmux__zz_36_6 ;
  wire \VexRiscv/Mmux__zz_36_61_9595 ;
  wire \VexRiscv/Mmux__zz_36_62_9596 ;
  wire N2261;
  wire N2301;
  wire \VexRiscv/Mmux__zz_36_25 ;
  wire \VexRiscv/Mmux__zz_36_251_9600 ;
  wire \VexRiscv/Mmux__zz_36_252_9601 ;
  wire N2321;
  wire \VexRiscv/Mmux__zz_36_23 ;
  wire \VexRiscv/Mmux__zz_36_231_9604 ;
  wire \VexRiscv/Mmux__zz_36_232_9605 ;
  wire N2341;
  wire \VexRiscv/Mmux__zz_36_221_9607 ;
  wire \VexRiscv/Mmux__zz_36_222_9608 ;
  wire \VexRiscv/Mmux__zz_36_223_9609 ;
  wire N2361;
  wire \VexRiscv/Mmux__zz_36_211_9611 ;
  wire \VexRiscv/Mmux__zz_36_212_9612 ;
  wire \VexRiscv/Mmux__zz_36_213_9613 ;
  wire N2381;
  wire \VexRiscv/Mmux__zz_36_20 ;
  wire \VexRiscv/Mmux__zz_36_201_9616 ;
  wire \VexRiscv/Mmux__zz_36_202_9617 ;
  wire N2401;
  wire \VexRiscv/Mmux__zz_36_19 ;
  wire \VexRiscv/Mmux__zz_36_191_9620 ;
  wire \VexRiscv/Mmux__zz_36_192_9621 ;
  wire N2421;
  wire \VexRiscv/Mmux__zz_36_18 ;
  wire \VexRiscv/Mmux__zz_36_181_9624 ;
  wire \VexRiscv/Mmux__zz_36_182_9625 ;
  wire N244;
  wire \VexRiscv/Mmux__zz_36_17 ;
  wire \VexRiscv/Mmux__zz_36_171_9628 ;
  wire \VexRiscv/Mmux__zz_36_172_9629 ;
  wire N246;
  wire N248;
  wire N250;
  wire \VexRiscv/Mmux__zz_36_27 ;
  wire \VexRiscv/Mmux__zz_36_271_9634 ;
  wire \VexRiscv/Mmux__zz_36_272_9635 ;
  wire N252;
  wire \VexRiscv/Mmux__zz_36_29 ;
  wire \VexRiscv/Mmux__zz_36_291_9638 ;
  wire \VexRiscv/Mmux__zz_36_292_9639 ;
  wire N254;
  wire \VexRiscv/Mmux__zz_36_28 ;
  wire \VexRiscv/Mmux__zz_36_281_9642 ;
  wire \VexRiscv/Mmux__zz_36_282_9643 ;
  wire N256;
  wire \VexRiscv/Mmux__zz_36_30 ;
  wire \VexRiscv/Mmux__zz_36_301_9646 ;
  wire \VexRiscv/Mmux__zz_36_302_9647 ;
  wire N258;
  wire \VexRiscv/Mmux__zz_36_8 ;
  wire \VexRiscv/Mmux__zz_36_81_9650 ;
  wire \VexRiscv/Mmux__zz_36_82_9651 ;
  wire N260;
  wire \VexRiscv/Mmux__zz_36_9 ;
  wire \VexRiscv/Mmux__zz_36_91_9654 ;
  wire \VexRiscv/Mmux__zz_36_92_9655 ;
  wire N262;
  wire N264;
  wire N266;
  wire N268;
  wire N270;
  wire N272;
  wire N2741;
  wire N2761;
  wire N2781;
  wire N2801;
  wire N2821;
  wire N2841;
  wire N2861;
  wire N2881;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o1_9670 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o2_9671 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o3_9672 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o4_9673 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o5_9674 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o6_9675 ;
  wire \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o7_9676 ;
  wire \VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ;
  wire \VexRiscv/Mmux_decode_RS1141_9678 ;
  wire \VexRiscv/Mmux_decode_RS1110 ;
  wire \VexRiscv/Mmux_decode_RS11102_9680 ;
  wire \VexRiscv/Mmux_decode_RS1143_9681 ;
  wire \VexRiscv/Mmux_decode_RS11431_9682 ;
  wire \VexRiscv/Mmux_decode_RS110 ;
  wire \VexRiscv/Mmux_decode_RS1119 ;
  wire \VexRiscv/Mmux_decode_RS1111_9685 ;
  wire \VexRiscv/Mmux_decode_RS12 ;
  wire \VexRiscv/Mmux_decode_RS111 ;
  wire \VexRiscv/Mmux_decode_RS1120 ;
  wire \VexRiscv/Mmux_decode_RS11121_9689 ;
  wire \VexRiscv/Mmux_decode_RS13 ;
  wire N2901;
  wire \VexRiscv/Mmux_decode_RS112 ;
  wire \VexRiscv/Mmux_decode_RS11211 ;
  wire N2921;
  wire \VexRiscv/Mmux_decode_RS1113 ;
  wire \VexRiscv/Mmux_decode_RS14 ;
  wire \VexRiscv/Mmux_decode_RS1139_9697 ;
  wire \VexRiscv/Mmux_decode_RS130 ;
  wire \VexRiscv/Mmux_decode_RS113 ;
  wire \VexRiscv/Mmux_decode_RS1122 ;
  wire \VexRiscv/Mmux_decode_RS1134 ;
  wire \VexRiscv/Mmux_decode_RS125 ;
  wire N2941;
  wire \VexRiscv/Mmux_decode_RS114 ;
  wire \VexRiscv/Mmux_decode_RS1123 ;
  wire \VexRiscv/Mmux_decode_RS1114 ;
  wire \VexRiscv/Mmux_decode_RS15 ;
  wire \VexRiscv/Mmux_decode_RS1116 ;
  wire \VexRiscv/Mmux_decode_RS17 ;
  wire \VexRiscv/Mmux_decode_RS132 ;
  wire \VexRiscv/Mmux_decode_RS1140 ;
  wire \VexRiscv/Mmux_decode_RS1311_9712 ;
  wire N2961;
  wire N2981;
  wire \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o1_9715 ;
  wire \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o2_9716 ;
  wire N3001;
  wire \VexRiscv/Mmux_decode_RS1124 ;
  wire \VexRiscv/Mmux_decode_RS11241_9719 ;
  wire \VexRiscv/Mmux_decode_RS115 ;
  wire \VexRiscv/Mmux_decode_RS1151_9721 ;
  wire N3021;
  wire \VexRiscv/Mmux_decode_RS1115 ;
  wire \VexRiscv/Mmux_decode_RS11151_9724 ;
  wire \VexRiscv/Mmux_decode_RS16 ;
  wire \VexRiscv/Mmux_decode_RS161_9726 ;
  wire \VexRiscv/_zz_172_1_9727 ;
  wire \VexRiscv/Mmux_decode_RS1133 ;
  wire \VexRiscv/Mmux_decode_RS11331_9729 ;
  wire \VexRiscv/Mmux_decode_RS124 ;
  wire \VexRiscv/Mmux_decode_RS1241_9731 ;
  wire \VexRiscv/Mmux_decode_RS11311_9732 ;
  wire \VexRiscv/Mmux_decode_RS11312_9733 ;
  wire \VexRiscv/Mmux_decode_RS122 ;
  wire \VexRiscv/Mmux_decode_RS1221_9735 ;
  wire \VexRiscv/Mmux_decode_RS1130 ;
  wire \VexRiscv/Mmux_decode_RS11301_9737 ;
  wire \VexRiscv/Mmux_decode_RS1211 ;
  wire \VexRiscv/Mmux_decode_RS1212_9739 ;
  wire \VexRiscv/Mmux_decode_RS1129 ;
  wire \VexRiscv/Mmux_decode_RS11291_9741 ;
  wire \VexRiscv/Mmux_decode_RS120 ;
  wire \VexRiscv/Mmux_decode_RS1201_9743 ;
  wire \VexRiscv/Mmux_decode_RS1128 ;
  wire \VexRiscv/Mmux_decode_RS11281_9745 ;
  wire \VexRiscv/Mmux_decode_RS119 ;
  wire \VexRiscv/Mmux_decode_RS1191_9747 ;
  wire \VexRiscv/Mmux_decode_RS1127 ;
  wire \VexRiscv/Mmux_decode_RS11271_9749 ;
  wire \VexRiscv/Mmux_decode_RS118 ;
  wire \VexRiscv/Mmux_decode_RS1181_9751 ;
  wire \VexRiscv/Mmux_decode_RS1126 ;
  wire \VexRiscv/Mmux_decode_RS11261_9753 ;
  wire \VexRiscv/Mmux_decode_RS117 ;
  wire \VexRiscv/Mmux_decode_RS1171_9755 ;
  wire \VexRiscv/Mmux_decode_RS1125 ;
  wire \VexRiscv/Mmux_decode_RS11251_9757 ;
  wire \VexRiscv/Mmux_decode_RS116 ;
  wire \VexRiscv/Mmux_decode_RS1161_9759 ;
  wire \VexRiscv/Mmux_decode_RS1132 ;
  wire \VexRiscv/Mmux_decode_RS123 ;
  wire \VexRiscv/Mmux_decode_RS1135 ;
  wire N308;
  wire \VexRiscv/Mmux_decode_RS126 ;
  wire \VexRiscv/Mmux_decode_RS1137 ;
  wire N310;
  wire \VexRiscv/Mmux_decode_RS128 ;
  wire \VexRiscv/Mmux_decode_RS1136 ;
  wire N312;
  wire \VexRiscv/Mmux_decode_RS127 ;
  wire \VexRiscv/Mmux_decode_RS1138 ;
  wire N314;
  wire \VexRiscv/Mmux_decode_RS129 ;
  wire \VexRiscv/Mmux_decode_RS1117 ;
  wire \VexRiscv/Mmux_decode_RS18 ;
  wire \VexRiscv/Mmux_decode_RS1118 ;
  wire \VexRiscv/Mmux_decode_RS19 ;
  wire N316;
  wire N318;
  wire N320;
  wire N322;
  wire N324;
  wire N326;
  wire N328;
  wire N330;
  wire N332;
  wire N334;
  wire N336;
  wire N3381;
  wire N3401;
  wire N3421;
  wire N3441;
  wire N3461;
  wire N3481;
  wire N3501;
  wire N3521;
  wire N3541;
  wire N3561;
  wire N3581;
  wire N3601;
  wire N3621;
  wire N3641;
  wire N3661;
  wire N3681;
  wire N370;
  wire N372;
  wire N374;
  wire N376;
  wire N378;
  wire N380;
  wire N382;
  wire N384;
  wire N386;
  wire N388;
  wire base50_clk;
  wire N392;
  wire N393;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire basesoc_sdram_cmd_payload_ras_glue_set_9856;
  wire basesoc_zero_pending_glue_set_9857;
  wire opsis_i2c_data_drv_glue_set_9858;
  wire suart_tx_busy_glue_set_9859;
  wire suart_tx_pending_glue_set_9860;
  wire suart_rx_busy_glue_set_9861;
  wire suart_rx_fifo_readable_glue_set_9862;
  wire suart_rx_pending_glue_set_9863;
  wire spiflash_bus_ack_glue_set_9864;
  wire spiflash_dq_oe_glue_set_9865;
  wire spiflash_cs_n_glue_rst_9866;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9867;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9868;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9869;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9870;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9871;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9872;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9873;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9874;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9875;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9876;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9877;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9878;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9879;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9880;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9881;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9882;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9883;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9884;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9885;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9886;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9887;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9888;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9889;
  wire basesoc_sdram_twtrcon_ready_glue_rst_9890;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9891;
  wire basesoc_sdram_trrdcon_ready_glue_rst_9892;
  wire basesoc_grant_glue_set_9893;
  wire suart_tx_fifo_readable_glue_set_9894;
  wire opsis_i2c_sda_drv_reg_glue_set_9895;
  wire suart_tx_glue_rst_9896;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_9897;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_9898;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_9899;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_9900;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_9901;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_9902;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_9903;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_9904;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9905;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9906;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9907;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9908;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9909;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9910;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9911;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9912;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9913;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9914;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9915;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9916;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9917;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9918;
  wire basesoc_sdram_trrdcon_count_glue_set_9919;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9920;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9921;
  wire basesoc_sdram_time1_0_glue_set_9922;
  wire basesoc_sdram_time1_1_glue_set_9923;
  wire basesoc_sdram_time1_2_glue_set_9924;
  wire basesoc_sdram_time1_3_glue_set_9925;
  wire basesoc_sdram_time0_0_glue_set_9926;
  wire basesoc_sdram_time0_1_glue_set_9927;
  wire basesoc_sdram_time0_2_glue_set_9928;
  wire basesoc_sdram_time0_3_glue_set_9929;
  wire basesoc_sdram_time0_4_glue_set_9930;
  wire \VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9931 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9932 ;
  wire \VexRiscv/CsrPlugin_interrupt_valid_glue_set_9933 ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_inc_glue_ce_9934 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9936 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9937 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9938 ;
  wire \Madd_n6118_cy<3>_rt_9939 ;
  wire \Madd_n6118_cy<6>_rt_9940 ;
  wire \Madd_n6118_cy<8>_rt_9941 ;
  wire \Madd_n6118_cy<16>_rt_9942 ;
  wire \Madd_n6118_cy<19>_rt_9943 ;
  wire \Madd_n6118_cy<21>_rt_9944 ;
  wire \Madd_n6118_cy<22>_rt_9945 ;
  wire \Madd_n6118_cy<24>_rt_9946 ;
  wire \Madd_n6118_cy<25>_rt_9947 ;
  wire \Madd_n6118_cy<26>_rt_9948 ;
  wire \Madd_n6118_cy<27>_rt_9949 ;
  wire \Madd_n6118_cy<28>_rt_9950 ;
  wire \Madd_n6118_cy<29>_rt_9951 ;
  wire \Madd_n6118_cy<30>_rt_9952 ;
  wire \Madd_n6118_cy<31>_rt_9953 ;
  wire \Madd_n6122_cy<3>_rt_9954 ;
  wire \Madd_n6122_cy<6>_rt_9955 ;
  wire \Madd_n6122_cy<8>_rt_9956 ;
  wire \Madd_n6122_cy<16>_rt_9957 ;
  wire \Madd_n6122_cy<19>_rt_9958 ;
  wire \Madd_n6122_cy<21>_rt_9959 ;
  wire \Madd_n6122_cy<22>_rt_9960 ;
  wire \Madd_n6122_cy<24>_rt_9961 ;
  wire \Madd_n6122_cy<25>_rt_9962 ;
  wire \Madd_n6122_cy<26>_rt_9963 ;
  wire \Madd_n6122_cy<27>_rt_9964 ;
  wire \Madd_n6122_cy<28>_rt_9965 ;
  wire \Madd_n6122_cy<29>_rt_9966 ;
  wire \Madd_n6122_cy<30>_rt_9967 ;
  wire \Madd_n6122_cy<31>_rt_9968 ;
  wire \Madd_n6194_cy<1>_rt_9969 ;
  wire \Madd_n6194_cy<2>_rt_9970 ;
  wire \Madd_n6194_cy<3>_rt_9971 ;
  wire \Madd_n6194_cy<4>_rt_9972 ;
  wire \Madd_n6194_cy<5>_rt_9973 ;
  wire \Madd_n6194_cy<6>_rt_9974 ;
  wire \Madd_n6194_cy<7>_rt_9975 ;
  wire \Madd_n6194_cy<8>_rt_9976 ;
  wire \Madd_n6194_cy<9>_rt_9977 ;
  wire \Madd_n6194_cy<10>_rt_9978 ;
  wire \Madd_n6194_cy<11>_rt_9979 ;
  wire \Madd_n6194_cy<12>_rt_9980 ;
  wire \Madd_n6194_cy<13>_rt_9981 ;
  wire \Madd_n6194_cy<14>_rt_9982 ;
  wire \Madd_n6194_cy<15>_rt_9983 ;
  wire \Madd_n6194_cy<16>_rt_9984 ;
  wire \Madd_n6194_cy<17>_rt_9985 ;
  wire \Madd_n6194_cy<18>_rt_9986 ;
  wire \Madd_n6194_cy<19>_rt_9987 ;
  wire \Madd_n6194_cy<20>_rt_9988 ;
  wire \Madd_n6194_cy<21>_rt_9989 ;
  wire \Madd_n6194_cy<22>_rt_9990 ;
  wire \Madd_n6194_cy<23>_rt_9991 ;
  wire \Mcount_crg_por_cy<0>_rt_9992 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9993 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9994 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9995 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9996 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9997 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9998 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9999 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10000 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10001 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10002 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10003 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10004 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10005 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10006 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10007 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10008 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10009 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10010 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10011 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10012 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10013 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10014 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10015 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10016 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10017 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10018 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10019 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10020 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10021 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10022 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_rt_10023 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_rt_10024 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_rt_10025 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_rt_10026 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_rt_10027 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_rt_10028 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_rt_10029 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_rt_10030 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_rt_10031 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_rt_10032 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_rt_10033 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_rt_10034 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_rt_10035 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_rt_10036 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_rt_10037 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_rt_10038 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_rt_10039 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_rt_10040 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_rt_10041 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_rt_10042 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_rt_10043 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_rt_10044 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_rt_10045 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_rt_10046 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_rt_10047 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_rt_10048 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_rt_10049 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_rt_10050 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10051 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<31>_rt_10052 ;
  wire spiflash_clk_rstpot_10053;
  wire basesoc_bus_wishbone_ack_rstpot_10054;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_10055;
  wire opsisi2c_storage_full_rstpot_10056;
  wire basesoc_en_storage_full_rstpot_10057;
  wire spiflash_bitbang_en_storage_full_rstpot_10058;
  wire basesoc_eventmanager_storage_full_rstpot_10059;
  wire opsis_i2c_is_read_rstpot_10060;
  wire opsis_i2c_data_bit_rstpot_10061;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10062 ;
  wire \VexRiscv/memory_arbitration_isValid_rstpot_10063 ;
  wire \VexRiscv/execute_arbitration_isValid_rstpot_10064 ;
  wire \VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10065 ;
  wire basesoc_sram_bus_ack_rstpot_10066;
  wire basesoc_sdram_cmd_payload_we_rstpot_10067;
  wire opsis_i2c_slave_addr_re_rstpot_10068;
  wire basesoc_interface_we_rstpot_10069;
  wire half_rate_phy_phase_sel_rstpot_10070;
  wire \VexRiscv/CsrPlugin_mip_MSIP_rstpot_10071 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_rstpot ;
  wire \VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10073 ;
  wire \VexRiscv/_zz_203__rstpot_10074 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10075 ;
  wire \VexRiscv/_zz_161__rstpot_10076 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10077 ;
  wire N4211;
  wire N4221;
  wire N4291;
  wire N4311;
  wire N4331;
  wire N438;
  wire N439;
  wire N440;
  wire half_rate_phy_drive_dq_n1_BRB0_10086;
  wire half_rate_phy_record1_cas_n_BRB0_10087;
  wire half_rate_phy_record1_cas_n_BRB1_10088;
  wire N445;
  wire N446;
  wire N450;
  wire N455;
  wire half_rate_phy_record0_odt_BRB0_10093;
  wire half_rate_phy_record0_odt_BRB1_10094;
  wire half_rate_phy_record0_reset_n_BRB0_10095;
  wire half_rate_phy_record0_cke_BRB0_10096;
  wire ddram_cas_n_BRB0_10097;
  wire ddram_cas_n_BRB1_10098;
  wire N465;
  wire ddram_ras_n_BRB1_10100;
  wire N4681;
  wire ddram_we_n_BRB1_10102;
  wire N4711;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10105 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10107 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10108 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10109 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10110 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10111 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10112 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10113 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10114 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10115 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10116 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10117 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10118 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10119 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10120 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10121 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10122 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10123 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10124 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10125 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10126 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10127 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10128 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10129 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10130 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10131 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10132 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10133 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10134 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10135 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10136 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10137 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10138 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10139 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10140 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10141 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10142 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10143 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10144 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10145 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10146 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10147 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10148 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10149 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10150 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10151 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10152 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10153 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10154 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10155 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10156 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10157 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10158 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10159 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10160 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10161 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10162 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10163 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10164 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10165 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10166 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10167 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10168 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10169 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10170 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10171 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10172 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10173 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10174 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10175 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10176 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10177 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10178 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10179 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10180 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10181 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10182 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10183 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10184 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10185 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10186 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10187 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10188 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10189 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10190 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10191 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10192 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10193 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10194 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10195 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10196 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10197 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10198 ;
  wire new_master_wdata_ready0_BRB0_10199;
  wire new_master_wdata_ready0_BRB1_10200;
  wire new_master_wdata_ready0_BRB2_10201;
  wire new_master_wdata_ready0_BRB3_10202;
  wire new_master_wdata_ready0_BRB4_10203;
  wire new_master_wdata_ready0_BRB5_10204;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10205 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10206 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10207 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10208 ;
  wire N651;
  wire half_rate_phy_record0_ras_n_BRB1_10210;
  wire half_rate_phy_record0_ras_n_BRB2_10211;
  wire half_rate_phy_record0_ras_n_BRB3_10212;
  wire half_rate_phy_record0_ras_n_BRB4_10213;
  wire half_rate_phy_record0_cas_n_BRB2_10214;
  wire half_rate_phy_record0_cas_n_BRB3_10215;
  wire half_rate_phy_record0_we_n_BRB2_10216;
  wire half_rate_phy_record0_we_n_BRB3_10217;
  wire ddram_cas_n_BRB3_10218;
  wire ddram_cas_n_BRB4_10219;
  wire ddram_cas_n_BRB5_10220;
  wire ddram_cas_n_BRB6_10221;
  wire ddram_cas_n_BRB7_10222;
  wire ddram_ras_n_BRB4_10223;
  wire ddram_ras_n_BRB5_10224;
  wire ddram_we_n_BRB4_10225;
  wire ddram_we_n_BRB5_10226;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0_10227 ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1_10228 ;
  wire new_master_rdata_valid1_BRB0_10229;
  wire half_rate_phy_record1_cas_n_BRB6_10230;
  wire half_rate_phy_record1_cas_n_BRB7_10231;
  wire half_rate_phy_record1_ras_n_BRB1_10232;
  wire half_rate_phy_record1_ras_n_BRB4_10233;
  wire half_rate_phy_record1_we_n_BRB1_10234;
  wire half_rate_phy_record1_we_n_BRB4_10235;
  wire half_rate_phy_record1_cas_n_BRB8_10236;
  wire half_rate_phy_record1_cas_n_BRB9_10237;
  wire half_rate_phy_record1_cas_n_BRB10_10238;
  wire half_rate_phy_record1_cas_n_BRB11_10239;
  wire half_rate_phy_record1_cas_n_BRB12_10240;
  wire new_master_rdata_valid2_BRB0_10241;
  wire N757;
  wire N758;
  wire N759;
  wire N760;
  wire N761;
  wire N766;
  wire N767;
  wire N768;
  wire N769;
  wire N774;
  wire N775;
  wire new_master_rdata_valid3_BRB0_10253;
  wire new_master_rdata_valid3_BRB1_10254;
  wire new_master_rdata_valid3_BRB2_10255;
  wire new_master_rdata_valid3_BRB3_10256;
  wire new_master_rdata_valid3_BRB4_10257;
  wire new_master_rdata_valid3_BRB5_10258;
  wire new_master_rdata_valid2_BRB6_10259;
  wire new_master_rdata_valid2_BRB7_10260;
  wire new_master_rdata_valid2_BRB8_10261;
  wire new_master_rdata_valid2_BRB9_10262;
  wire half_rate_phy_rddata_sr_1_BRB0_10263;
  wire half_rate_phy_rddata_sr_1_BRB1_10264;
  wire half_rate_phy_rddata_sr_1_BRB2_10265;
  wire half_rate_phy_rddata_sr_1_BRB3_10266;
  wire half_rate_phy_rddata_sr_1_BRB4_10267;
  wire half_rate_phy_rddata_sr_1_BRB5_10268;
  wire N8541;
  wire new_master_rdata_valid2_BRB4_10270;
  wire new_master_rdata_valid2_BRB10_10271;
  wire new_master_rdata_valid2_BRB11_10272;
  wire new_master_rdata_valid2_BRB12_10273;
  wire new_master_rdata_valid2_BRB13_10274;
  wire new_master_rdata_valid2_BRB14_10275;
  wire new_master_rdata_valid2_BRB1_10276;
  wire new_master_rdata_valid2_BRB15_10277;
  wire new_master_rdata_valid2_BRB16_10278;
  wire new_master_rdata_valid2_BRB17_10279;
  wire new_master_rdata_valid2_BRB18_10280;
  wire new_master_rdata_valid2_BRB19_10281;
  wire new_master_rdata_valid2_BRB2_10282;
  wire new_master_rdata_valid2_BRB20_10283;
  wire new_master_rdata_valid2_BRB21_10284;
  wire new_master_rdata_valid2_BRB22_10285;
  wire new_master_rdata_valid2_BRB23_10286;
  wire new_master_rdata_valid2_BRB24_10287;
  wire new_master_rdata_valid2_BRB3_10288;
  wire new_master_rdata_valid2_BRB25_10289;
  wire new_master_rdata_valid2_BRB26_10290;
  wire new_master_rdata_valid2_BRB27_10291;
  wire new_master_rdata_valid2_BRB28_10292;
  wire new_master_rdata_valid2_BRB29_10293;
  wire half_rate_phy_rddata_sr_2_BRB6_10294;
  wire half_rate_phy_rddata_sr_2_BRB7_10295;
  wire half_rate_phy_rddata_sr_2_BRB8_10296;
  wire half_rate_phy_rddata_sr_2_BRB9_10297;
  wire new_master_rdata_valid1_BRB5_10298;
  wire new_master_rdata_valid1_BRB30_10299;
  wire new_master_rdata_valid1_BRB31_10300;
  wire new_master_rdata_valid1_BRB32_10301;
  wire new_master_rdata_valid1_BRB33_10302;
  wire new_master_rdata_valid1_BRB34_10303;
  wire new_master_rdata_valid1_BRB6_10304;
  wire new_master_rdata_valid1_BRB35_10305;
  wire new_master_rdata_valid1_BRB36_10306;
  wire new_master_rdata_valid1_BRB37_10307;
  wire new_master_rdata_valid1_BRB38_10308;
  wire new_master_rdata_valid1_BRB39_10309;
  wire new_master_rdata_valid1_BRB7_10310;
  wire new_master_rdata_valid1_BRB40_10311;
  wire new_master_rdata_valid1_BRB41_10312;
  wire new_master_rdata_valid1_BRB42_10313;
  wire new_master_rdata_valid1_BRB43_10314;
  wire new_master_rdata_valid1_BRB44_10315;
  wire new_master_rdata_valid1_BRB8_10316;
  wire new_master_rdata_valid1_BRB45_10317;
  wire new_master_rdata_valid1_BRB46_10318;
  wire new_master_rdata_valid1_BRB47_10319;
  wire new_master_rdata_valid1_BRB48_10320;
  wire new_master_rdata_valid1_BRB49_10321;
  wire half_rate_phy_rddata_sr_2_BRB5_10322;
  wire half_rate_phy_rddata_sr_2_BRB10_10323;
  wire half_rate_phy_rddata_sr_2_BRB11_10324;
  wire half_rate_phy_rddata_sr_2_BRB12_10325;
  wire half_rate_phy_rddata_sr_2_BRB13_10326;
  wire half_rate_phy_rddata_sr_2_BRB14_10327;
  wire half_rate_phy_rddata_sr_3_BRB4_10328;
  wire half_rate_phy_rddata_sr_3_BRB15_10329;
  wire wr_data_en_d_rstpot_10330;
  wire N9201;
  wire N9221;
  wire N9241;
  wire N9261;
  wire N9281;
  wire N9301;
  wire N9321;
  wire N9341;
  wire N9361;
  wire N9381;
  wire N9401;
  wire N9421;
  wire N9461;
  wire N948;
  wire N950;
  wire N952;
  wire N954;
  wire N956;
  wire N958;
  wire N960;
  wire N962;
  wire N964;
  wire N966;
  wire N968;
  wire N970;
  wire N972;
  wire N974;
  wire N976;
  wire N9781;
  wire N9801;
  wire N9821;
  wire N9841;
  wire N9861;
  wire N9881;
  wire N9901;
  wire N9921;
  wire N9941;
  wire N9961;
  wire N9981;
  wire N10001;
  wire N10021;
  wire N10041;
  wire N10061;
  wire N10081;
  wire N10101;
  wire N1012;
  wire N1014;
  wire N1016;
  wire N1018;
  wire N1020;
  wire N1022;
  wire N1024;
  wire N1026;
  wire N1028;
  wire N1030;
  wire N1032;
  wire N1034;
  wire N1036;
  wire N1038;
  wire N1040;
  wire N1042;
  wire N1044;
  wire N1046;
  wire N1048;
  wire N1050;
  wire \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_rt_10396 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_rt_10397 ;
  wire basesoc_sdram_storage_full_0_1_10398;
  wire phase_sel_1_10399;
  wire basesoc_interface_adr_3_1_10400;
  wire half_rate_phy_record0_bank_0_rstpot_10401;
  wire half_rate_phy_record0_bank_1_rstpot_10402;
  wire half_rate_phy_record0_bank_2_rstpot_10403;
  wire half_rate_phy_record1_bank_0_rstpot_10404;
  wire half_rate_phy_record1_bank_1_rstpot_10405;
  wire half_rate_phy_record1_bank_2_rstpot_10406;
  wire basesoc_interface_adr_0_1_10407;
  wire basesoc_interface_adr_4_1_10408;
  wire basesoc_interface_adr_5_1_10409;
  wire basesoc_interface_we_1_10410;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10411 ;
  wire basesoc_interface_adr_1_1_10412;
  wire basesoc_interface_adr_5_2_10413;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10414 ;
  wire basesoc_interface_adr_2_1_10415;
  wire basesoc_interface_adr_3_2_10416;
  wire basesoc_sdram_storage_full_0_2_10417;
  wire basesoc_sdram_storage_full_0_3_10418;
  wire phase_sel_2_10419;
  wire phase_sel_3_10420;
  wire basesoc_interface_adr_0_2_10421;
  wire basesoc_sdram_storage_full_0_4_10422;
  wire phase_sel_4_10423;
  wire basesoc_interface_we_2_10424;
  wire N1054;
  wire N1055;
  wire N1056;
  wire N1057;
  wire N1058;
  wire N1059;
  wire N1060;
  wire N10611;
  wire N1062;
  wire N1063;
  wire N1064;
  wire N1065;
  wire N1066;
  wire N1067;
  wire N1068;
  wire N1069;
  wire N1070;
  wire N1071;
  wire N1072;
  wire N1073;
  wire N1074;
  wire N1075;
  wire N1076;
  wire N1077;
  wire N1078;
  wire N1079;
  wire N1080;
  wire N1081;
  wire N1082;
  wire N1083;
  wire N1084;
  wire N1085;
  wire N1086;
  wire N1087;
  wire N1088;
  wire N1089;
  wire N1090;
  wire N1091;
  wire N1092;
  wire N1093;
  wire N1094;
  wire N1095;
  wire Mshreg_ddram_cas_n_BRB5_10467;
  wire Mshreg_half_rate_phy_r_drive_dq_4_10468;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10469;
  wire Mshreg_ddram_ras_n_BRB4_10470;
  wire Mshreg_ddram_we_n_BRB4_10471;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_10472;
  wire half_rate_phy_rddata_sr_1_BRB01_10473;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_10474;
  wire half_rate_phy_rddata_sr_1_BRB11_10475;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_10476;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_10477;
  wire Mshreg_new_master_rdata_valid2_BRB4_10478;
  wire Mshreg_new_master_rdata_valid2_BRB10_10479;
  wire Mshreg_new_master_rdata_valid2_BRB11_10480;
  wire Mshreg_new_master_rdata_valid2_BRB12_10481;
  wire Mshreg_new_master_rdata_valid2_BRB13_10482;
  wire Mshreg_new_master_rdata_valid2_BRB14_10483;
  wire Mshreg_new_master_rdata_valid2_BRB1_10484;
  wire Mshreg_new_master_rdata_valid2_BRB15_10485;
  wire Mshreg_new_master_rdata_valid2_BRB18_10486;
  wire Mshreg_new_master_rdata_valid2_BRB16_10487;
  wire Mshreg_new_master_rdata_valid2_BRB17_10488;
  wire Mshreg_new_master_rdata_valid2_BRB19_10489;
  wire Mshreg_new_master_rdata_valid2_BRB2_10490;
  wire Mshreg_new_master_rdata_valid2_BRB20_10491;
  wire Mshreg_new_master_rdata_valid2_BRB21_10492;
  wire Mshreg_new_master_rdata_valid2_BRB22_10493;
  wire Mshreg_new_master_rdata_valid2_BRB23_10494;
  wire Mshreg_new_master_rdata_valid2_BRB24_10495;
  wire Mshreg_new_master_rdata_valid2_BRB3_10496;
  wire Mshreg_new_master_rdata_valid2_BRB25_10497;
  wire Mshreg_new_master_rdata_valid2_BRB26_10498;
  wire Mshreg_new_master_rdata_valid2_BRB27_10499;
  wire Mshreg_new_master_rdata_valid2_BRB28_10500;
  wire Mshreg_new_master_rdata_valid2_BRB29_10501;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_10502;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB9_10503;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_10504;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_10505;
  wire Mshreg_new_master_rdata_valid1_BRB5_10506;
  wire Mshreg_new_master_rdata_valid1_BRB30_10507;
  wire Mshreg_new_master_rdata_valid1_BRB31_10508;
  wire Mshreg_new_master_rdata_valid1_BRB32_10509;
  wire Mshreg_new_master_rdata_valid1_BRB33_10510;
  wire Mshreg_new_master_rdata_valid1_BRB34_10511;
  wire Mshreg_new_master_rdata_valid1_BRB6_10512;
  wire Mshreg_new_master_rdata_valid1_BRB35_10513;
  wire Mshreg_new_master_rdata_valid1_BRB36_10514;
  wire Mshreg_new_master_rdata_valid1_BRB37_10515;
  wire Mshreg_new_master_rdata_valid1_BRB38_10516;
  wire Mshreg_new_master_rdata_valid1_BRB39_10517;
  wire Mshreg_new_master_rdata_valid1_BRB7_10518;
  wire Mshreg_new_master_rdata_valid1_BRB40_10519;
  wire Mshreg_new_master_rdata_valid1_BRB43_10520;
  wire Mshreg_new_master_rdata_valid1_BRB41_10521;
  wire Mshreg_new_master_rdata_valid1_BRB42_10522;
  wire Mshreg_new_master_rdata_valid1_BRB44_10523;
  wire Mshreg_new_master_rdata_valid1_BRB8_10524;
  wire Mshreg_new_master_rdata_valid1_BRB45_10525;
  wire Mshreg_new_master_rdata_valid1_BRB46_10526;
  wire Mshreg_new_master_rdata_valid1_BRB47_10527;
  wire Mshreg_new_master_rdata_valid1_BRB48_10528;
  wire Mshreg_new_master_rdata_valid1_BRB49_10529;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB5_10530;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB10_10531;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB12_10532;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB14_10534;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB4_10535;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB15_10536;
  wire sys2x_rst_shift1_10537;
  wire sys2x_rst_shift2_10538;
  wire sys2x_rst_shift3_10539;
  wire sys2x_rst_shift4_10540;
  wire half_rate_phy_rddata_sr_1_BRB011_10541;
  wire half_rate_phy_rddata_sr_1_BRB111_10542;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_ddram_cas_n_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_ras_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record2_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 5] \VexRiscv/IBusCachedPlugin_cache/lineLoader_address ;
  wire [2 : 0] \VexRiscv/_zz_202_ ;
  wire [31 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_address ;
  wire [31 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_data ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6376;
  wire [7 : 0] _n6377;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6517;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [29 : 0] rhs_array_muxed44;
  wire [31 : 0] rhs_array_muxed45;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [31 : 2] n6118;
  wire [31 : 2] n6122;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [15 : 0] basesoc_data_port_we;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [4 : 0] basesoc_slave_sel;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [2 : 2] n6112;
  wire [23 : 3] n6194;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6118_cy;
  wire [31 : 2] Madd_n6122_cy;
  wire [2 : 2] Madd_n6112_cy;
  wire [0 : 0] Madd_n6194_lut;
  wire [23 : 0] Madd_n6194_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [6 : 0] dna_cnt;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_suart_tx_fifo_level0_cy;
  wire [2 : 0] rhs_array_muxed8;
  wire [2 : 0] rhs_array_muxed2;
  wire [13 : 0] rhs_array_muxed7;
  wire [13 : 0] rhs_array_muxed1;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy;
  wire [3 : 0] rhs_array_muxed46;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [10 : 8] \VexRiscv/_n8181 ;
  wire [2 : 0] \VexRiscv/_n8185 ;
  wire [31 : 13] \VexRiscv/_n8177 ;
  wire [12 : 11] \VexRiscv/_n8180 ;
  wire [10 : 10] \VexRiscv/_n5482 ;
  wire [7 : 7] \VexRiscv/writeBack_DBusSimplePlugin_rspFormated ;
  wire [15 : 15] \VexRiscv/writeBack_DBusSimplePlugin_rspShifted ;
  wire [31 : 31] \VexRiscv/execute_LightShifterPlugin_shiftInput ;
  wire [6 : 4] \VexRiscv/_n8183 ;
  wire [31 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut ;
  wire [30 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy ;
  wire [31 : 0] \VexRiscv/Madd__zz_288__Madd_lut ;
  wire [30 : 0] \VexRiscv/Madd__zz_288__Madd_cy ;
  wire [30 : 0] \VexRiscv/Madd__zz_327__Madd_cy ;
  wire [0 : 0] \VexRiscv/Madd__zz_327__Madd_lut ;
  wire [33 : 0] \VexRiscv/Madd__zz_313__lut ;
  wire [32 : 0] \VexRiscv/Madd__zz_313__cy ;
  wire [10 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut ;
  wire [9 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy ;
  wire [31 : 2] \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut ;
  wire [30 : 2] \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_counter_value ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value ;
  wire [32 : 0] \VexRiscv/Msub__zz_195__lut ;
  wire [31 : 0] \VexRiscv/Msub__zz_195__cy ;
  wire [2 : 0] \VexRiscv/Result ;
  wire [17 : 17] \VexRiscv/_zz_379_ ;
  wire [29 : 27] \VexRiscv/_zz_135_ ;
  wire [23 : 23] \VexRiscv/_zz_355_ ;
  wire [7 : 7] \VexRiscv/_zz_450_ ;
  wire [33 : 0] \VexRiscv/_zz_313_ ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext ;
  wire [5 : 0] \VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext ;
  wire [1 : 0] \VexRiscv/_n4471 ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pc ;
  wire [31 : 0] \VexRiscv/decode_RS1 ;
  wire [31 : 0] \VexRiscv/decode_RS2 ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS2 ;
  wire [31 : 8] \VexRiscv/_zz_129_ ;
  wire [31 : 0] \VexRiscv/_zz_288_ ;
  wire [31 : 0] \VexRiscv/execute_CsrPlugin_writeData ;
  wire [32 : 0] \VexRiscv/n2571 ;
  wire [11 : 11] \VexRiscv/execute_BranchPlugin_branch_src2 ;
  wire [31 : 1] \VexRiscv/execute_BranchPlugin_branchAdder ;
  wire [31 : 0] \VexRiscv/_zz_36_ ;
  wire [31 : 0] \VexRiscv/_zz_327_ ;
  wire [32 : 0] \VexRiscv/_zz_195_ ;
  wire [31 : 0] \VexRiscv/n2574 ;
  wire [31 : 0] \VexRiscv/execute_SrcPlugin_addSub ;
  wire [31 : 0] \VexRiscv/_zz_151_ ;
  wire [31 : 0] \VexRiscv/_n4404 ;
  wire [30 : 2] \VexRiscv/execute_BranchPlugin_branch_src1 ;
  wire [31 : 0] \VexRiscv/_zz_156_ ;
  wire [31 : 0] \VexRiscv/_zz_35_ ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload ;
  wire [31 : 0] \VexRiscv/_zz_79_ ;
  wire [3 : 0] \VexRiscv/CsrPlugin_trapCause ;
  wire [24 : 15] \VexRiscv/_zz_94_ ;
  wire [2 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code ;
  wire [1 : 0] \VexRiscv/CsrPlugin_mstatus_MPP ;
  wire [31 : 0] \VexRiscv/_zz_200_ ;
  wire [1 : 0] \VexRiscv/dBus_cmd_halfPipe_regs_payload_size ;
  wire [29 : 0] \VexRiscv/CsrPlugin_mtvec_base ;
  wire [1 : 0] \VexRiscv/decode_to_execute_ALU_CTRL ;
  wire [0 : 0] \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL ;
  wire [31 : 7] \VexRiscv/decode_to_execute_INSTRUCTION ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC2_CTRL ;
  wire [1 : 0] \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW ;
  wire [31 : 1] \VexRiscv/execute_to_memory_BRANCH_CALC ;
  wire [1 : 0] \VexRiscv/decode_to_execute_BRANCH_CTRL ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC1_CTRL ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS1 ;
  wire [31 : 0] \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA ;
  wire [31 : 2] \VexRiscv/memory_to_writeBack_PC ;
  wire [31 : 2] \VexRiscv/execute_to_memory_PC ;
  wire [31 : 2] \VexRiscv/decode_to_execute_PC ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SHIFT_CTRL ;
  wire [31 : 0] \VexRiscv/memory_MulDivIterativePlugin_div_result ;
  wire [31 : 0] \VexRiscv/memory_MulDivIterativePlugin_rs2 ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mtval ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mepc ;
  wire [3 : 0] \VexRiscv/CsrPlugin_mcause_exceptionCode ;
  wire [3 : 3] \VexRiscv/CsrPlugin_interrupt_code ;
  wire [31 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr ;
  wire [31 : 0] \VexRiscv/_zz_163_ ;
  wire [4 : 0] \VexRiscv/_zz_162_ ;
  wire [4 : 0] \VexRiscv/execute_LightShifterPlugin_amplitudeReg ;
  wire [31 : 2] \VexRiscv/_zz_115_ ;
  wire [64 : 0] \VexRiscv/memory_MulDivIterativePlugin_accumulator ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA ;
  wire [31 : 0] \VexRiscv/_zz_214_ ;
  wire [1 : 0] \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW ;
  wire [31 : 0] \VexRiscv/_zz_215_ ;
  wire [31 : 0] \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pcReg ;
  wire [24 : 15] \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA ;
  wire [1 : 0] \VexRiscv/externalInterruptArray_regNext ;
  wire [2 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex ;
  wire [6 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter ;
  wire [6 : 0] \VexRiscv/IBusCachedPlugin_cache/Result ;
  wire [5 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address ;
  wire [22 : 0] \VexRiscv/IBusCachedPlugin_cache/_zz_10_ ;
  wire [31 : 31] basesoc_zero_trigger_INV_287_o_12;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [19 : 19] basesoc_done_13;
  wire [25 : 25] front_panel_done_14;
  wire [3 : 3] \VexRiscv/_n8184_15 ;
  wire [7 : 7] \VexRiscv/_n8182_16 ;
  wire [1 : 1] \VexRiscv/_n5040_17 ;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10355_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_33_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_256)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_390)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_870)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_929)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_736_o),
    .R(sys_rst),
    .Q(suart_sink_ready_933)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_997)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_998)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1163)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1165)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n6906),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1204)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1228)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_391_o_3390),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1278)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_389_o_3388),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1276)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_390_o_3389),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1277)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_394_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1281)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_392_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1279)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_393_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1280)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10310_inv_3772),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10310_inv_3772),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10310_inv_3772),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10310_inv_3772),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10383_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10395_inv_3774),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(Madd_n6194_lut[0]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6112[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6112_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6194[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6194[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6194[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6194[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2405)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6194[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2404)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6194[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2403)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6194[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2402)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6194[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6194[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6194[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6194[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6194[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2397)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6194[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2396)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6194[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2395)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6194[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2394)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6194[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2393)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6194[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2392)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6194[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6194[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2390)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6194[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2389)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6194[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2388)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6194_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2409)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_256),
    .R(sys_rst),
    .Q(phase_sys_1031)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1129)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1208)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2387),
    .D(xilinxmultiregimpl0_regs1_865),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed44[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1477),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_931)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_737_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_964)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata_valid_1064)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2409),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6377[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10304_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2172)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2170)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2171)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2175)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2173)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2174)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2176)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2177)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2178)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2179)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2182)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2180)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2181)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2184)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2185)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2186)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2187)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2188)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2218)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2221)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2219)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2220)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2222)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2223)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2233)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2234)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2238)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2236)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2237)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2248)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2249)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2252)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2250)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2251)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2253)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2263)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2266)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2264)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2265)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re_3363),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re_3363),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re_3363),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2267)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2268)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2281)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2282)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2285)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2283)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2284)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2286)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2287)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2288)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2289)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2292)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2290)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2291)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2293)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2425)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2424)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2423)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2422)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2421)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2420)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2419)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2433)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2432)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2431)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2430)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2429)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2428)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2427)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2426)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2436)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2435)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2434)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2474)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2465)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2464)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2463)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2462)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2461)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2460)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2472)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2471)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2469)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2468)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2467)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2466)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2505)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2504)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2503)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2502)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2501)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2500)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2509)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2508)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2507)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2506)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2514)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2545)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2546)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2578)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2577)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2576)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2575)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2574)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2573)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2572)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2609)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2608)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2607)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2606)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2605)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2603)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2617)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2616)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2615)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2614)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2613)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2612)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2611)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2610)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2625)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2624)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2623)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2622)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2621)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2620)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2619)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2618)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_255)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1210)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6376[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n10993_inv_3785),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n10993_inv_3785),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_716 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_717 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_718 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_748_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_996)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1183)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1201)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1202)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N397),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10326_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N395),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N394),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N393),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N392),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1275),
    .Q(xilinxmultiregimpl1_regs1_866)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_747_o),
    .R(sys_rst),
    .Q(suart_source_valid_965)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2387),
    .D(xilinxmultiregimpl1_regs1_866),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1478),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_932)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_sda_i_1478),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10583_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_930)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N396),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1274)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1274),
    .Q(xilinxmultiregimpl0_regs1_865)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1206)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1205)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_227)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_226)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_225)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_224)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_223)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_222)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_221)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_220)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_219)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_218)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_217)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_216)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_215)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_214)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_213)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_212)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2409),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6376[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6376[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6376[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6376[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6376[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6376[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6376[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6376[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6377[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6377[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6377[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6377[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6377[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6377[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6377[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6377[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_5842),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1336)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1295)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3805)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3800 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1334)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1338)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_3012)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_3011)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n10985_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2010_inv_3885),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<6>1_3931 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10292_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10298_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10298_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10334_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10334_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10334_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10334_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10329_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10329_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10329_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10329_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10362_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10362_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10362_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10362_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10362_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10369_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10369_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10369_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10369_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10369_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10406_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10406_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10406_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10406_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10413_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10413_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10424_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10424_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10424_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10424_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10411_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10411_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10411_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5842),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5842),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_5842),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10431_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10431_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10429_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10429_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10429_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10449_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10449_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10442_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10442_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10442_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10442_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10447_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10447_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10447_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10460_inv),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10460_inv),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10460_inv),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10460_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>21_4072 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10467_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10467_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10465_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10465_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10465_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10485_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10485_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10478_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10483_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10483_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10483_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10496_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10501_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10501_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10501_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10503_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10503_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10519_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10519_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10519_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10514_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10521_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10521_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10537_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10537_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10537_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10532_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10541_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10541_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10541_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10539_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10539_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10555_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_4952)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_4951)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_4957)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1337)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_4956)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_4962)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_4961)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_4967)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_4966)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_4972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_4971)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_4977)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_4976)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_4982)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_4981)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_4987)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_4986)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_4992)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_4991)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1316)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1332)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1333)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1329)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1331)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1330)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1327)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .Q(inst_LPM_FF_3_4944)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .Q(inst_LPM_FF_2_4945)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .Q(inst_LPM_FF_1_4946)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .Q(inst_LPM_FF_0_4947)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9938 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5010 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9938 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5010 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5012 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5010 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5012 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5014 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5012 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5014 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5016 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5014 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5016 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5018 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5016 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5018 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5020 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5018 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5020 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5022 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5020 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5022 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5024 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5022 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5024 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5026 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5024 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5026 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5028 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5026 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5028 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5030 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5028 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5030 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5032 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5030 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5032 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5034 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5032 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5034 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5036 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5034 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5036 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5038 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5036 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5038 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5040 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5038 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5040 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5042 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5040 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5042 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5044 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5042 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5044 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5046 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5044 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5046 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5048 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5046 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5048 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5050 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5048 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5050 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5052 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5050 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5052 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5054 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5052 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5054 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5056 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5054 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5056 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5058 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5056 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5058 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5060 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5058 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5060 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5062 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5060 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5062 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5064 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5062 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5064 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5066 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5064 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5066 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5068 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5066 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5068 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5070 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5068 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5070 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[13]),
    .I1(basesoc_sdram_bankmachine0_row[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[13]),
    .I1(basesoc_sdram_bankmachine1_row[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[13]),
    .I1(basesoc_sdram_bankmachine2_row[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[13]),
    .I1(basesoc_sdram_bankmachine3_row[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[2]),
    .I1(basesoc_sdram_bankmachine4_row[1]),
    .I2(basesoc_sdram_bankmachine4_row[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[5]),
    .I1(basesoc_sdram_bankmachine4_row[4]),
    .I2(basesoc_sdram_bankmachine4_row[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[8]),
    .I1(basesoc_sdram_bankmachine4_row[7]),
    .I2(basesoc_sdram_bankmachine4_row[6]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[11]),
    .I1(basesoc_sdram_bankmachine4_row[10]),
    .I2(basesoc_sdram_bankmachine4_row[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[13]),
    .I1(basesoc_sdram_bankmachine4_row[12]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[2]),
    .I1(basesoc_sdram_bankmachine5_row[1]),
    .I2(basesoc_sdram_bankmachine5_row[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[5]),
    .I1(basesoc_sdram_bankmachine5_row[4]),
    .I2(basesoc_sdram_bankmachine5_row[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[8]),
    .I1(basesoc_sdram_bankmachine5_row[7]),
    .I2(basesoc_sdram_bankmachine5_row[6]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[11]),
    .I1(basesoc_sdram_bankmachine5_row[10]),
    .I2(basesoc_sdram_bankmachine5_row[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[13]),
    .I1(basesoc_sdram_bankmachine5_row[12]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[2]),
    .I1(basesoc_sdram_bankmachine6_row[1]),
    .I2(basesoc_sdram_bankmachine6_row[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[5]),
    .I1(basesoc_sdram_bankmachine6_row[4]),
    .I2(basesoc_sdram_bankmachine6_row[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[8]),
    .I1(basesoc_sdram_bankmachine6_row[7]),
    .I2(basesoc_sdram_bankmachine6_row[6]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[11]),
    .I1(basesoc_sdram_bankmachine6_row[10]),
    .I2(basesoc_sdram_bankmachine6_row[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[13]),
    .I1(basesoc_sdram_bankmachine6_row[12]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[2]),
    .I1(basesoc_sdram_bankmachine7_row[1]),
    .I2(basesoc_sdram_bankmachine7_row[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[5]),
    .I1(basesoc_sdram_bankmachine7_row[4]),
    .I2(basesoc_sdram_bankmachine7_row[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[8]),
    .I1(basesoc_sdram_bankmachine7_row[7]),
    .I2(basesoc_sdram_bankmachine7_row[6]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[11]),
    .I1(basesoc_sdram_bankmachine7_row[10]),
    .I2(basesoc_sdram_bankmachine7_row[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[13]),
    .I1(basesoc_sdram_bankmachine7_row[12]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5162 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5162 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5163 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5164 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5163 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5164 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5165 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5166 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5165 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5166 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5167 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5168 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5167 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5168 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5169 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5170 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5169 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5170 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5171 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5171 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5172 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5173 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5172 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5173 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5174 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5175 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5174 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5175 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5176 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5177 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5176 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5177 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5178 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5179 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5178 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5179 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5180 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5180 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5181 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5182 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5181 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5182 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5183 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5184 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5183 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5184 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5185 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5186 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5185 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5186 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5187 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5188 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5187 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5188 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5189 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5189 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5190 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5191 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5190 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5191 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5192 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5193 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5192 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5193 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5194 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5195 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5194 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5195 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5196 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5197 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5196 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5197 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5198 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5198 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5199 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5200 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5199 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5200 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5201 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5202 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5201 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5202 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5203 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5204 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5203 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5204 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5205 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5206 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5205 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5206 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5207 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5207 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5208 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5209 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5208 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5209 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5210 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5211 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5210 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5211 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5212 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5213 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5212 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5213 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5214 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5215 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5214 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5215 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5216 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5216 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5217 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5218 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5217 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5218 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5219 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5220 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5219 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5220 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5221 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5222 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5221 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5222 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5223 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5224 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5223 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5224 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5225 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5225 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5226 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5227 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5226 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5227 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5228 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5229 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5228 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5229 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5230 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5231 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5230 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5231 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5232 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5233 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5232 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5233 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )

  );
  MUXCY   \Madd_n6118_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[2] ),
    .O(Madd_n6118_cy[2])
  );
  XORCY   \Madd_n6118_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6118_lut[2] ),
    .O(n6118[2])
  );
  MUXCY   \Madd_n6118_cy<3>  (
    .CI(Madd_n6118_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<3>_rt_9939 ),
    .O(Madd_n6118_cy[3])
  );
  XORCY   \Madd_n6118_xor<3>  (
    .CI(Madd_n6118_cy[2]),
    .LI(\Madd_n6118_cy<3>_rt_9939 ),
    .O(n6118[3])
  );
  MUXCY   \Madd_n6118_cy<4>  (
    .CI(Madd_n6118_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[4] ),
    .O(Madd_n6118_cy[4])
  );
  XORCY   \Madd_n6118_xor<4>  (
    .CI(Madd_n6118_cy[3]),
    .LI(\Madd_n6118_lut[4] ),
    .O(n6118[4])
  );
  MUXCY   \Madd_n6118_cy<5>  (
    .CI(Madd_n6118_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[5] ),
    .O(Madd_n6118_cy[5])
  );
  XORCY   \Madd_n6118_xor<5>  (
    .CI(Madd_n6118_cy[4]),
    .LI(\Madd_n6118_lut[5] ),
    .O(n6118[5])
  );
  MUXCY   \Madd_n6118_cy<6>  (
    .CI(Madd_n6118_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<6>_rt_9940 ),
    .O(Madd_n6118_cy[6])
  );
  XORCY   \Madd_n6118_xor<6>  (
    .CI(Madd_n6118_cy[5]),
    .LI(\Madd_n6118_cy<6>_rt_9940 ),
    .O(n6118[6])
  );
  MUXCY   \Madd_n6118_cy<7>  (
    .CI(Madd_n6118_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[7] ),
    .O(Madd_n6118_cy[7])
  );
  XORCY   \Madd_n6118_xor<7>  (
    .CI(Madd_n6118_cy[6]),
    .LI(\Madd_n6118_lut[7] ),
    .O(n6118[7])
  );
  MUXCY   \Madd_n6118_cy<8>  (
    .CI(Madd_n6118_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<8>_rt_9941 ),
    .O(Madd_n6118_cy[8])
  );
  XORCY   \Madd_n6118_xor<8>  (
    .CI(Madd_n6118_cy[7]),
    .LI(\Madd_n6118_cy<8>_rt_9941 ),
    .O(n6118[8])
  );
  MUXCY   \Madd_n6118_cy<9>  (
    .CI(Madd_n6118_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[9] ),
    .O(Madd_n6118_cy[9])
  );
  XORCY   \Madd_n6118_xor<9>  (
    .CI(Madd_n6118_cy[8]),
    .LI(\Madd_n6118_lut[9] ),
    .O(n6118[9])
  );
  MUXCY   \Madd_n6118_cy<10>  (
    .CI(Madd_n6118_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[10] ),
    .O(Madd_n6118_cy[10])
  );
  XORCY   \Madd_n6118_xor<10>  (
    .CI(Madd_n6118_cy[9]),
    .LI(\Madd_n6118_lut[10] ),
    .O(n6118[10])
  );
  MUXCY   \Madd_n6118_cy<11>  (
    .CI(Madd_n6118_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[11] ),
    .O(Madd_n6118_cy[11])
  );
  XORCY   \Madd_n6118_xor<11>  (
    .CI(Madd_n6118_cy[10]),
    .LI(\Madd_n6118_lut[11] ),
    .O(n6118[11])
  );
  MUXCY   \Madd_n6118_cy<12>  (
    .CI(Madd_n6118_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[12] ),
    .O(Madd_n6118_cy[12])
  );
  XORCY   \Madd_n6118_xor<12>  (
    .CI(Madd_n6118_cy[11]),
    .LI(\Madd_n6118_lut[12] ),
    .O(n6118[12])
  );
  MUXCY   \Madd_n6118_cy<13>  (
    .CI(Madd_n6118_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[13] ),
    .O(Madd_n6118_cy[13])
  );
  XORCY   \Madd_n6118_xor<13>  (
    .CI(Madd_n6118_cy[12]),
    .LI(\Madd_n6118_lut[13] ),
    .O(n6118[13])
  );
  MUXCY   \Madd_n6118_cy<14>  (
    .CI(Madd_n6118_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[14] ),
    .O(Madd_n6118_cy[14])
  );
  XORCY   \Madd_n6118_xor<14>  (
    .CI(Madd_n6118_cy[13]),
    .LI(\Madd_n6118_lut[14] ),
    .O(n6118[14])
  );
  MUXCY   \Madd_n6118_cy<15>  (
    .CI(Madd_n6118_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[15] ),
    .O(Madd_n6118_cy[15])
  );
  XORCY   \Madd_n6118_xor<15>  (
    .CI(Madd_n6118_cy[14]),
    .LI(\Madd_n6118_lut[15] ),
    .O(n6118[15])
  );
  MUXCY   \Madd_n6118_cy<16>  (
    .CI(Madd_n6118_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<16>_rt_9942 ),
    .O(Madd_n6118_cy[16])
  );
  XORCY   \Madd_n6118_xor<16>  (
    .CI(Madd_n6118_cy[15]),
    .LI(\Madd_n6118_cy<16>_rt_9942 ),
    .O(n6118[16])
  );
  MUXCY   \Madd_n6118_cy<17>  (
    .CI(Madd_n6118_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[17] ),
    .O(Madd_n6118_cy[17])
  );
  XORCY   \Madd_n6118_xor<17>  (
    .CI(Madd_n6118_cy[16]),
    .LI(\Madd_n6118_lut[17] ),
    .O(n6118[17])
  );
  MUXCY   \Madd_n6118_cy<18>  (
    .CI(Madd_n6118_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[18] ),
    .O(Madd_n6118_cy[18])
  );
  XORCY   \Madd_n6118_xor<18>  (
    .CI(Madd_n6118_cy[17]),
    .LI(\Madd_n6118_lut[18] ),
    .O(n6118[18])
  );
  MUXCY   \Madd_n6118_cy<19>  (
    .CI(Madd_n6118_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<19>_rt_9943 ),
    .O(Madd_n6118_cy[19])
  );
  XORCY   \Madd_n6118_xor<19>  (
    .CI(Madd_n6118_cy[18]),
    .LI(\Madd_n6118_cy<19>_rt_9943 ),
    .O(n6118[19])
  );
  MUXCY   \Madd_n6118_cy<20>  (
    .CI(Madd_n6118_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[20] ),
    .O(Madd_n6118_cy[20])
  );
  XORCY   \Madd_n6118_xor<20>  (
    .CI(Madd_n6118_cy[19]),
    .LI(\Madd_n6118_lut[20] ),
    .O(n6118[20])
  );
  MUXCY   \Madd_n6118_cy<21>  (
    .CI(Madd_n6118_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<21>_rt_9944 ),
    .O(Madd_n6118_cy[21])
  );
  XORCY   \Madd_n6118_xor<21>  (
    .CI(Madd_n6118_cy[20]),
    .LI(\Madd_n6118_cy<21>_rt_9944 ),
    .O(n6118[21])
  );
  MUXCY   \Madd_n6118_cy<22>  (
    .CI(Madd_n6118_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<22>_rt_9945 ),
    .O(Madd_n6118_cy[22])
  );
  XORCY   \Madd_n6118_xor<22>  (
    .CI(Madd_n6118_cy[21]),
    .LI(\Madd_n6118_cy<22>_rt_9945 ),
    .O(n6118[22])
  );
  MUXCY   \Madd_n6118_cy<23>  (
    .CI(Madd_n6118_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6118_lut[23] ),
    .O(Madd_n6118_cy[23])
  );
  XORCY   \Madd_n6118_xor<23>  (
    .CI(Madd_n6118_cy[22]),
    .LI(\Madd_n6118_lut[23] ),
    .O(n6118[23])
  );
  MUXCY   \Madd_n6118_cy<24>  (
    .CI(Madd_n6118_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<24>_rt_9946 ),
    .O(Madd_n6118_cy[24])
  );
  XORCY   \Madd_n6118_xor<24>  (
    .CI(Madd_n6118_cy[23]),
    .LI(\Madd_n6118_cy<24>_rt_9946 ),
    .O(n6118[24])
  );
  MUXCY   \Madd_n6118_cy<25>  (
    .CI(Madd_n6118_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<25>_rt_9947 ),
    .O(Madd_n6118_cy[25])
  );
  XORCY   \Madd_n6118_xor<25>  (
    .CI(Madd_n6118_cy[24]),
    .LI(\Madd_n6118_cy<25>_rt_9947 ),
    .O(n6118[25])
  );
  MUXCY   \Madd_n6118_cy<26>  (
    .CI(Madd_n6118_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<26>_rt_9948 ),
    .O(Madd_n6118_cy[26])
  );
  XORCY   \Madd_n6118_xor<26>  (
    .CI(Madd_n6118_cy[25]),
    .LI(\Madd_n6118_cy<26>_rt_9948 ),
    .O(n6118[26])
  );
  MUXCY   \Madd_n6118_cy<27>  (
    .CI(Madd_n6118_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<27>_rt_9949 ),
    .O(Madd_n6118_cy[27])
  );
  XORCY   \Madd_n6118_xor<27>  (
    .CI(Madd_n6118_cy[26]),
    .LI(\Madd_n6118_cy<27>_rt_9949 ),
    .O(n6118[27])
  );
  MUXCY   \Madd_n6118_cy<28>  (
    .CI(Madd_n6118_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<28>_rt_9950 ),
    .O(Madd_n6118_cy[28])
  );
  XORCY   \Madd_n6118_xor<28>  (
    .CI(Madd_n6118_cy[27]),
    .LI(\Madd_n6118_cy<28>_rt_9950 ),
    .O(n6118[28])
  );
  MUXCY   \Madd_n6118_cy<29>  (
    .CI(Madd_n6118_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<29>_rt_9951 ),
    .O(Madd_n6118_cy[29])
  );
  XORCY   \Madd_n6118_xor<29>  (
    .CI(Madd_n6118_cy[28]),
    .LI(\Madd_n6118_cy<29>_rt_9951 ),
    .O(n6118[29])
  );
  MUXCY   \Madd_n6118_cy<30>  (
    .CI(Madd_n6118_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<30>_rt_9952 ),
    .O(Madd_n6118_cy[30])
  );
  XORCY   \Madd_n6118_xor<30>  (
    .CI(Madd_n6118_cy[29]),
    .LI(\Madd_n6118_cy<30>_rt_9952 ),
    .O(n6118[30])
  );
  MUXCY   \Madd_n6118_cy<31>  (
    .CI(Madd_n6118_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6118_cy<31>_rt_9953 ),
    .O(Madd_n6118_cy[31])
  );
  XORCY   \Madd_n6118_xor<31>  (
    .CI(Madd_n6118_cy[30]),
    .LI(\Madd_n6118_cy<31>_rt_9953 ),
    .O(n6118[31])
  );
  MUXCY   \Madd_n6122_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[2] ),
    .O(Madd_n6122_cy[2])
  );
  XORCY   \Madd_n6122_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6122_lut[2] ),
    .O(n6122[2])
  );
  MUXCY   \Madd_n6122_cy<3>  (
    .CI(Madd_n6122_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<3>_rt_9954 ),
    .O(Madd_n6122_cy[3])
  );
  XORCY   \Madd_n6122_xor<3>  (
    .CI(Madd_n6122_cy[2]),
    .LI(\Madd_n6122_cy<3>_rt_9954 ),
    .O(n6122[3])
  );
  MUXCY   \Madd_n6122_cy<4>  (
    .CI(Madd_n6122_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[4] ),
    .O(Madd_n6122_cy[4])
  );
  XORCY   \Madd_n6122_xor<4>  (
    .CI(Madd_n6122_cy[3]),
    .LI(\Madd_n6122_lut[4] ),
    .O(n6122[4])
  );
  MUXCY   \Madd_n6122_cy<5>  (
    .CI(Madd_n6122_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[5] ),
    .O(Madd_n6122_cy[5])
  );
  XORCY   \Madd_n6122_xor<5>  (
    .CI(Madd_n6122_cy[4]),
    .LI(\Madd_n6122_lut[5] ),
    .O(n6122[5])
  );
  MUXCY   \Madd_n6122_cy<6>  (
    .CI(Madd_n6122_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<6>_rt_9955 ),
    .O(Madd_n6122_cy[6])
  );
  XORCY   \Madd_n6122_xor<6>  (
    .CI(Madd_n6122_cy[5]),
    .LI(\Madd_n6122_cy<6>_rt_9955 ),
    .O(n6122[6])
  );
  MUXCY   \Madd_n6122_cy<7>  (
    .CI(Madd_n6122_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[7] ),
    .O(Madd_n6122_cy[7])
  );
  XORCY   \Madd_n6122_xor<7>  (
    .CI(Madd_n6122_cy[6]),
    .LI(\Madd_n6122_lut[7] ),
    .O(n6122[7])
  );
  MUXCY   \Madd_n6122_cy<8>  (
    .CI(Madd_n6122_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<8>_rt_9956 ),
    .O(Madd_n6122_cy[8])
  );
  XORCY   \Madd_n6122_xor<8>  (
    .CI(Madd_n6122_cy[7]),
    .LI(\Madd_n6122_cy<8>_rt_9956 ),
    .O(n6122[8])
  );
  MUXCY   \Madd_n6122_cy<9>  (
    .CI(Madd_n6122_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[9] ),
    .O(Madd_n6122_cy[9])
  );
  XORCY   \Madd_n6122_xor<9>  (
    .CI(Madd_n6122_cy[8]),
    .LI(\Madd_n6122_lut[9] ),
    .O(n6122[9])
  );
  MUXCY   \Madd_n6122_cy<10>  (
    .CI(Madd_n6122_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[10] ),
    .O(Madd_n6122_cy[10])
  );
  XORCY   \Madd_n6122_xor<10>  (
    .CI(Madd_n6122_cy[9]),
    .LI(\Madd_n6122_lut[10] ),
    .O(n6122[10])
  );
  MUXCY   \Madd_n6122_cy<11>  (
    .CI(Madd_n6122_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[11] ),
    .O(Madd_n6122_cy[11])
  );
  XORCY   \Madd_n6122_xor<11>  (
    .CI(Madd_n6122_cy[10]),
    .LI(\Madd_n6122_lut[11] ),
    .O(n6122[11])
  );
  MUXCY   \Madd_n6122_cy<12>  (
    .CI(Madd_n6122_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[12] ),
    .O(Madd_n6122_cy[12])
  );
  XORCY   \Madd_n6122_xor<12>  (
    .CI(Madd_n6122_cy[11]),
    .LI(\Madd_n6122_lut[12] ),
    .O(n6122[12])
  );
  MUXCY   \Madd_n6122_cy<13>  (
    .CI(Madd_n6122_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[13] ),
    .O(Madd_n6122_cy[13])
  );
  XORCY   \Madd_n6122_xor<13>  (
    .CI(Madd_n6122_cy[12]),
    .LI(\Madd_n6122_lut[13] ),
    .O(n6122[13])
  );
  MUXCY   \Madd_n6122_cy<14>  (
    .CI(Madd_n6122_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[14] ),
    .O(Madd_n6122_cy[14])
  );
  XORCY   \Madd_n6122_xor<14>  (
    .CI(Madd_n6122_cy[13]),
    .LI(\Madd_n6122_lut[14] ),
    .O(n6122[14])
  );
  MUXCY   \Madd_n6122_cy<15>  (
    .CI(Madd_n6122_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[15] ),
    .O(Madd_n6122_cy[15])
  );
  XORCY   \Madd_n6122_xor<15>  (
    .CI(Madd_n6122_cy[14]),
    .LI(\Madd_n6122_lut[15] ),
    .O(n6122[15])
  );
  MUXCY   \Madd_n6122_cy<16>  (
    .CI(Madd_n6122_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<16>_rt_9957 ),
    .O(Madd_n6122_cy[16])
  );
  XORCY   \Madd_n6122_xor<16>  (
    .CI(Madd_n6122_cy[15]),
    .LI(\Madd_n6122_cy<16>_rt_9957 ),
    .O(n6122[16])
  );
  MUXCY   \Madd_n6122_cy<17>  (
    .CI(Madd_n6122_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[17] ),
    .O(Madd_n6122_cy[17])
  );
  XORCY   \Madd_n6122_xor<17>  (
    .CI(Madd_n6122_cy[16]),
    .LI(\Madd_n6122_lut[17] ),
    .O(n6122[17])
  );
  MUXCY   \Madd_n6122_cy<18>  (
    .CI(Madd_n6122_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[18] ),
    .O(Madd_n6122_cy[18])
  );
  XORCY   \Madd_n6122_xor<18>  (
    .CI(Madd_n6122_cy[17]),
    .LI(\Madd_n6122_lut[18] ),
    .O(n6122[18])
  );
  MUXCY   \Madd_n6122_cy<19>  (
    .CI(Madd_n6122_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<19>_rt_9958 ),
    .O(Madd_n6122_cy[19])
  );
  XORCY   \Madd_n6122_xor<19>  (
    .CI(Madd_n6122_cy[18]),
    .LI(\Madd_n6122_cy<19>_rt_9958 ),
    .O(n6122[19])
  );
  MUXCY   \Madd_n6122_cy<20>  (
    .CI(Madd_n6122_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[20] ),
    .O(Madd_n6122_cy[20])
  );
  XORCY   \Madd_n6122_xor<20>  (
    .CI(Madd_n6122_cy[19]),
    .LI(\Madd_n6122_lut[20] ),
    .O(n6122[20])
  );
  MUXCY   \Madd_n6122_cy<21>  (
    .CI(Madd_n6122_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<21>_rt_9959 ),
    .O(Madd_n6122_cy[21])
  );
  XORCY   \Madd_n6122_xor<21>  (
    .CI(Madd_n6122_cy[20]),
    .LI(\Madd_n6122_cy<21>_rt_9959 ),
    .O(n6122[21])
  );
  MUXCY   \Madd_n6122_cy<22>  (
    .CI(Madd_n6122_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<22>_rt_9960 ),
    .O(Madd_n6122_cy[22])
  );
  XORCY   \Madd_n6122_xor<22>  (
    .CI(Madd_n6122_cy[21]),
    .LI(\Madd_n6122_cy<22>_rt_9960 ),
    .O(n6122[22])
  );
  MUXCY   \Madd_n6122_cy<23>  (
    .CI(Madd_n6122_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6122_lut[23] ),
    .O(Madd_n6122_cy[23])
  );
  XORCY   \Madd_n6122_xor<23>  (
    .CI(Madd_n6122_cy[22]),
    .LI(\Madd_n6122_lut[23] ),
    .O(n6122[23])
  );
  MUXCY   \Madd_n6122_cy<24>  (
    .CI(Madd_n6122_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<24>_rt_9961 ),
    .O(Madd_n6122_cy[24])
  );
  XORCY   \Madd_n6122_xor<24>  (
    .CI(Madd_n6122_cy[23]),
    .LI(\Madd_n6122_cy<24>_rt_9961 ),
    .O(n6122[24])
  );
  MUXCY   \Madd_n6122_cy<25>  (
    .CI(Madd_n6122_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<25>_rt_9962 ),
    .O(Madd_n6122_cy[25])
  );
  XORCY   \Madd_n6122_xor<25>  (
    .CI(Madd_n6122_cy[24]),
    .LI(\Madd_n6122_cy<25>_rt_9962 ),
    .O(n6122[25])
  );
  MUXCY   \Madd_n6122_cy<26>  (
    .CI(Madd_n6122_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<26>_rt_9963 ),
    .O(Madd_n6122_cy[26])
  );
  XORCY   \Madd_n6122_xor<26>  (
    .CI(Madd_n6122_cy[25]),
    .LI(\Madd_n6122_cy<26>_rt_9963 ),
    .O(n6122[26])
  );
  MUXCY   \Madd_n6122_cy<27>  (
    .CI(Madd_n6122_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<27>_rt_9964 ),
    .O(Madd_n6122_cy[27])
  );
  XORCY   \Madd_n6122_xor<27>  (
    .CI(Madd_n6122_cy[26]),
    .LI(\Madd_n6122_cy<27>_rt_9964 ),
    .O(n6122[27])
  );
  MUXCY   \Madd_n6122_cy<28>  (
    .CI(Madd_n6122_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<28>_rt_9965 ),
    .O(Madd_n6122_cy[28])
  );
  XORCY   \Madd_n6122_xor<28>  (
    .CI(Madd_n6122_cy[27]),
    .LI(\Madd_n6122_cy<28>_rt_9965 ),
    .O(n6122[28])
  );
  MUXCY   \Madd_n6122_cy<29>  (
    .CI(Madd_n6122_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<29>_rt_9966 ),
    .O(Madd_n6122_cy[29])
  );
  XORCY   \Madd_n6122_xor<29>  (
    .CI(Madd_n6122_cy[28]),
    .LI(\Madd_n6122_cy<29>_rt_9966 ),
    .O(n6122[29])
  );
  MUXCY   \Madd_n6122_cy<30>  (
    .CI(Madd_n6122_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<30>_rt_9967 ),
    .O(Madd_n6122_cy[30])
  );
  XORCY   \Madd_n6122_xor<30>  (
    .CI(Madd_n6122_cy[29]),
    .LI(\Madd_n6122_cy<30>_rt_9967 ),
    .O(n6122[30])
  );
  MUXCY   \Madd_n6122_cy<31>  (
    .CI(Madd_n6122_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6122_cy<31>_rt_9968 ),
    .O(Madd_n6122_cy[31])
  );
  XORCY   \Madd_n6122_xor<31>  (
    .CI(Madd_n6122_cy[30]),
    .LI(\Madd_n6122_cy<31>_rt_9968 ),
    .O(n6122[31])
  );
  MUXF7   Mmux__n10134_2_f7 (
    .I0(Mmux__n10134_4_5324),
    .I1(Mmux__n10134_3_5325),
    .S(opsis_i2c_counter[2]),
    .O(_n10134)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10134_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n10134_4_5324)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10134_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n10134_3_5325)
  );
  MUXCY   \Madd_n6194_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Madd_n6194_lut[0]),
    .O(Madd_n6194_cy[0])
  );
  MUXCY   \Madd_n6194_cy<1>  (
    .CI(Madd_n6194_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<1>_rt_9969 ),
    .O(Madd_n6194_cy[1])
  );
  MUXCY   \Madd_n6194_cy<2>  (
    .CI(Madd_n6194_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<2>_rt_9970 ),
    .O(Madd_n6194_cy[2])
  );
  MUXCY   \Madd_n6194_cy<3>  (
    .CI(Madd_n6194_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<3>_rt_9971 ),
    .O(Madd_n6194_cy[3])
  );
  XORCY   \Madd_n6194_xor<3>  (
    .CI(Madd_n6194_cy[2]),
    .LI(\Madd_n6194_cy<3>_rt_9971 ),
    .O(n6194[3])
  );
  MUXCY   \Madd_n6194_cy<4>  (
    .CI(Madd_n6194_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<4>_rt_9972 ),
    .O(Madd_n6194_cy[4])
  );
  XORCY   \Madd_n6194_xor<4>  (
    .CI(Madd_n6194_cy[3]),
    .LI(\Madd_n6194_cy<4>_rt_9972 ),
    .O(n6194[4])
  );
  MUXCY   \Madd_n6194_cy<5>  (
    .CI(Madd_n6194_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<5>_rt_9973 ),
    .O(Madd_n6194_cy[5])
  );
  XORCY   \Madd_n6194_xor<5>  (
    .CI(Madd_n6194_cy[4]),
    .LI(\Madd_n6194_cy<5>_rt_9973 ),
    .O(n6194[5])
  );
  MUXCY   \Madd_n6194_cy<6>  (
    .CI(Madd_n6194_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<6>_rt_9974 ),
    .O(Madd_n6194_cy[6])
  );
  XORCY   \Madd_n6194_xor<6>  (
    .CI(Madd_n6194_cy[5]),
    .LI(\Madd_n6194_cy<6>_rt_9974 ),
    .O(n6194[6])
  );
  MUXCY   \Madd_n6194_cy<7>  (
    .CI(Madd_n6194_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<7>_rt_9975 ),
    .O(Madd_n6194_cy[7])
  );
  XORCY   \Madd_n6194_xor<7>  (
    .CI(Madd_n6194_cy[6]),
    .LI(\Madd_n6194_cy<7>_rt_9975 ),
    .O(n6194[7])
  );
  MUXCY   \Madd_n6194_cy<8>  (
    .CI(Madd_n6194_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<8>_rt_9976 ),
    .O(Madd_n6194_cy[8])
  );
  XORCY   \Madd_n6194_xor<8>  (
    .CI(Madd_n6194_cy[7]),
    .LI(\Madd_n6194_cy<8>_rt_9976 ),
    .O(n6194[8])
  );
  MUXCY   \Madd_n6194_cy<9>  (
    .CI(Madd_n6194_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<9>_rt_9977 ),
    .O(Madd_n6194_cy[9])
  );
  XORCY   \Madd_n6194_xor<9>  (
    .CI(Madd_n6194_cy[8]),
    .LI(\Madd_n6194_cy<9>_rt_9977 ),
    .O(n6194[9])
  );
  MUXCY   \Madd_n6194_cy<10>  (
    .CI(Madd_n6194_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<10>_rt_9978 ),
    .O(Madd_n6194_cy[10])
  );
  XORCY   \Madd_n6194_xor<10>  (
    .CI(Madd_n6194_cy[9]),
    .LI(\Madd_n6194_cy<10>_rt_9978 ),
    .O(n6194[10])
  );
  MUXCY   \Madd_n6194_cy<11>  (
    .CI(Madd_n6194_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<11>_rt_9979 ),
    .O(Madd_n6194_cy[11])
  );
  XORCY   \Madd_n6194_xor<11>  (
    .CI(Madd_n6194_cy[10]),
    .LI(\Madd_n6194_cy<11>_rt_9979 ),
    .O(n6194[11])
  );
  MUXCY   \Madd_n6194_cy<12>  (
    .CI(Madd_n6194_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<12>_rt_9980 ),
    .O(Madd_n6194_cy[12])
  );
  XORCY   \Madd_n6194_xor<12>  (
    .CI(Madd_n6194_cy[11]),
    .LI(\Madd_n6194_cy<12>_rt_9980 ),
    .O(n6194[12])
  );
  MUXCY   \Madd_n6194_cy<13>  (
    .CI(Madd_n6194_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<13>_rt_9981 ),
    .O(Madd_n6194_cy[13])
  );
  XORCY   \Madd_n6194_xor<13>  (
    .CI(Madd_n6194_cy[12]),
    .LI(\Madd_n6194_cy<13>_rt_9981 ),
    .O(n6194[13])
  );
  MUXCY   \Madd_n6194_cy<14>  (
    .CI(Madd_n6194_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<14>_rt_9982 ),
    .O(Madd_n6194_cy[14])
  );
  XORCY   \Madd_n6194_xor<14>  (
    .CI(Madd_n6194_cy[13]),
    .LI(\Madd_n6194_cy<14>_rt_9982 ),
    .O(n6194[14])
  );
  MUXCY   \Madd_n6194_cy<15>  (
    .CI(Madd_n6194_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<15>_rt_9983 ),
    .O(Madd_n6194_cy[15])
  );
  XORCY   \Madd_n6194_xor<15>  (
    .CI(Madd_n6194_cy[14]),
    .LI(\Madd_n6194_cy<15>_rt_9983 ),
    .O(n6194[15])
  );
  MUXCY   \Madd_n6194_cy<16>  (
    .CI(Madd_n6194_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<16>_rt_9984 ),
    .O(Madd_n6194_cy[16])
  );
  XORCY   \Madd_n6194_xor<16>  (
    .CI(Madd_n6194_cy[15]),
    .LI(\Madd_n6194_cy<16>_rt_9984 ),
    .O(n6194[16])
  );
  MUXCY   \Madd_n6194_cy<17>  (
    .CI(Madd_n6194_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<17>_rt_9985 ),
    .O(Madd_n6194_cy[17])
  );
  XORCY   \Madd_n6194_xor<17>  (
    .CI(Madd_n6194_cy[16]),
    .LI(\Madd_n6194_cy<17>_rt_9985 ),
    .O(n6194[17])
  );
  MUXCY   \Madd_n6194_cy<18>  (
    .CI(Madd_n6194_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<18>_rt_9986 ),
    .O(Madd_n6194_cy[18])
  );
  XORCY   \Madd_n6194_xor<18>  (
    .CI(Madd_n6194_cy[17]),
    .LI(\Madd_n6194_cy<18>_rt_9986 ),
    .O(n6194[18])
  );
  MUXCY   \Madd_n6194_cy<19>  (
    .CI(Madd_n6194_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<19>_rt_9987 ),
    .O(Madd_n6194_cy[19])
  );
  XORCY   \Madd_n6194_xor<19>  (
    .CI(Madd_n6194_cy[18]),
    .LI(\Madd_n6194_cy<19>_rt_9987 ),
    .O(n6194[19])
  );
  MUXCY   \Madd_n6194_cy<20>  (
    .CI(Madd_n6194_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<20>_rt_9988 ),
    .O(Madd_n6194_cy[20])
  );
  XORCY   \Madd_n6194_xor<20>  (
    .CI(Madd_n6194_cy[19]),
    .LI(\Madd_n6194_cy<20>_rt_9988 ),
    .O(n6194[20])
  );
  MUXCY   \Madd_n6194_cy<21>  (
    .CI(Madd_n6194_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<21>_rt_9989 ),
    .O(Madd_n6194_cy[21])
  );
  XORCY   \Madd_n6194_xor<21>  (
    .CI(Madd_n6194_cy[20]),
    .LI(\Madd_n6194_cy<21>_rt_9989 ),
    .O(n6194[21])
  );
  MUXCY   \Madd_n6194_cy<22>  (
    .CI(Madd_n6194_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<22>_rt_9990 ),
    .O(Madd_n6194_cy[22])
  );
  XORCY   \Madd_n6194_xor<22>  (
    .CI(Madd_n6194_cy[21]),
    .LI(\Madd_n6194_cy<22>_rt_9990 ),
    .O(n6194[22])
  );
  MUXCY   \Madd_n6194_cy<23>  (
    .CI(Madd_n6194_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6194_cy<23>_rt_9991 ),
    .O(Madd_n6194_cy[23])
  );
  XORCY   \Madd_n6194_xor<23>  (
    .CI(Madd_n6194_cy[22]),
    .LI(\Madd_n6194_cy<23>_rt_9991 ),
    .O(n6194[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5356),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5357),
    .I4(mux102_125_5358),
    .O(mux102_8_5355)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5356)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5357)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5358)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5361),
    .I3(mux102_131_5360),
    .I4(mux102_123_5362),
    .I5(mux102_113_5363),
    .O(mux102_71_5359)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2543),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2559),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2551),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5360)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2266),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5361)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5362)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2511),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2519),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2503),
    .O(mux102_113_5363)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5366),
    .I3(mux102_13_5365),
    .I4(mux102_121_5367),
    .I5(mux102_112_5368),
    .O(mux102_7_5364)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2251),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5365)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5366)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2479),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2471),
    .O(mux102_121_5367)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2463),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2236),
    .O(mux102_112_5368)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5371),
    .I3(mux102_12_5370),
    .I4(mux102_11_5372),
    .I5(mux102_10_5373),
    .O(mux102_6_5369)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5370)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2439),
    .O(mux102_111_5371)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2431),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2423),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5372)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2221),
    .O(mux102_10_5373)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5375),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5376),
    .I4(mux100_125_5377),
    .O(mux100_8_5374)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5375)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5376)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5377)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5380),
    .I3(mux100_131_5379),
    .I4(mux100_123_5381),
    .I5(mux100_113_5382),
    .O(mux100_71_5378)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2545),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2561),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2553),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5379)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2268),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5380)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5381)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2513),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2521),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2505),
    .O(mux100_113_5382)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2253),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5383)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5384)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2481),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2473),
    .O(mux100_121_5385)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2465),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2238),
    .O(mux100_112_5386)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5387)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2441),
    .O(mux100_111_5388)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2433),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2425),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5389)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2223),
    .O(mux100_10_5390)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5392),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5393),
    .I4(mux101_125_5394),
    .O(mux101_8_5391)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5392)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5393)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5394)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5397),
    .I3(mux101_131_5396),
    .I4(mux101_123_5398),
    .I5(mux101_113_5399),
    .O(mux101_71_5395)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2544),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2560),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2552),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5396)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2267),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5397)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5398)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2512),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2520),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2504),
    .O(mux101_113_5399)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5402),
    .I3(mux101_13_5401),
    .I4(mux101_121_5403),
    .I5(mux101_112_5404),
    .O(mux101_7_5400)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2252),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5401)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5402)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2480),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2472),
    .O(mux101_121_5403)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2464),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2237),
    .O(mux101_112_5404)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5407),
    .I3(mux101_12_5406),
    .I4(mux101_11_5408),
    .I5(mux101_10_5409),
    .O(mux101_6_5405)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5406)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2440),
    .O(mux101_111_5407)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2432),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2424),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5408)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2222),
    .O(mux101_10_5409)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5411),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5412),
    .I4(mux103_125_5413),
    .O(mux103_8_5410)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5411)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5412)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5413)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5416),
    .I3(mux103_131_5415),
    .I4(mux103_123_5417),
    .I5(mux103_113_5418),
    .O(mux103_71_5414)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2550),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2542),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2558),
    .O(mux103_131_5415)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2265),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5416)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5417)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2510),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2518),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2502),
    .O(mux103_113_5418)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5421),
    .I3(mux103_13_5420),
    .I4(mux103_121_5422),
    .I5(mux103_112_5423),
    .O(mux103_7_5419)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2250),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5420)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5421)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2478),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2470),
    .O(mux103_121_5422)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2235),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2462),
    .O(mux103_112_5423)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5426),
    .I3(mux103_12_5425),
    .I4(mux103_11_5427),
    .I5(mux103_10_5428),
    .O(mux103_6_5424)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5425)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2438),
    .O(mux103_111_5426)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2422),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2430),
    .O(mux103_11_5427)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2220),
    .O(mux103_10_5428)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5430),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5431),
    .I4(mux104_125_5432),
    .O(mux104_8_5429)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5430)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5431)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5432)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5435),
    .I3(mux104_131_5434),
    .I4(mux104_123_5436),
    .I5(mux104_113_5437),
    .O(mux104_71_5433)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2549),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2541),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2557),
    .O(mux104_131_5434)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2264),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5435)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5436)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2509),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2517),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2501),
    .O(mux104_113_5437)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_122_5440),
    .I3(mux104_13_5439),
    .I4(mux104_121_5441),
    .I5(mux104_112_5442),
    .O(mux104_7_5438)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2249),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5439)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5440)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2477),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2469),
    .O(mux104_121_5441)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2234),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2461),
    .O(mux104_112_5442)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_111_5445),
    .I3(mux104_12_5444),
    .I4(mux104_11_5446),
    .I5(mux104_10_5447),
    .O(mux104_6_5443)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5444)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2437),
    .O(mux104_111_5445)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2421),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2429),
    .O(mux104_11_5446)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2219),
    .O(mux104_10_5447)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(mux107_14_5448)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5449)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5450)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5451)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5454),
    .I3(mux107_131_5453),
    .I4(mux107_123_5455),
    .I5(mux107_112_5456),
    .O(mux107_71_5452)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2546),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2538),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2554),
    .O(mux107_131_5453)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5454)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5455)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2506),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2514),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2498),
    .O(mux107_112_5456)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5457)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5458)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2474),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2466),
    .O(mux107_121_5459)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2458),
    .O(mux107_111_5460)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux107_10_f7_5462),
    .O(mux107_6_5461)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5463),
    .I1(mux107_11_5464),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5462)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2434),
    .O(mux107_12_5463)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5464)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5467),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5468),
    .I4(mux105_125_5469),
    .O(mux105_8_5466)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5467)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5468)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5469)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5472),
    .I3(mux105_131_5471),
    .I4(mux105_123_5473),
    .I5(mux105_113_5474),
    .O(mux105_71_5470)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2548),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2540),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2556),
    .O(mux105_131_5471)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2263),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5472)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5473)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2508),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2516),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2500),
    .O(mux105_113_5474)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_122_5477),
    .I3(mux105_13_5476),
    .I4(mux105_121_5478),
    .I5(mux105_112_5479),
    .O(mux105_7_5475)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2248),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5476)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5477)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2476),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2468),
    .O(mux105_121_5478)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2233),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2460),
    .O(mux105_112_5479)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_111_5482),
    .I3(mux105_12_5481),
    .I4(mux105_11_5483),
    .I5(mux105_10_5484),
    .O(mux105_6_5480)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5481)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2436),
    .O(mux105_111_5482)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2420),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2428),
    .O(mux105_11_5483)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2218),
    .O(mux105_10_5484)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5485)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5486)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5487)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5490),
    .I3(mux106_131_5489),
    .I4(mux106_123_5491),
    .I5(mux106_112_5492),
    .O(mux106_71_5488)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2547),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2539),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2555),
    .O(mux106_131_5489)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5490)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5491)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2507),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2515),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2499),
    .O(mux106_112_5492)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5493)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5494)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2475),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2467),
    .O(mux106_121_5495)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2459),
    .O(mux106_111_5496)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5501 ),
    .I2(mux106_10_f7_5498),
    .O(mux106_6_5497)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5499),
    .I1(mux106_11_5500),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5498)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2435),
    .O(mux106_12_5499)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5500)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_9992 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_9992 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9993 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9993 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9994 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9994 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9995 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9995 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9996 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9996 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9997 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9997 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9998 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9998 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9999 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9999 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10000 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10000 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10001 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10001 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10002 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10002 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10003 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10003 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10004 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10004 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10005 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10005 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10006 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10006 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10007 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10007 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10008 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10008 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10009 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10009 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10010 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10010 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10011 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10011 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10012 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10012 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10013 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10013 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10014 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10014 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10015 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10015 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10016 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10016 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10017 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10017 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10018 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10018 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10019 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10019 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10020 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10020 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10021 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10021 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10022 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10022 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10051 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5636),
    .I1(inst_LPM_MUX_3_f7_5639),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5637),
    .I1(inst_LPM_MUX_51_5638),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX_4_f7_5636)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5637)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5638)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5640),
    .I1(inst_LPM_MUX_4_5641),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX_3_f7_5639)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5640)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5641)
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5642),
    .I1(inst_LPM_MUX1_3_f7_5645),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5643),
    .I1(inst_LPM_MUX1_51_5644),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX1_4_f7_5642)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5643)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5644)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5646),
    .I1(inst_LPM_MUX1_4_5647),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX1_3_f7_5645)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5646)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5647)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5648),
    .I1(inst_LPM_MUX4_3_f7_5651),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5649),
    .I1(inst_LPM_MUX4_51_5650),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX4_4_f7_5648)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5649)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5650)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5652),
    .I1(inst_LPM_MUX4_4_5653),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX4_3_f7_5651)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5652)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5653)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5654),
    .I1(inst_LPM_MUX2_3_f7_5657),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5655),
    .I1(inst_LPM_MUX2_51_5656),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX2_4_f7_5654)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5655)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5656)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5658),
    .I1(inst_LPM_MUX2_4_5659),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX2_3_f7_5657)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5658)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5659)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5660),
    .I1(inst_LPM_MUX3_3_f7_5663),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5661),
    .I1(inst_LPM_MUX3_51_5662),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX3_4_f7_5660)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5661)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5662)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5664),
    .I1(inst_LPM_MUX3_4_5665),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX3_3_f7_5663)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5664)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5665)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5666),
    .I1(inst_LPM_MUX5_3_f7_5669),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5667),
    .I1(inst_LPM_MUX5_51_5668),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX5_4_f7_5666)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5667)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5668)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5670),
    .I1(inst_LPM_MUX5_4_5671),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX5_3_f7_5669)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5670)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5671)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5672),
    .I1(inst_LPM_MUX6_3_f7_5675),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5673),
    .I1(inst_LPM_MUX6_51_5674),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX6_4_f7_5672)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5673)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5674)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5676),
    .I1(inst_LPM_MUX6_4_5677),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX6_3_f7_5675)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5676)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5677)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5678),
    .I1(inst_LPM_MUX9_3_f7_5681),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5679),
    .I1(inst_LPM_MUX9_51_5680),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX9_4_f7_5678)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5679)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5680)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5682),
    .I1(inst_LPM_MUX9_4_5683),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX9_3_f7_5681)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5682)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5683)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5684),
    .I1(inst_LPM_MUX7_3_f7_5687),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5685),
    .I1(inst_LPM_MUX7_51_5686),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX7_4_f7_5684)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5685)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5686)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5688),
    .I1(inst_LPM_MUX7_4_5689),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX7_3_f7_5687)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5688)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5689)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5690),
    .I1(inst_LPM_MUX8_3_f7_5693),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5691),
    .I1(inst_LPM_MUX8_51_5692),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX8_4_f7_5690)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5691)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5692)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5694),
    .I1(inst_LPM_MUX8_4_5695),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX8_3_f7_5693)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5694)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5695)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5696),
    .I1(inst_LPM_MUX10_3_f7_5699),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5697),
    .I1(inst_LPM_MUX10_51_5698),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX10_4_f7_5696)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5697)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5698)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5700),
    .I1(inst_LPM_MUX10_4_5701),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX10_3_f7_5699)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5700)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5701)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5702),
    .I1(inst_LPM_MUX11_3_f7_5705),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5703),
    .I1(inst_LPM_MUX11_51_5704),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX11_4_f7_5702)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5703)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5704)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5706),
    .I1(inst_LPM_MUX11_4_5707),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX11_3_f7_5705)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5706)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5707)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5708),
    .I1(inst_LPM_MUX14_3_f7_5711),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5709),
    .I1(inst_LPM_MUX14_51_5710),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX14_4_f7_5708)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5709)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5710)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5712),
    .I1(inst_LPM_MUX14_4_5713),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX14_3_f7_5711)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5712)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5713)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5714),
    .I1(inst_LPM_MUX12_3_f7_5717),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5715),
    .I1(inst_LPM_MUX12_51_5716),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX12_4_f7_5714)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5715)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5716)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5718),
    .I1(inst_LPM_MUX12_4_5719),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX12_3_f7_5717)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5718)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5719)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5720),
    .I1(inst_LPM_MUX13_3_f7_5723),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5721),
    .I1(inst_LPM_MUX13_51_5722),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX13_4_f7_5720)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5721)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5722)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5724),
    .I1(inst_LPM_MUX13_4_5725),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX13_3_f7_5723)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5724)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5725)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5726),
    .I1(inst_LPM_MUX15_3_f7_5729),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5727),
    .I1(inst_LPM_MUX15_51_5728),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX15_4_f7_5726)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5727)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5728)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5730),
    .I1(inst_LPM_MUX15_4_5731),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX15_3_f7_5729)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5730)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5731)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5732),
    .I1(inst_LPM_MUX16_3_f7_5735),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5733),
    .I1(inst_LPM_MUX16_51_5734),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX16_4_f7_5732)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5733)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5734)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5736),
    .I1(inst_LPM_MUX16_4_5737),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX16_3_f7_5735)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5736)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5737)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5738),
    .I1(inst_LPM_MUX19_3_f7_5741),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5739),
    .I1(inst_LPM_MUX19_51_5740),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX19_4_f7_5738)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5739)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5740)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5742),
    .I1(inst_LPM_MUX19_4_5743),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX19_3_f7_5741)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5742)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5743)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5744),
    .I1(inst_LPM_MUX17_3_f7_5747),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5745),
    .I1(inst_LPM_MUX17_51_5746),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX17_4_f7_5744)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5745)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5746)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5748),
    .I1(inst_LPM_MUX17_4_5749),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX17_3_f7_5747)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5748)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5749)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5750),
    .I1(inst_LPM_MUX18_3_f7_5753),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5751),
    .I1(inst_LPM_MUX18_51_5752),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX18_4_f7_5750)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5751)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5752)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5754),
    .I1(inst_LPM_MUX18_4_5755),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX18_3_f7_5753)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5754)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5755)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5756),
    .I1(inst_LPM_MUX20_3_f7_5759),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5757),
    .I1(inst_LPM_MUX20_51_5758),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX20_4_f7_5756)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5757)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5758)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5760),
    .I1(inst_LPM_MUX20_4_5761),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX20_3_f7_5759)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5760)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5761)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5762),
    .I1(inst_LPM_MUX21_3_f7_5765),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5763),
    .I1(inst_LPM_MUX21_51_5764),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX21_4_f7_5762)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5763)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5764)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5766),
    .I1(inst_LPM_MUX21_4_5767),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX21_3_f7_5765)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5766)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5767)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5768),
    .I1(inst_LPM_MUX24_3_f7_5771),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5769),
    .I1(inst_LPM_MUX24_51_5770),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX24_4_f7_5768)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5769)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5770)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5772),
    .I1(inst_LPM_MUX24_4_5773),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX24_3_f7_5771)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5772)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5773)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5774),
    .I1(inst_LPM_MUX22_3_f7_5777),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5775),
    .I1(inst_LPM_MUX22_51_5776),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX22_4_f7_5774)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5775)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5776)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5778),
    .I1(inst_LPM_MUX22_4_5779),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX22_3_f7_5777)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5778)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5779)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5780),
    .I1(inst_LPM_MUX23_3_f7_5783),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5781),
    .I1(inst_LPM_MUX23_51_5782),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX23_4_f7_5780)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5781)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5782)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5784),
    .I1(inst_LPM_MUX23_4_5785),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX23_3_f7_5783)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5784)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5785)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5786),
    .I1(inst_LPM_MUX25_3_f7_5789),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5787),
    .I1(inst_LPM_MUX25_51_5788),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX25_4_f7_5786)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5787)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5788)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5790),
    .I1(inst_LPM_MUX25_4_5791),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX25_3_f7_5789)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5790)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5791)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5792),
    .I1(inst_LPM_MUX26_3_f7_5795),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5793),
    .I1(inst_LPM_MUX26_51_5794),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX26_4_f7_5792)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5793)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5794)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5796),
    .I1(inst_LPM_MUX26_4_5797),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX26_3_f7_5795)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5796)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5797)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5798),
    .I1(inst_LPM_MUX29_3_f7_5801),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5799),
    .I1(inst_LPM_MUX29_51_5800),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX29_4_f7_5798)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5799)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5800)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5802),
    .I1(inst_LPM_MUX29_4_5803),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX29_3_f7_5801)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5802)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5803)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5804),
    .I1(inst_LPM_MUX27_3_f7_5807),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5805),
    .I1(inst_LPM_MUX27_51_5806),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX27_4_f7_5804)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5805)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5806)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5808),
    .I1(inst_LPM_MUX27_4_5809),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX27_3_f7_5807)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5808)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5809)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5810),
    .I1(inst_LPM_MUX28_3_f7_5813),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5811),
    .I1(inst_LPM_MUX28_51_5812),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX28_4_f7_5810)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5811)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5812)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_5814),
    .I1(inst_LPM_MUX28_4_5815),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX28_3_f7_5813)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_5814)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_5815)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_5816),
    .I1(inst_LPM_MUX30_3_f7_5819),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_5817),
    .I1(inst_LPM_MUX30_51_5818),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX30_4_f7_5816)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_5817)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_5818)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_5820),
    .I1(inst_LPM_MUX30_4_5821),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX30_3_f7_5819)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_5820)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_5821)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_5822),
    .I1(inst_LPM_MUX31_3_f7_5825),
    .S(inst_LPM_FF_0_4947),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_5823),
    .I1(inst_LPM_MUX31_51_5824),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX31_4_f7_5822)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_5823)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_5824)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_5826),
    .I1(inst_LPM_MUX31_4_5827),
    .S(inst_LPM_FF_1_4946),
    .O(inst_LPM_MUX31_3_f7_5825)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_5826)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_4945),
    .I1(inst_LPM_FF_3_4944),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_5827)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>  (
    .I0(_n6517[2]),
    .I1(_n6517[1]),
    .I2(_n6517[0]),
    .I3(rhs_array_muxed44[13]),
    .I4(rhs_array_muxed44[12]),
    .I5(rhs_array_muxed44[11]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_5828 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_5828 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_5829 )
  );
  LUT6 #(
    .INIT ( 64'h8020401008020401 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>  (
    .I0(_n6517[5]),
    .I1(_n6517[4]),
    .I2(_n6517[3]),
    .I3(rhs_array_muxed44[15]),
    .I4(rhs_array_muxed44[16]),
    .I5(rhs_array_muxed44[14]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_5830 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_5829 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_5830 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_5831 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>  (
    .I0(_n6517[8]),
    .I1(_n6517[7]),
    .I2(_n6517[6]),
    .I3(rhs_array_muxed44[19]),
    .I4(rhs_array_muxed44[18]),
    .I5(rhs_array_muxed44[17]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_5832 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_5831 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_5832 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_5833 )
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>  (
    .I0(_n6517[11]),
    .I1(_n6517[10]),
    .I2(_n6517[9]),
    .I3(rhs_array_muxed44[21]),
    .I4(rhs_array_muxed44[20]),
    .I5(rhs_array_muxed44[22]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_5834 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_5833 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_5834 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_5835 )
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>  (
    .I0(_n6517[14]),
    .I1(_n6517[13]),
    .I2(_n6517[12]),
    .I3(rhs_array_muxed44[24]),
    .I4(rhs_array_muxed44[23]),
    .I5(rhs_array_muxed44[25]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_5836 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_5835 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_5836 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_5837 )
  );
  LUT6 #(
    .INIT ( 64'h8008200240041001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>  (
    .I0(_n6517[17]),
    .I1(_n6517[16]),
    .I2(_n6517[15]),
    .I3(rhs_array_muxed44[26]),
    .I4(rhs_array_muxed44[27]),
    .I5(rhs_array_muxed44[28]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_5838 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_5837 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_5838 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_5839 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>  (
    .I0(_n6517[19]),
    .I1(_n6517[20]),
    .I2(_n6517[21]),
    .I3(_n6517[22]),
    .I4(_n6517[18]),
    .I5(rhs_array_muxed44[29]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_5840 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_5839 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_5840 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3381 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata_mask[0]),
    .D3(half_rate_phy_record2_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata_mask[0]),
    .D4(half_rate_phy_record2_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3400 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3417 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_432_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3423 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2578_o ),
    .DOUT(dna_do)
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<31>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [31])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [30])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [30]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [29])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [29]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [28])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [28]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [27])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [27]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [26])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [26]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [25])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [25]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [24])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [24]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [23])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [23]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [22])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [22]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [21])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [21]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [20])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [20]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [19])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [18])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [17])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [16])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [15])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [14])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [13])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [12])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [11])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [11]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [10])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [10]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [9])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [9]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [8])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [8]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [7])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [7]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [6])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [6]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [5])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [5]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [4])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [3])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [2])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6367 ),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6370 ),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [30]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [31]),
    .O(\VexRiscv/_zz_288_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [29]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [30]),
    .O(\VexRiscv/_zz_288_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [29]),
    .DI(\VexRiscv/_zz_151_ [30]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [30]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [28]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [29]),
    .O(\VexRiscv/_zz_288_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [28]),
    .DI(\VexRiscv/_zz_151_ [29]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [29]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [27]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [28]),
    .O(\VexRiscv/_zz_288_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [27]),
    .DI(\VexRiscv/_zz_151_ [28]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [28]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [26]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [27]),
    .O(\VexRiscv/_zz_288_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [26]),
    .DI(\VexRiscv/_zz_151_ [27]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [27]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [25]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [26]),
    .O(\VexRiscv/_zz_288_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [25]),
    .DI(\VexRiscv/_zz_151_ [26]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [26]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [24]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [25]),
    .O(\VexRiscv/_zz_288_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [24]),
    .DI(\VexRiscv/_zz_151_ [25]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [25]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [23]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [24]),
    .O(\VexRiscv/_zz_288_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [23]),
    .DI(\VexRiscv/_zz_151_ [24]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [24]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [22]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [23]),
    .O(\VexRiscv/_zz_288_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [22]),
    .DI(\VexRiscv/_zz_151_ [23]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [23]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [21]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [22]),
    .O(\VexRiscv/_zz_288_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [21]),
    .DI(\VexRiscv/_zz_151_ [22]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [22]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [20]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [21]),
    .O(\VexRiscv/_zz_288_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [20]),
    .DI(\VexRiscv/_zz_151_ [21]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [21]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [19]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [20]),
    .O(\VexRiscv/_zz_288_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [19]),
    .DI(\VexRiscv/_zz_151_ [20]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [20]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [18]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [19]),
    .O(\VexRiscv/_zz_288_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [18]),
    .DI(\VexRiscv/_zz_151_ [19]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [19]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [17]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [18]),
    .O(\VexRiscv/_zz_288_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [17]),
    .DI(\VexRiscv/_zz_151_ [18]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [18]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [16]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [17]),
    .O(\VexRiscv/_zz_288_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [16]),
    .DI(\VexRiscv/_zz_151_ [17]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [17]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [15]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [16]),
    .O(\VexRiscv/_zz_288_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [15]),
    .DI(\VexRiscv/_zz_151_ [16]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [16]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [14]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [15]),
    .O(\VexRiscv/_zz_288_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [14]),
    .DI(\VexRiscv/_zz_151_ [15]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [15]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [13]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [14]),
    .O(\VexRiscv/_zz_288_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [13]),
    .DI(\VexRiscv/_zz_151_ [14]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [14]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [12]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [13]),
    .O(\VexRiscv/_zz_288_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [12]),
    .DI(\VexRiscv/_zz_151_ [13]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [13]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [11]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [12]),
    .O(\VexRiscv/_zz_288_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [11]),
    .DI(\VexRiscv/_zz_151_ [12]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [12]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [10]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [11]),
    .O(\VexRiscv/_zz_288_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [10]),
    .DI(\VexRiscv/_zz_151_ [11]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [11]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [9]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [10]),
    .O(\VexRiscv/_zz_288_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [9]),
    .DI(\VexRiscv/_zz_151_ [10]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [10]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [8]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [9]),
    .O(\VexRiscv/_zz_288_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [8]),
    .DI(\VexRiscv/_zz_151_ [9]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [9]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [7]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [8]),
    .O(\VexRiscv/_zz_288_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [7]),
    .DI(\VexRiscv/_zz_151_ [8]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [8]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [6]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [7]),
    .O(\VexRiscv/_zz_288_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [6]),
    .DI(\VexRiscv/_zz_151_ [7]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [7]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [5]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [6]),
    .O(\VexRiscv/_zz_288_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [5]),
    .DI(\VexRiscv/_zz_151_ [6]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [6]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [4]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [5]),
    .O(\VexRiscv/_zz_288_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [4]),
    .DI(\VexRiscv/_zz_151_ [5]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [5]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [3]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [4]),
    .O(\VexRiscv/_zz_288_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [3]),
    .DI(\VexRiscv/_zz_151_ [4]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [4]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [2]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [3]),
    .O(\VexRiscv/_zz_288_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [2]),
    .DI(\VexRiscv/_zz_151_ [3]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [3]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [1]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [2]),
    .O(\VexRiscv/_zz_288_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [1]),
    .DI(\VexRiscv/_zz_151_ [2]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [2]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [0]),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [1]),
    .O(\VexRiscv/_zz_288_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_288__Madd_cy [0]),
    .DI(\VexRiscv/_zz_151_ [1]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_288__Madd_xor<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .LI(\VexRiscv/Madd__zz_288__Madd_lut [0]),
    .O(\VexRiscv/_zz_288_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_288__Madd_cy<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .DI(\VexRiscv/_zz_151_ [0]),
    .S(\VexRiscv/Madd__zz_288__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_288__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [30]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<31> ),
    .O(\VexRiscv/_zz_327_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [29]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<30> ),
    .O(\VexRiscv/_zz_327_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<30> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [28]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<29> ),
    .O(\VexRiscv/_zz_327_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<29> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [27]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<28> ),
    .O(\VexRiscv/_zz_327_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<28> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [26]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<27> ),
    .O(\VexRiscv/_zz_327_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<27> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [25]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<26> ),
    .O(\VexRiscv/_zz_327_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<26> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [24]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<25> ),
    .O(\VexRiscv/_zz_327_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<25> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [23]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<24> ),
    .O(\VexRiscv/_zz_327_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<24> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [22]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<23> ),
    .O(\VexRiscv/_zz_327_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<23> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [21]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<22> ),
    .O(\VexRiscv/_zz_327_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<22> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [20]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<21> ),
    .O(\VexRiscv/_zz_327_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<21> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [19]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<20> ),
    .O(\VexRiscv/_zz_327_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<20> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [18]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<19> ),
    .O(\VexRiscv/_zz_327_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<19> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [17]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<18> ),
    .O(\VexRiscv/_zz_327_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<18> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [16]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<17> ),
    .O(\VexRiscv/_zz_327_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<17> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [15]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<16> ),
    .O(\VexRiscv/_zz_327_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<16> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [14]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<15> ),
    .O(\VexRiscv/_zz_327_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<15> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [13]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<14> ),
    .O(\VexRiscv/_zz_327_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<14> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [12]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<13> ),
    .O(\VexRiscv/_zz_327_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<13> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [11]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<12> ),
    .O(\VexRiscv/_zz_327_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<12> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [10]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<11> ),
    .O(\VexRiscv/_zz_327_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<11> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [9]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<10> ),
    .O(\VexRiscv/_zz_327_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<10> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [8]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<9> ),
    .O(\VexRiscv/_zz_327_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<9> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [7]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<8> ),
    .O(\VexRiscv/_zz_327_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<8> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [6]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<7> ),
    .O(\VexRiscv/_zz_327_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<7> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [5]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<6> ),
    .O(\VexRiscv/_zz_327_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<6> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [4]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<5> ),
    .O(\VexRiscv/_zz_327_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<5> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [3]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<4> ),
    .O(\VexRiscv/_zz_327_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<4> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [2]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<3> ),
    .O(\VexRiscv/_zz_327_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<3> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [1]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<2> ),
    .O(\VexRiscv/_zz_327_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<2> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [0]),
    .LI(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<1> ),
    .O(\VexRiscv/_zz_327_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_327__Madd_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<1> ),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_327__Madd_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd__zz_327__Madd_lut [0]),
    .O(\VexRiscv/_zz_327_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_327__Madd_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .S(\VexRiscv/Madd__zz_327__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_327__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<32>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<31>_6466 ),
    .LI(\VexRiscv/n2571 [32]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<32> )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<30>_6467 ),
    .LI(\VexRiscv/n2571 [31]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<31> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<31>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<30>_6467 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [31]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<31>_6466 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<29>_6468 ),
    .LI(\VexRiscv/n2571 [30]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<29>_6468 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [30]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<30>_6467 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<28>_6469 ),
    .LI(\VexRiscv/n2571 [29]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<28>_6469 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [29]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<29>_6468 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<27>_6470 ),
    .LI(\VexRiscv/n2571 [28]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<27>_6470 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [28]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<28>_6469 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<26>_6471 ),
    .LI(\VexRiscv/n2571 [27]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<26>_6471 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [27]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<27>_6470 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<25>_6472 ),
    .LI(\VexRiscv/n2571 [26]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<25>_6472 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [26]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<26>_6471 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<24>_6473 ),
    .LI(\VexRiscv/n2571 [25]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<24>_6473 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [25]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<25>_6472 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<23>_6474 ),
    .LI(\VexRiscv/n2571 [24]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<23>_6474 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [24]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<24>_6473 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<22>_6475 ),
    .LI(\VexRiscv/n2571 [23]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<22>_6475 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [23]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<23>_6474 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<21>_6476 ),
    .LI(\VexRiscv/n2571 [22]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<21>_6476 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [22]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<22>_6475 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<20>_6477 ),
    .LI(\VexRiscv/n2571 [21]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<20>_6477 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [21]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<21>_6476 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<19>_6478 ),
    .LI(\VexRiscv/n2571 [20]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<19>_6478 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [20]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<20>_6477 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<18>_6479 ),
    .LI(\VexRiscv/n2571 [19]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<18>_6479 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [19]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<19>_6478 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<17>_6480 ),
    .LI(\VexRiscv/n2571 [18]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<17>_6480 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [18]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<18>_6479 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<16>_6481 ),
    .LI(\VexRiscv/n2571 [17]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<16>_6481 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [17]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<17>_6480 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<15>_6482 ),
    .LI(\VexRiscv/n2571 [16]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<15>_6482 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [16]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<16>_6481 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<14>_6483 ),
    .LI(\VexRiscv/n2571 [15]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<14>_6483 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [15]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<15>_6482 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<13>_6484 ),
    .LI(\VexRiscv/n2571 [14]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<13>_6484 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [14]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<14>_6483 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<12>_6485 ),
    .LI(\VexRiscv/n2571 [13]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<12>_6485 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [13]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<13>_6484 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<11>_6486 ),
    .LI(\VexRiscv/n2571 [12]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<11>_6486 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [12]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<12>_6485 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<10>_6487 ),
    .LI(\VexRiscv/n2571 [11]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<10>_6487 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [11]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<11>_6486 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<9>_6488 ),
    .LI(\VexRiscv/n2571 [10]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<9>_6488 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [10]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<10>_6487 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<8>_6489 ),
    .LI(\VexRiscv/n2571 [9]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<8>_6489 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [9]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<9>_6488 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<7>_6490 ),
    .LI(\VexRiscv/n2571 [8]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<7>_6490 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [8]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<8>_6489 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<6>_6491 ),
    .LI(\VexRiscv/n2571 [7]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<6>_6491 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [7]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<7>_6490 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<5>_6492 ),
    .LI(\VexRiscv/n2571 [6]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<5>_6492 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [6]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<6>_6491 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<4>_6493 ),
    .LI(\VexRiscv/n2571 [5]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<4>_6493 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [5]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<5>_6492 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<3>_6494 ),
    .LI(\VexRiscv/n2571 [4]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<3>_6494 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [4]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<4>_6493 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<2>_6495 ),
    .LI(\VexRiscv/n2571 [3]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<2>_6495 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [3]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<3>_6494 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<1>_6496 ),
    .LI(\VexRiscv/n2571 [2]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<1>_6496 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [2]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<2>_6495 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_6497 ),
    .LI(\VexRiscv/n2571 [1]),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_6497 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2571 [1]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<1>_6496 )
  );
  XORCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_rt_10396 ),
    .O(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/n2571 [0]),
    .S(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_rt_10396 ),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_6497 )
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<33>  (
    .CI(\VexRiscv/Madd__zz_313__cy [32]),
    .LI(\VexRiscv/Madd__zz_313__lut [33]),
    .O(\VexRiscv/_zz_313_ [33])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<32>  (
    .CI(\VexRiscv/Madd__zz_313__cy [31]),
    .LI(\VexRiscv/Madd__zz_313__lut [32]),
    .O(\VexRiscv/_zz_313_ [32])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<32>  (
    .CI(\VexRiscv/Madd__zz_313__cy [31]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .S(\VexRiscv/Madd__zz_313__lut [32]),
    .O(\VexRiscv/Madd__zz_313__cy [32])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<31>  (
    .CI(\VexRiscv/Madd__zz_313__cy [30]),
    .LI(\VexRiscv/Madd__zz_313__lut [31]),
    .O(\VexRiscv/_zz_313_ [31])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<31>  (
    .CI(\VexRiscv/Madd__zz_313__cy [30]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .S(\VexRiscv/Madd__zz_313__lut [31]),
    .O(\VexRiscv/Madd__zz_313__cy [31])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<30>  (
    .CI(\VexRiscv/Madd__zz_313__cy [29]),
    .LI(\VexRiscv/Madd__zz_313__lut [30]),
    .O(\VexRiscv/_zz_313_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<30>  (
    .CI(\VexRiscv/Madd__zz_313__cy [29]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .S(\VexRiscv/Madd__zz_313__lut [30]),
    .O(\VexRiscv/Madd__zz_313__cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<29>  (
    .CI(\VexRiscv/Madd__zz_313__cy [28]),
    .LI(\VexRiscv/Madd__zz_313__lut [29]),
    .O(\VexRiscv/_zz_313_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<29>  (
    .CI(\VexRiscv/Madd__zz_313__cy [28]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .S(\VexRiscv/Madd__zz_313__lut [29]),
    .O(\VexRiscv/Madd__zz_313__cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<28>  (
    .CI(\VexRiscv/Madd__zz_313__cy [27]),
    .LI(\VexRiscv/Madd__zz_313__lut [28]),
    .O(\VexRiscv/_zz_313_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<28>  (
    .CI(\VexRiscv/Madd__zz_313__cy [27]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .S(\VexRiscv/Madd__zz_313__lut [28]),
    .O(\VexRiscv/Madd__zz_313__cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<27>  (
    .CI(\VexRiscv/Madd__zz_313__cy [26]),
    .LI(\VexRiscv/Madd__zz_313__lut [27]),
    .O(\VexRiscv/_zz_313_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<27>  (
    .CI(\VexRiscv/Madd__zz_313__cy [26]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .S(\VexRiscv/Madd__zz_313__lut [27]),
    .O(\VexRiscv/Madd__zz_313__cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<26>  (
    .CI(\VexRiscv/Madd__zz_313__cy [25]),
    .LI(\VexRiscv/Madd__zz_313__lut [26]),
    .O(\VexRiscv/_zz_313_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<26>  (
    .CI(\VexRiscv/Madd__zz_313__cy [25]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .S(\VexRiscv/Madd__zz_313__lut [26]),
    .O(\VexRiscv/Madd__zz_313__cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<25>  (
    .CI(\VexRiscv/Madd__zz_313__cy [24]),
    .LI(\VexRiscv/Madd__zz_313__lut [25]),
    .O(\VexRiscv/_zz_313_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<25>  (
    .CI(\VexRiscv/Madd__zz_313__cy [24]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .S(\VexRiscv/Madd__zz_313__lut [25]),
    .O(\VexRiscv/Madd__zz_313__cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<24>  (
    .CI(\VexRiscv/Madd__zz_313__cy [23]),
    .LI(\VexRiscv/Madd__zz_313__lut [24]),
    .O(\VexRiscv/_zz_313_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<24>  (
    .CI(\VexRiscv/Madd__zz_313__cy [23]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .S(\VexRiscv/Madd__zz_313__lut [24]),
    .O(\VexRiscv/Madd__zz_313__cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<23>  (
    .CI(\VexRiscv/Madd__zz_313__cy [22]),
    .LI(\VexRiscv/Madd__zz_313__lut [23]),
    .O(\VexRiscv/_zz_313_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<23>  (
    .CI(\VexRiscv/Madd__zz_313__cy [22]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .S(\VexRiscv/Madd__zz_313__lut [23]),
    .O(\VexRiscv/Madd__zz_313__cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<22>  (
    .CI(\VexRiscv/Madd__zz_313__cy [21]),
    .LI(\VexRiscv/Madd__zz_313__lut [22]),
    .O(\VexRiscv/_zz_313_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<22>  (
    .CI(\VexRiscv/Madd__zz_313__cy [21]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .S(\VexRiscv/Madd__zz_313__lut [22]),
    .O(\VexRiscv/Madd__zz_313__cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<21>  (
    .CI(\VexRiscv/Madd__zz_313__cy [20]),
    .LI(\VexRiscv/Madd__zz_313__lut [21]),
    .O(\VexRiscv/_zz_313_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<21>  (
    .CI(\VexRiscv/Madd__zz_313__cy [20]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .S(\VexRiscv/Madd__zz_313__lut [21]),
    .O(\VexRiscv/Madd__zz_313__cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<20>  (
    .CI(\VexRiscv/Madd__zz_313__cy [19]),
    .LI(\VexRiscv/Madd__zz_313__lut [20]),
    .O(\VexRiscv/_zz_313_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<20>  (
    .CI(\VexRiscv/Madd__zz_313__cy [19]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .S(\VexRiscv/Madd__zz_313__lut [20]),
    .O(\VexRiscv/Madd__zz_313__cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<19>  (
    .CI(\VexRiscv/Madd__zz_313__cy [18]),
    .LI(\VexRiscv/Madd__zz_313__lut [19]),
    .O(\VexRiscv/_zz_313_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<19>  (
    .CI(\VexRiscv/Madd__zz_313__cy [18]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .S(\VexRiscv/Madd__zz_313__lut [19]),
    .O(\VexRiscv/Madd__zz_313__cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<18>  (
    .CI(\VexRiscv/Madd__zz_313__cy [17]),
    .LI(\VexRiscv/Madd__zz_313__lut [18]),
    .O(\VexRiscv/_zz_313_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<18>  (
    .CI(\VexRiscv/Madd__zz_313__cy [17]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .S(\VexRiscv/Madd__zz_313__lut [18]),
    .O(\VexRiscv/Madd__zz_313__cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<17>  (
    .CI(\VexRiscv/Madd__zz_313__cy [16]),
    .LI(\VexRiscv/Madd__zz_313__lut [17]),
    .O(\VexRiscv/_zz_313_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<17>  (
    .CI(\VexRiscv/Madd__zz_313__cy [16]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .S(\VexRiscv/Madd__zz_313__lut [17]),
    .O(\VexRiscv/Madd__zz_313__cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<16>  (
    .CI(\VexRiscv/Madd__zz_313__cy [15]),
    .LI(\VexRiscv/Madd__zz_313__lut [16]),
    .O(\VexRiscv/_zz_313_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<16>  (
    .CI(\VexRiscv/Madd__zz_313__cy [15]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .S(\VexRiscv/Madd__zz_313__lut [16]),
    .O(\VexRiscv/Madd__zz_313__cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<15>  (
    .CI(\VexRiscv/Madd__zz_313__cy [14]),
    .LI(\VexRiscv/Madd__zz_313__lut [15]),
    .O(\VexRiscv/_zz_313_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<15>  (
    .CI(\VexRiscv/Madd__zz_313__cy [14]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .S(\VexRiscv/Madd__zz_313__lut [15]),
    .O(\VexRiscv/Madd__zz_313__cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<14>  (
    .CI(\VexRiscv/Madd__zz_313__cy [13]),
    .LI(\VexRiscv/Madd__zz_313__lut [14]),
    .O(\VexRiscv/_zz_313_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<14>  (
    .CI(\VexRiscv/Madd__zz_313__cy [13]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .S(\VexRiscv/Madd__zz_313__lut [14]),
    .O(\VexRiscv/Madd__zz_313__cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<13>  (
    .CI(\VexRiscv/Madd__zz_313__cy [12]),
    .LI(\VexRiscv/Madd__zz_313__lut [13]),
    .O(\VexRiscv/_zz_313_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<13>  (
    .CI(\VexRiscv/Madd__zz_313__cy [12]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .S(\VexRiscv/Madd__zz_313__lut [13]),
    .O(\VexRiscv/Madd__zz_313__cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<12>  (
    .CI(\VexRiscv/Madd__zz_313__cy [11]),
    .LI(\VexRiscv/Madd__zz_313__lut [12]),
    .O(\VexRiscv/_zz_313_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<12>  (
    .CI(\VexRiscv/Madd__zz_313__cy [11]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .S(\VexRiscv/Madd__zz_313__lut [12]),
    .O(\VexRiscv/Madd__zz_313__cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<11>  (
    .CI(\VexRiscv/Madd__zz_313__cy [10]),
    .LI(\VexRiscv/Madd__zz_313__lut [11]),
    .O(\VexRiscv/_zz_313_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<11>  (
    .CI(\VexRiscv/Madd__zz_313__cy [10]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .S(\VexRiscv/Madd__zz_313__lut [11]),
    .O(\VexRiscv/Madd__zz_313__cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<10>  (
    .CI(\VexRiscv/Madd__zz_313__cy [9]),
    .LI(\VexRiscv/Madd__zz_313__lut [10]),
    .O(\VexRiscv/_zz_313_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<10>  (
    .CI(\VexRiscv/Madd__zz_313__cy [9]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .S(\VexRiscv/Madd__zz_313__lut [10]),
    .O(\VexRiscv/Madd__zz_313__cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<9>  (
    .CI(\VexRiscv/Madd__zz_313__cy [8]),
    .LI(\VexRiscv/Madd__zz_313__lut [9]),
    .O(\VexRiscv/_zz_313_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<9>  (
    .CI(\VexRiscv/Madd__zz_313__cy [8]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .S(\VexRiscv/Madd__zz_313__lut [9]),
    .O(\VexRiscv/Madd__zz_313__cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<8>  (
    .CI(\VexRiscv/Madd__zz_313__cy [7]),
    .LI(\VexRiscv/Madd__zz_313__lut [8]),
    .O(\VexRiscv/_zz_313_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<8>  (
    .CI(\VexRiscv/Madd__zz_313__cy [7]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .S(\VexRiscv/Madd__zz_313__lut [8]),
    .O(\VexRiscv/Madd__zz_313__cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<7>  (
    .CI(\VexRiscv/Madd__zz_313__cy [6]),
    .LI(\VexRiscv/Madd__zz_313__lut [7]),
    .O(\VexRiscv/_zz_313_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<7>  (
    .CI(\VexRiscv/Madd__zz_313__cy [6]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .S(\VexRiscv/Madd__zz_313__lut [7]),
    .O(\VexRiscv/Madd__zz_313__cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<6>  (
    .CI(\VexRiscv/Madd__zz_313__cy [5]),
    .LI(\VexRiscv/Madd__zz_313__lut [6]),
    .O(\VexRiscv/_zz_313_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<6>  (
    .CI(\VexRiscv/Madd__zz_313__cy [5]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .S(\VexRiscv/Madd__zz_313__lut [6]),
    .O(\VexRiscv/Madd__zz_313__cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<5>  (
    .CI(\VexRiscv/Madd__zz_313__cy [4]),
    .LI(\VexRiscv/Madd__zz_313__lut [5]),
    .O(\VexRiscv/_zz_313_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<5>  (
    .CI(\VexRiscv/Madd__zz_313__cy [4]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .S(\VexRiscv/Madd__zz_313__lut [5]),
    .O(\VexRiscv/Madd__zz_313__cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<4>  (
    .CI(\VexRiscv/Madd__zz_313__cy [3]),
    .LI(\VexRiscv/Madd__zz_313__lut [4]),
    .O(\VexRiscv/_zz_313_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<4>  (
    .CI(\VexRiscv/Madd__zz_313__cy [3]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .S(\VexRiscv/Madd__zz_313__lut [4]),
    .O(\VexRiscv/Madd__zz_313__cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<3>  (
    .CI(\VexRiscv/Madd__zz_313__cy [2]),
    .LI(\VexRiscv/Madd__zz_313__lut [3]),
    .O(\VexRiscv/_zz_313_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<3>  (
    .CI(\VexRiscv/Madd__zz_313__cy [2]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .S(\VexRiscv/Madd__zz_313__lut [3]),
    .O(\VexRiscv/Madd__zz_313__cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<2>  (
    .CI(\VexRiscv/Madd__zz_313__cy [1]),
    .LI(\VexRiscv/Madd__zz_313__lut [2]),
    .O(\VexRiscv/_zz_313_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<2>  (
    .CI(\VexRiscv/Madd__zz_313__cy [1]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .S(\VexRiscv/Madd__zz_313__lut [2]),
    .O(\VexRiscv/Madd__zz_313__cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<1>  (
    .CI(\VexRiscv/Madd__zz_313__cy [0]),
    .LI(\VexRiscv/Madd__zz_313__lut [1]),
    .O(\VexRiscv/_zz_313_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<1>  (
    .CI(\VexRiscv/Madd__zz_313__cy [0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .S(\VexRiscv/Madd__zz_313__lut [1]),
    .O(\VexRiscv/Madd__zz_313__cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_313__xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd__zz_313__lut [0]),
    .O(\VexRiscv/_zz_313_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_313__cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .S(\VexRiscv/Madd__zz_313__lut [0]),
    .O(\VexRiscv/Madd__zz_313__cy [0])
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<30>_6565 ),
    .LI(\VexRiscv/n2574 [31]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<29>_6566 ),
    .LI(\VexRiscv/n2574 [30]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<29>_6566 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [30]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<30>_6565 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<28>_6567 ),
    .LI(\VexRiscv/n2574 [29]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<28>_6567 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [29]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<29>_6566 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<27>_6568 ),
    .LI(\VexRiscv/n2574 [28]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<27>_6568 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [28]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<28>_6567 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<26>_6569 ),
    .LI(\VexRiscv/n2574 [27]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<26>_6569 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [27]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<27>_6568 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<25>_6570 ),
    .LI(\VexRiscv/n2574 [26]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<25>_6570 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [26]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<26>_6569 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<24>_6571 ),
    .LI(\VexRiscv/n2574 [25]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<24>_6571 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [25]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<25>_6570 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<23>_6572 ),
    .LI(\VexRiscv/n2574 [24]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<23>_6572 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [24]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<24>_6571 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<22>_6573 ),
    .LI(\VexRiscv/n2574 [23]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<22>_6573 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [23]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<23>_6572 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<21>_6574 ),
    .LI(\VexRiscv/n2574 [22]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<21>_6574 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [22]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<22>_6573 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<20>_6575 ),
    .LI(\VexRiscv/n2574 [21]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<20>_6575 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [21]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<21>_6574 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<19>_6576 ),
    .LI(\VexRiscv/n2574 [20]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<19>_6576 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [20]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<20>_6575 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<18>_6577 ),
    .LI(\VexRiscv/n2574 [19]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<18>_6577 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [19]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<19>_6576 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<17>_6578 ),
    .LI(\VexRiscv/n2574 [18]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<17>_6578 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [18]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<18>_6577 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<16>_6579 ),
    .LI(\VexRiscv/n2574 [17]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<16>_6579 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [17]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<17>_6578 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<15>_6580 ),
    .LI(\VexRiscv/n2574 [16]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<15>_6580 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [16]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<16>_6579 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<14>_6581 ),
    .LI(\VexRiscv/n2574 [15]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<14>_6581 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [15]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<15>_6580 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<13>_6582 ),
    .LI(\VexRiscv/n2574 [14]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<13>_6582 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [14]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<14>_6581 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<12>_6583 ),
    .LI(\VexRiscv/n2574 [13]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<12>_6583 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [13]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<13>_6582 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<11>_6584 ),
    .LI(\VexRiscv/n2574 [12]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<11>_6584 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [12]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<12>_6583 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<10>_6585 ),
    .LI(\VexRiscv/n2574 [11]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<10>_6585 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [11]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<11>_6584 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<9>_6586 ),
    .LI(\VexRiscv/n2574 [10]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<9>_6586 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [10]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<10>_6585 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<8>_6587 ),
    .LI(\VexRiscv/n2574 [9]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<8>_6587 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [9]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<9>_6586 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<7>_6588 ),
    .LI(\VexRiscv/n2574 [8]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<7>_6588 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [8]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<8>_6587 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<6>_6589 ),
    .LI(\VexRiscv/n2574 [7]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<6>_6589 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [7]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<7>_6588 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<5>_6590 ),
    .LI(\VexRiscv/n2574 [6]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<5>_6590 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [6]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<6>_6589 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<4>_6591 ),
    .LI(\VexRiscv/n2574 [5]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<4>_6591 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [5]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<5>_6590 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<3>_6592 ),
    .LI(\VexRiscv/n2574 [4]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<3>_6592 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [4]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<4>_6591 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<2>_6593 ),
    .LI(\VexRiscv/n2574 [3]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<2>_6593 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [3]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<3>_6592 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<1>_6594 ),
    .LI(\VexRiscv/n2574 [2]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<1>_6594 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [2]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<2>_6593 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_6595 ),
    .LI(\VexRiscv/n2574 [1]),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_6595 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/n2574 [1]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<1>_6594 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_rt_10397 ),
    .O(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/n2574 [0]),
    .S(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_rt_10397 ),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_6595 )
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<10>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<10>  (
    .I0(\VexRiscv/_zz_151_ [30]),
    .I1(\VexRiscv/_zz_156_ [30]),
    .I2(\VexRiscv/_zz_151_ [31]),
    .I3(\VexRiscv/_zz_156_ [31]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<9>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<9>  (
    .I0(\VexRiscv/_zz_151_ [27]),
    .I1(\VexRiscv/_zz_156_ [27]),
    .I2(\VexRiscv/_zz_151_ [28]),
    .I3(\VexRiscv/_zz_156_ [28]),
    .I4(\VexRiscv/_zz_151_ [29]),
    .I5(\VexRiscv/_zz_156_ [29]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<8>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<8>  (
    .I0(\VexRiscv/_zz_151_ [24]),
    .I1(\VexRiscv/_zz_156_ [24]),
    .I2(\VexRiscv/_zz_151_ [25]),
    .I3(\VexRiscv/_zz_156_ [25]),
    .I4(\VexRiscv/_zz_151_ [26]),
    .I5(\VexRiscv/_zz_156_ [26]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<7>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<7>  (
    .I0(\VexRiscv/_zz_151_ [21]),
    .I1(\VexRiscv/_zz_156_ [21]),
    .I2(\VexRiscv/_zz_151_ [22]),
    .I3(\VexRiscv/_zz_156_ [22]),
    .I4(\VexRiscv/_zz_151_ [23]),
    .I5(\VexRiscv/_zz_156_ [23]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<6>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<6>  (
    .I0(\VexRiscv/_zz_151_ [18]),
    .I1(\VexRiscv/_zz_156_ [18]),
    .I2(\VexRiscv/_zz_151_ [19]),
    .I3(\VexRiscv/_zz_156_ [19]),
    .I4(\VexRiscv/_zz_151_ [20]),
    .I5(\VexRiscv/_zz_156_ [20]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<5>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<5>  (
    .I0(\VexRiscv/_zz_151_ [15]),
    .I1(\VexRiscv/_zz_156_ [15]),
    .I2(\VexRiscv/_zz_151_ [16]),
    .I3(\VexRiscv/_zz_156_ [16]),
    .I4(\VexRiscv/_zz_151_ [17]),
    .I5(\VexRiscv/_zz_156_ [17]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<4>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<4>  (
    .I0(\VexRiscv/_zz_151_ [12]),
    .I1(\VexRiscv/_zz_156_ [12]),
    .I2(\VexRiscv/_zz_151_ [13]),
    .I3(\VexRiscv/_zz_156_ [13]),
    .I4(\VexRiscv/_zz_151_ [14]),
    .I5(\VexRiscv/_zz_156_ [14]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<3>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<3>  (
    .I0(\VexRiscv/_zz_151_ [9]),
    .I1(\VexRiscv/_zz_156_ [9]),
    .I2(\VexRiscv/_zz_151_ [10]),
    .I3(\VexRiscv/_zz_156_ [10]),
    .I4(\VexRiscv/_zz_151_ [11]),
    .I5(\VexRiscv/_zz_156_ [11]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<2>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<2>  (
    .I0(\VexRiscv/_zz_151_ [6]),
    .I1(\VexRiscv/_zz_156_ [6]),
    .I2(\VexRiscv/_zz_151_ [7]),
    .I3(\VexRiscv/_zz_156_ [7]),
    .I4(\VexRiscv/_zz_151_ [8]),
    .I5(\VexRiscv/_zz_156_ [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<1>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<1>  (
    .I0(\VexRiscv/_zz_151_ [3]),
    .I1(\VexRiscv/_zz_156_ [3]),
    .I2(\VexRiscv/_zz_151_ [4]),
    .I3(\VexRiscv/_zz_156_ [4]),
    .I4(\VexRiscv/_zz_151_ [5]),
    .I5(\VexRiscv/_zz_156_ [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<0>  (
    .I0(\VexRiscv/_zz_151_ [0]),
    .I1(\VexRiscv/_zz_156_ [0]),
    .I2(\VexRiscv/_zz_151_ [1]),
    .I3(\VexRiscv/_zz_156_ [1]),
    .I4(\VexRiscv/_zz_151_ [2]),
    .I5(\VexRiscv/_zz_156_ [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [30]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [31]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<31>  (
    .I0(\VexRiscv/_zz_115_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [31])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [29]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [30]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [30])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [29]),
    .DI(\VexRiscv/_zz_115_ [30]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<30>  (
    .I0(\VexRiscv/_zz_115_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [30])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [28]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [29]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [29])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [28]),
    .DI(\VexRiscv/_zz_115_ [29]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<29>  (
    .I0(\VexRiscv/_zz_115_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [29])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [27]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [28]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [28])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [27]),
    .DI(\VexRiscv/_zz_115_ [28]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<28>  (
    .I0(\VexRiscv/_zz_115_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [28])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [26]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [27]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [27])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [26]),
    .DI(\VexRiscv/_zz_115_ [27]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<27>  (
    .I0(\VexRiscv/_zz_115_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [27])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [25]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [26]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [26])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [25]),
    .DI(\VexRiscv/_zz_115_ [26]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<26>  (
    .I0(\VexRiscv/_zz_115_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [26])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [24]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [25]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [25])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [24]),
    .DI(\VexRiscv/_zz_115_ [25]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<25>  (
    .I0(\VexRiscv/_zz_115_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [25])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [23]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [24]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [24])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [23]),
    .DI(\VexRiscv/_zz_115_ [24]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<24>  (
    .I0(\VexRiscv/_zz_115_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [24])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [22]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [23]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [23])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [22]),
    .DI(\VexRiscv/_zz_115_ [23]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<23>  (
    .I0(\VexRiscv/_zz_115_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [23])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [21]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [22]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [22])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [21]),
    .DI(\VexRiscv/_zz_115_ [22]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<22>  (
    .I0(\VexRiscv/_zz_115_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [22])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [20]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [21]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [21])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [20]),
    .DI(\VexRiscv/_zz_115_ [21]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<21>  (
    .I0(\VexRiscv/_zz_115_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [21])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [19]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [20]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [20])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [19]),
    .DI(\VexRiscv/_zz_115_ [20]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<20>  (
    .I0(\VexRiscv/_zz_115_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [20])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [18]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [19]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [19])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [18]),
    .DI(\VexRiscv/_zz_115_ [19]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [19])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [17]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [18]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [18])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [17]),
    .DI(\VexRiscv/_zz_115_ [18]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [18])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [16]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [17]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [17])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [16]),
    .DI(\VexRiscv/_zz_115_ [17]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [17])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [15]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [16]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [16])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [15]),
    .DI(\VexRiscv/_zz_115_ [16]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [16])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [14]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [15]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [15])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [14]),
    .DI(\VexRiscv/_zz_115_ [15]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [15])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [13]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [14]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [14])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [13]),
    .DI(\VexRiscv/_zz_115_ [14]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [14])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [12]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [13]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [13])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [12]),
    .DI(\VexRiscv/_zz_115_ [13]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [13])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [11]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [12]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [12])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [11]),
    .DI(\VexRiscv/_zz_115_ [12]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [12])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [10]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [11]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [11])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [10]),
    .DI(\VexRiscv/_zz_115_ [11]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [11])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [9]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [10]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [10])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [9]),
    .DI(\VexRiscv/_zz_115_ [10]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<10>  (
    .I0(\VexRiscv/_zz_115_ [10]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [10])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [8]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [9]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [9])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [8]),
    .DI(\VexRiscv/_zz_115_ [9]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<9>  (
    .I0(\VexRiscv/_zz_115_ [9]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [9])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [7]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [8]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [8])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [7]),
    .DI(\VexRiscv/_zz_115_ [8]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<8>  (
    .I0(\VexRiscv/_zz_115_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [8])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [6]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [7]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [7])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [6]),
    .DI(\VexRiscv/_zz_115_ [7]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<7>  (
    .I0(\VexRiscv/_zz_115_ [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [7])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [5]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [6]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [6])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [5]),
    .DI(\VexRiscv/_zz_115_ [6]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<6>  (
    .I0(\VexRiscv/_zz_115_ [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [6])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [4]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [5]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [5])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [4]),
    .DI(\VexRiscv/_zz_115_ [5]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<5>  (
    .I0(\VexRiscv/_zz_115_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [5])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [3]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [4]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [4])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [3]),
    .DI(\VexRiscv/_zz_115_ [4]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [4])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [2]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [3]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [3])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [2]),
    .DI(\VexRiscv/_zz_115_ [3]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [3])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [2]),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [2])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/_zz_115_ [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [2]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_cy [2])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<32>  (
    .CI(\VexRiscv/Msub__zz_195__cy [31]),
    .LI(\VexRiscv/Msub__zz_195__lut [32]),
    .O(\VexRiscv/_zz_195_ [32])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<31>  (
    .CI(\VexRiscv/Msub__zz_195__cy [30]),
    .LI(\VexRiscv/Msub__zz_195__lut [31]),
    .O(\VexRiscv/_zz_195_ [31])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<31>  (
    .CI(\VexRiscv/Msub__zz_195__cy [30]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .S(\VexRiscv/Msub__zz_195__lut [31]),
    .O(\VexRiscv/Msub__zz_195__cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<31>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31]),
    .O(\VexRiscv/Msub__zz_195__lut [31])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<30>  (
    .CI(\VexRiscv/Msub__zz_195__cy [29]),
    .LI(\VexRiscv/Msub__zz_195__lut [30]),
    .O(\VexRiscv/_zz_195_ [30])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<30>  (
    .CI(\VexRiscv/Msub__zz_195__cy [29]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .S(\VexRiscv/Msub__zz_195__lut [30]),
    .O(\VexRiscv/Msub__zz_195__cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<30>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30]),
    .O(\VexRiscv/Msub__zz_195__lut [30])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<29>  (
    .CI(\VexRiscv/Msub__zz_195__cy [28]),
    .LI(\VexRiscv/Msub__zz_195__lut [29]),
    .O(\VexRiscv/_zz_195_ [29])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<29>  (
    .CI(\VexRiscv/Msub__zz_195__cy [28]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .S(\VexRiscv/Msub__zz_195__lut [29]),
    .O(\VexRiscv/Msub__zz_195__cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<29>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29]),
    .O(\VexRiscv/Msub__zz_195__lut [29])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<28>  (
    .CI(\VexRiscv/Msub__zz_195__cy [27]),
    .LI(\VexRiscv/Msub__zz_195__lut [28]),
    .O(\VexRiscv/_zz_195_ [28])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<28>  (
    .CI(\VexRiscv/Msub__zz_195__cy [27]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .S(\VexRiscv/Msub__zz_195__lut [28]),
    .O(\VexRiscv/Msub__zz_195__cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<28>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28]),
    .O(\VexRiscv/Msub__zz_195__lut [28])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<27>  (
    .CI(\VexRiscv/Msub__zz_195__cy [26]),
    .LI(\VexRiscv/Msub__zz_195__lut [27]),
    .O(\VexRiscv/_zz_195_ [27])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<27>  (
    .CI(\VexRiscv/Msub__zz_195__cy [26]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .S(\VexRiscv/Msub__zz_195__lut [27]),
    .O(\VexRiscv/Msub__zz_195__cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<27>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27]),
    .O(\VexRiscv/Msub__zz_195__lut [27])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<26>  (
    .CI(\VexRiscv/Msub__zz_195__cy [25]),
    .LI(\VexRiscv/Msub__zz_195__lut [26]),
    .O(\VexRiscv/_zz_195_ [26])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<26>  (
    .CI(\VexRiscv/Msub__zz_195__cy [25]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .S(\VexRiscv/Msub__zz_195__lut [26]),
    .O(\VexRiscv/Msub__zz_195__cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<26>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26]),
    .O(\VexRiscv/Msub__zz_195__lut [26])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<25>  (
    .CI(\VexRiscv/Msub__zz_195__cy [24]),
    .LI(\VexRiscv/Msub__zz_195__lut [25]),
    .O(\VexRiscv/_zz_195_ [25])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<25>  (
    .CI(\VexRiscv/Msub__zz_195__cy [24]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .S(\VexRiscv/Msub__zz_195__lut [25]),
    .O(\VexRiscv/Msub__zz_195__cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<25>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25]),
    .O(\VexRiscv/Msub__zz_195__lut [25])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<24>  (
    .CI(\VexRiscv/Msub__zz_195__cy [23]),
    .LI(\VexRiscv/Msub__zz_195__lut [24]),
    .O(\VexRiscv/_zz_195_ [24])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<24>  (
    .CI(\VexRiscv/Msub__zz_195__cy [23]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .S(\VexRiscv/Msub__zz_195__lut [24]),
    .O(\VexRiscv/Msub__zz_195__cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<24>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24]),
    .O(\VexRiscv/Msub__zz_195__lut [24])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<23>  (
    .CI(\VexRiscv/Msub__zz_195__cy [22]),
    .LI(\VexRiscv/Msub__zz_195__lut [23]),
    .O(\VexRiscv/_zz_195_ [23])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<23>  (
    .CI(\VexRiscv/Msub__zz_195__cy [22]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .S(\VexRiscv/Msub__zz_195__lut [23]),
    .O(\VexRiscv/Msub__zz_195__cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<23>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23]),
    .O(\VexRiscv/Msub__zz_195__lut [23])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<22>  (
    .CI(\VexRiscv/Msub__zz_195__cy [21]),
    .LI(\VexRiscv/Msub__zz_195__lut [22]),
    .O(\VexRiscv/_zz_195_ [22])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<22>  (
    .CI(\VexRiscv/Msub__zz_195__cy [21]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .S(\VexRiscv/Msub__zz_195__lut [22]),
    .O(\VexRiscv/Msub__zz_195__cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<22>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22]),
    .O(\VexRiscv/Msub__zz_195__lut [22])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<21>  (
    .CI(\VexRiscv/Msub__zz_195__cy [20]),
    .LI(\VexRiscv/Msub__zz_195__lut [21]),
    .O(\VexRiscv/_zz_195_ [21])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<21>  (
    .CI(\VexRiscv/Msub__zz_195__cy [20]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .S(\VexRiscv/Msub__zz_195__lut [21]),
    .O(\VexRiscv/Msub__zz_195__cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<21>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21]),
    .O(\VexRiscv/Msub__zz_195__lut [21])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<20>  (
    .CI(\VexRiscv/Msub__zz_195__cy [19]),
    .LI(\VexRiscv/Msub__zz_195__lut [20]),
    .O(\VexRiscv/_zz_195_ [20])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<20>  (
    .CI(\VexRiscv/Msub__zz_195__cy [19]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .S(\VexRiscv/Msub__zz_195__lut [20]),
    .O(\VexRiscv/Msub__zz_195__cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<20>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20]),
    .O(\VexRiscv/Msub__zz_195__lut [20])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<19>  (
    .CI(\VexRiscv/Msub__zz_195__cy [18]),
    .LI(\VexRiscv/Msub__zz_195__lut [19]),
    .O(\VexRiscv/_zz_195_ [19])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<19>  (
    .CI(\VexRiscv/Msub__zz_195__cy [18]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .S(\VexRiscv/Msub__zz_195__lut [19]),
    .O(\VexRiscv/Msub__zz_195__cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<19>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19]),
    .O(\VexRiscv/Msub__zz_195__lut [19])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<18>  (
    .CI(\VexRiscv/Msub__zz_195__cy [17]),
    .LI(\VexRiscv/Msub__zz_195__lut [18]),
    .O(\VexRiscv/_zz_195_ [18])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<18>  (
    .CI(\VexRiscv/Msub__zz_195__cy [17]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .S(\VexRiscv/Msub__zz_195__lut [18]),
    .O(\VexRiscv/Msub__zz_195__cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<18>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18]),
    .O(\VexRiscv/Msub__zz_195__lut [18])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<17>  (
    .CI(\VexRiscv/Msub__zz_195__cy [16]),
    .LI(\VexRiscv/Msub__zz_195__lut [17]),
    .O(\VexRiscv/_zz_195_ [17])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<17>  (
    .CI(\VexRiscv/Msub__zz_195__cy [16]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .S(\VexRiscv/Msub__zz_195__lut [17]),
    .O(\VexRiscv/Msub__zz_195__cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<17>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17]),
    .O(\VexRiscv/Msub__zz_195__lut [17])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<16>  (
    .CI(\VexRiscv/Msub__zz_195__cy [15]),
    .LI(\VexRiscv/Msub__zz_195__lut [16]),
    .O(\VexRiscv/_zz_195_ [16])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<16>  (
    .CI(\VexRiscv/Msub__zz_195__cy [15]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .S(\VexRiscv/Msub__zz_195__lut [16]),
    .O(\VexRiscv/Msub__zz_195__cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<16>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16]),
    .O(\VexRiscv/Msub__zz_195__lut [16])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<15>  (
    .CI(\VexRiscv/Msub__zz_195__cy [14]),
    .LI(\VexRiscv/Msub__zz_195__lut [15]),
    .O(\VexRiscv/_zz_195_ [15])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<15>  (
    .CI(\VexRiscv/Msub__zz_195__cy [14]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .S(\VexRiscv/Msub__zz_195__lut [15]),
    .O(\VexRiscv/Msub__zz_195__cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<15>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15]),
    .O(\VexRiscv/Msub__zz_195__lut [15])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<14>  (
    .CI(\VexRiscv/Msub__zz_195__cy [13]),
    .LI(\VexRiscv/Msub__zz_195__lut [14]),
    .O(\VexRiscv/_zz_195_ [14])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<14>  (
    .CI(\VexRiscv/Msub__zz_195__cy [13]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .S(\VexRiscv/Msub__zz_195__lut [14]),
    .O(\VexRiscv/Msub__zz_195__cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<14>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14]),
    .O(\VexRiscv/Msub__zz_195__lut [14])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<13>  (
    .CI(\VexRiscv/Msub__zz_195__cy [12]),
    .LI(\VexRiscv/Msub__zz_195__lut [13]),
    .O(\VexRiscv/_zz_195_ [13])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<13>  (
    .CI(\VexRiscv/Msub__zz_195__cy [12]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .S(\VexRiscv/Msub__zz_195__lut [13]),
    .O(\VexRiscv/Msub__zz_195__cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<13>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13]),
    .O(\VexRiscv/Msub__zz_195__lut [13])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<12>  (
    .CI(\VexRiscv/Msub__zz_195__cy [11]),
    .LI(\VexRiscv/Msub__zz_195__lut [12]),
    .O(\VexRiscv/_zz_195_ [12])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<12>  (
    .CI(\VexRiscv/Msub__zz_195__cy [11]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .S(\VexRiscv/Msub__zz_195__lut [12]),
    .O(\VexRiscv/Msub__zz_195__cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<12>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12]),
    .O(\VexRiscv/Msub__zz_195__lut [12])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<11>  (
    .CI(\VexRiscv/Msub__zz_195__cy [10]),
    .LI(\VexRiscv/Msub__zz_195__lut [11]),
    .O(\VexRiscv/_zz_195_ [11])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<11>  (
    .CI(\VexRiscv/Msub__zz_195__cy [10]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .S(\VexRiscv/Msub__zz_195__lut [11]),
    .O(\VexRiscv/Msub__zz_195__cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<11>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11]),
    .O(\VexRiscv/Msub__zz_195__lut [11])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<10>  (
    .CI(\VexRiscv/Msub__zz_195__cy [9]),
    .LI(\VexRiscv/Msub__zz_195__lut [10]),
    .O(\VexRiscv/_zz_195_ [10])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<10>  (
    .CI(\VexRiscv/Msub__zz_195__cy [9]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .S(\VexRiscv/Msub__zz_195__lut [10]),
    .O(\VexRiscv/Msub__zz_195__cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<10>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10]),
    .O(\VexRiscv/Msub__zz_195__lut [10])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<9>  (
    .CI(\VexRiscv/Msub__zz_195__cy [8]),
    .LI(\VexRiscv/Msub__zz_195__lut [9]),
    .O(\VexRiscv/_zz_195_ [9])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<9>  (
    .CI(\VexRiscv/Msub__zz_195__cy [8]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .S(\VexRiscv/Msub__zz_195__lut [9]),
    .O(\VexRiscv/Msub__zz_195__cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<9>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9]),
    .O(\VexRiscv/Msub__zz_195__lut [9])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<8>  (
    .CI(\VexRiscv/Msub__zz_195__cy [7]),
    .LI(\VexRiscv/Msub__zz_195__lut [8]),
    .O(\VexRiscv/_zz_195_ [8])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<8>  (
    .CI(\VexRiscv/Msub__zz_195__cy [7]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .S(\VexRiscv/Msub__zz_195__lut [8]),
    .O(\VexRiscv/Msub__zz_195__cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<8>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8]),
    .O(\VexRiscv/Msub__zz_195__lut [8])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<7>  (
    .CI(\VexRiscv/Msub__zz_195__cy [6]),
    .LI(\VexRiscv/Msub__zz_195__lut [7]),
    .O(\VexRiscv/_zz_195_ [7])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<7>  (
    .CI(\VexRiscv/Msub__zz_195__cy [6]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .S(\VexRiscv/Msub__zz_195__lut [7]),
    .O(\VexRiscv/Msub__zz_195__cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<7>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7]),
    .O(\VexRiscv/Msub__zz_195__lut [7])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<6>  (
    .CI(\VexRiscv/Msub__zz_195__cy [5]),
    .LI(\VexRiscv/Msub__zz_195__lut [6]),
    .O(\VexRiscv/_zz_195_ [6])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<6>  (
    .CI(\VexRiscv/Msub__zz_195__cy [5]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .S(\VexRiscv/Msub__zz_195__lut [6]),
    .O(\VexRiscv/Msub__zz_195__cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<6>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6]),
    .O(\VexRiscv/Msub__zz_195__lut [6])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<5>  (
    .CI(\VexRiscv/Msub__zz_195__cy [4]),
    .LI(\VexRiscv/Msub__zz_195__lut [5]),
    .O(\VexRiscv/_zz_195_ [5])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<5>  (
    .CI(\VexRiscv/Msub__zz_195__cy [4]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .S(\VexRiscv/Msub__zz_195__lut [5]),
    .O(\VexRiscv/Msub__zz_195__cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<5>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5]),
    .O(\VexRiscv/Msub__zz_195__lut [5])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<4>  (
    .CI(\VexRiscv/Msub__zz_195__cy [3]),
    .LI(\VexRiscv/Msub__zz_195__lut [4]),
    .O(\VexRiscv/_zz_195_ [4])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<4>  (
    .CI(\VexRiscv/Msub__zz_195__cy [3]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .S(\VexRiscv/Msub__zz_195__lut [4]),
    .O(\VexRiscv/Msub__zz_195__cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<4>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4]),
    .O(\VexRiscv/Msub__zz_195__lut [4])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<3>  (
    .CI(\VexRiscv/Msub__zz_195__cy [2]),
    .LI(\VexRiscv/Msub__zz_195__lut [3]),
    .O(\VexRiscv/_zz_195_ [3])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<3>  (
    .CI(\VexRiscv/Msub__zz_195__cy [2]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .S(\VexRiscv/Msub__zz_195__lut [3]),
    .O(\VexRiscv/Msub__zz_195__cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<3>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3]),
    .O(\VexRiscv/Msub__zz_195__lut [3])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<2>  (
    .CI(\VexRiscv/Msub__zz_195__cy [1]),
    .LI(\VexRiscv/Msub__zz_195__lut [2]),
    .O(\VexRiscv/_zz_195_ [2])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<2>  (
    .CI(\VexRiscv/Msub__zz_195__cy [1]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .S(\VexRiscv/Msub__zz_195__lut [2]),
    .O(\VexRiscv/Msub__zz_195__cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<2>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2]),
    .O(\VexRiscv/Msub__zz_195__lut [2])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<1>  (
    .CI(\VexRiscv/Msub__zz_195__cy [0]),
    .LI(\VexRiscv/Msub__zz_195__lut [1]),
    .O(\VexRiscv/_zz_195_ [1])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<1>  (
    .CI(\VexRiscv/Msub__zz_195__cy [0]),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .S(\VexRiscv/Msub__zz_195__lut [1]),
    .O(\VexRiscv/Msub__zz_195__cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<1>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1]),
    .O(\VexRiscv/Msub__zz_195__lut [1])
  );
  XORCY   \VexRiscv/Msub__zz_195__xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\VexRiscv/Msub__zz_195__lut [0]),
    .O(\VexRiscv/_zz_195_ [0])
  );
  MUXCY   \VexRiscv/Msub__zz_195__cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .S(\VexRiscv/Msub__zz_195__lut [0]),
    .O(\VexRiscv/Msub__zz_195__cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_195__lut<0>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .O(\VexRiscv/Msub__zz_195__lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_6751 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<31>_rt_10052 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_6752 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_rt_10023 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_6752 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_rt_10023 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_6751 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_6753 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_rt_10024 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_6753 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_rt_10024 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_6752 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_6754 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_rt_10025 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_6754 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_rt_10025 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_6753 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_6755 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_rt_10026 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_6755 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_rt_10026 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_6754 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_6756 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_rt_10027 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_6756 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_rt_10027 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_6755 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_6757 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_rt_10028 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_6757 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_rt_10028 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_6756 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_6758 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_rt_10029 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_6758 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_rt_10029 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_6757 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_6759 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_rt_10030 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_6759 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_rt_10030 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_6758 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_6760 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_rt_10031 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_6760 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_rt_10031 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_6759 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_6761 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_rt_10032 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_6761 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_rt_10032 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_6760 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_6762 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_rt_10033 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_6762 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_rt_10033 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_6761 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_6763 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_rt_10034 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_6763 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_rt_10034 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_6762 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_6764 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_rt_10035 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_6764 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_rt_10035 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_6763 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_6765 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_rt_10036 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_6765 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_rt_10036 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_6764 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_6766 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_rt_10037 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_6766 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_rt_10037 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_6765 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_6767 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_rt_10038 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_6767 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_rt_10038 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_6766 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_6768 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_rt_10039 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_6768 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_rt_10039 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_6767 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_6769 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_rt_10040 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_6769 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_rt_10040 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_6768 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_6770 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_rt_10041 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_6770 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_rt_10041 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_6769 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_6771 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_rt_10042 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_6771 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_rt_10042 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_6770 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_6772 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_rt_10043 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_6772 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_rt_10043 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_6771 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_6773 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_rt_10044 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_6773 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_rt_10044 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_6772 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_6774 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_rt_10045 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_6774 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_rt_10045 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_6773 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_6775 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_rt_10046 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_6775 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_rt_10046 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_6774 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_6776 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_rt_10047 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_6776 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_rt_10047 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_6775 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_6777 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_rt_10048 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_6777 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_rt_10048 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_6776 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_6778 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_rt_10049 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_6778 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_rt_10049 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_6777 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<2>_6779 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_rt_10050 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<2>_6779 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_rt_10050 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_6778 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_lut<2>_6780 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_lut<2>_6780 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<2>_6779 )
  );
  FDRE   \VexRiscv/_zz_202__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5228_inv ),
    .D(\VexRiscv/Result [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_202_ [2])
  );
  FDRE   \VexRiscv/_zz_202__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5228_inv ),
    .D(\VexRiscv/Result [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_202_ [1])
  );
  FDRE   \VexRiscv/_zz_202__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5228_inv ),
    .D(\VexRiscv/Result [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_202_ [0])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_234__7797 ),
    .D(\VexRiscv/CsrPlugin_trapCause [3]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [3])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_234__7797 ),
    .D(\VexRiscv/CsrPlugin_trapCause [2]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [2])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_234__7797 ),
    .D(\VexRiscv/CsrPlugin_trapCause [1]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [1])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_234__7797 ),
    .D(\VexRiscv/CsrPlugin_trapCause [0]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [0])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_31  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .Q(\VexRiscv/CsrPlugin_mtval [31])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_30  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .Q(\VexRiscv/CsrPlugin_mtval [30])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_29  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .Q(\VexRiscv/CsrPlugin_mtval [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_28  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .Q(\VexRiscv/CsrPlugin_mtval [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_27  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .Q(\VexRiscv/CsrPlugin_mtval [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_26  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .Q(\VexRiscv/CsrPlugin_mtval [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_25  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .Q(\VexRiscv/CsrPlugin_mtval [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_24  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .Q(\VexRiscv/CsrPlugin_mtval [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_23  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .Q(\VexRiscv/CsrPlugin_mtval [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_22  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .Q(\VexRiscv/CsrPlugin_mtval [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_21  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .Q(\VexRiscv/CsrPlugin_mtval [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_20  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .Q(\VexRiscv/CsrPlugin_mtval [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_19  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .Q(\VexRiscv/CsrPlugin_mtval [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_18  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .Q(\VexRiscv/CsrPlugin_mtval [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_17  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .Q(\VexRiscv/CsrPlugin_mtval [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_16  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .Q(\VexRiscv/CsrPlugin_mtval [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_15  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .Q(\VexRiscv/CsrPlugin_mtval [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_14  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .Q(\VexRiscv/CsrPlugin_mtval [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_13  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .Q(\VexRiscv/CsrPlugin_mtval [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_12  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .Q(\VexRiscv/CsrPlugin_mtval [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_11  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .Q(\VexRiscv/CsrPlugin_mtval [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_10  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .Q(\VexRiscv/CsrPlugin_mtval [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_9  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .Q(\VexRiscv/CsrPlugin_mtval [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_8  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .Q(\VexRiscv/CsrPlugin_mtval [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_7  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .Q(\VexRiscv/CsrPlugin_mtval [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_6  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .Q(\VexRiscv/CsrPlugin_mtval [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_5  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .Q(\VexRiscv/CsrPlugin_mtval [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_4  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .Q(\VexRiscv/CsrPlugin_mtval [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_3  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .Q(\VexRiscv/CsrPlugin_mtval [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_2  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .Q(\VexRiscv/CsrPlugin_mtval [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_1  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .Q(\VexRiscv/CsrPlugin_mtval [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_0  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_8539 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .Q(\VexRiscv/CsrPlugin_mtval [0])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_wr  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_MEMORY_STORE_8082 ),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_STORE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_STORE_8082 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_STORE_8081 )
  );
  FDE   \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_448_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_STORE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .Q(\VexRiscv/decode_to_execute_MEMORY_STORE_8082 )
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5175_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MIE_7891 )
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5175_inv ),
    .D(\VexRiscv/_n4471 [1]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [1])
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5175_inv ),
    .D(\VexRiscv/_n4471 [0]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MPIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5175_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1915_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPIE_7890 )
  );
  FDE   \VexRiscv/CsrPlugin_mepc_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [31]),
    .Q(\VexRiscv/CsrPlugin_mepc [31])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [30]),
    .Q(\VexRiscv/CsrPlugin_mepc [30])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [29]),
    .Q(\VexRiscv/CsrPlugin_mepc [29])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [28]),
    .Q(\VexRiscv/CsrPlugin_mepc [28])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [27]),
    .Q(\VexRiscv/CsrPlugin_mepc [27])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [26]),
    .Q(\VexRiscv/CsrPlugin_mepc [26])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [25]),
    .Q(\VexRiscv/CsrPlugin_mepc [25])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [24]),
    .Q(\VexRiscv/CsrPlugin_mepc [24])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [23]),
    .Q(\VexRiscv/CsrPlugin_mepc [23])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [22]),
    .Q(\VexRiscv/CsrPlugin_mepc [22])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [21]),
    .Q(\VexRiscv/CsrPlugin_mepc [21])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [20]),
    .Q(\VexRiscv/CsrPlugin_mepc [20])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [19]),
    .Q(\VexRiscv/CsrPlugin_mepc [19])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [18]),
    .Q(\VexRiscv/CsrPlugin_mepc [18])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [17]),
    .Q(\VexRiscv/CsrPlugin_mepc [17])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [16]),
    .Q(\VexRiscv/CsrPlugin_mepc [16])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [15]),
    .Q(\VexRiscv/CsrPlugin_mepc [15])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [14]),
    .Q(\VexRiscv/CsrPlugin_mepc [14])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [13]),
    .Q(\VexRiscv/CsrPlugin_mepc [13])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [12]),
    .Q(\VexRiscv/CsrPlugin_mepc [12])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [11]),
    .Q(\VexRiscv/CsrPlugin_mepc [11])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [10]),
    .Q(\VexRiscv/CsrPlugin_mepc [10])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [9]),
    .Q(\VexRiscv/CsrPlugin_mepc [9])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [8]),
    .Q(\VexRiscv/CsrPlugin_mepc [8])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [7]),
    .Q(\VexRiscv/CsrPlugin_mepc [7])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [6]),
    .Q(\VexRiscv/CsrPlugin_mepc [6])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [5]),
    .Q(\VexRiscv/CsrPlugin_mepc [5])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [4]),
    .Q(\VexRiscv/CsrPlugin_mepc [4])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [3]),
    .Q(\VexRiscv/CsrPlugin_mepc [3])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [2]),
    .Q(\VexRiscv/CsrPlugin_mepc [2])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [1]),
    .Q(\VexRiscv/CsrPlugin_mepc [1])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5062_inv ),
    .D(\VexRiscv/_n4404 [0]),
    .Q(\VexRiscv/CsrPlugin_mepc [0])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [31]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [31])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [30]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [29]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [28]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [27]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [27])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [26]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [26])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [25]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [25])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [24]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [23]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [23])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [22]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [22])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [21]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [21])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [20]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [20])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [19]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [19])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [18]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [18])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [17]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [17])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [16]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [16])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [15]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [15])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [14]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [11]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [10]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [9]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [8]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [7]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [6]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [5]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [4]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [3]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [2]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [1]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_address_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [1]),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0])
  );
  FDRE   \VexRiscv/_zz_200__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [31])
  );
  FDRE   \VexRiscv/_zz_200__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [30])
  );
  FDRE   \VexRiscv/_zz_200__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [29])
  );
  FDRE   \VexRiscv/_zz_200__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [28])
  );
  FDRE   \VexRiscv/_zz_200__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [27])
  );
  FDRE   \VexRiscv/_zz_200__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [26])
  );
  FDRE   \VexRiscv/_zz_200__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [25])
  );
  FDRE   \VexRiscv/_zz_200__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [24])
  );
  FDRE   \VexRiscv/_zz_200__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [23])
  );
  FDRE   \VexRiscv/_zz_200__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [22])
  );
  FDRE   \VexRiscv/_zz_200__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [21])
  );
  FDRE   \VexRiscv/_zz_200__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [20])
  );
  FDRE   \VexRiscv/_zz_200__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [19])
  );
  FDRE   \VexRiscv/_zz_200__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [18])
  );
  FDRE   \VexRiscv/_zz_200__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [17])
  );
  FDRE   \VexRiscv/_zz_200__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [16])
  );
  FDRE   \VexRiscv/_zz_200__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [15])
  );
  FDRE   \VexRiscv/_zz_200__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [14])
  );
  FDRE   \VexRiscv/_zz_200__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [13])
  );
  FDRE   \VexRiscv/_zz_200__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [12])
  );
  FDRE   \VexRiscv/_zz_200__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [11])
  );
  FDRE   \VexRiscv/_zz_200__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [10])
  );
  FDRE   \VexRiscv/_zz_200__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [9])
  );
  FDRE   \VexRiscv/_zz_200__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [8])
  );
  FDRE   \VexRiscv/_zz_200__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [7])
  );
  FDRE   \VexRiscv/_zz_200__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [6])
  );
  FDRE   \VexRiscv/_zz_200__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [5])
  );
  FDRE   \VexRiscv/_zz_200__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [4])
  );
  FDRE   \VexRiscv/_zz_200__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [3])
  );
  FDRE   \VexRiscv/_zz_200__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [2])
  );
  FDRE   \VexRiscv/_zz_200__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [1])
  );
  FDRE   \VexRiscv/_zz_200__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5218_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_200_ [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MSIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5206_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mie_MSIE_7887 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MTIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5206_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mie_MTIE_7888 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MEIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5206_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_mie_MEIE_7889 )
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5120_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [0])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [31]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [31])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [30]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [30])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [29]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [29])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [28]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [28])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [27]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [27])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [26]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [26])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [25]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [25])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [24]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [24])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [23]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [23])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [22]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [22])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [21]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [21])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [20]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [20])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [19]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [19])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [18]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [18])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [17]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [17])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [16]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [16])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [15]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [15])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [14]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [14])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [13]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [13])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [12]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [12])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [11]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [11])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [10]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [10])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [9]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [9])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [8]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [8])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [7]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [7])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [6]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [6])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [5]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [5])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [4]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [4])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [3]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [3])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [2]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [2])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [1]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [31]),
    .Q(\VexRiscv/decode_to_execute_RS1 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [30]),
    .Q(\VexRiscv/decode_to_execute_RS1 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [29]),
    .Q(\VexRiscv/decode_to_execute_RS1 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [28]),
    .Q(\VexRiscv/decode_to_execute_RS1 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [27]),
    .Q(\VexRiscv/decode_to_execute_RS1 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [26]),
    .Q(\VexRiscv/decode_to_execute_RS1 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [25]),
    .Q(\VexRiscv/decode_to_execute_RS1 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [24]),
    .Q(\VexRiscv/decode_to_execute_RS1 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [23]),
    .Q(\VexRiscv/decode_to_execute_RS1 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [22]),
    .Q(\VexRiscv/decode_to_execute_RS1 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [21]),
    .Q(\VexRiscv/decode_to_execute_RS1 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [20]),
    .Q(\VexRiscv/decode_to_execute_RS1 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [19]),
    .Q(\VexRiscv/decode_to_execute_RS1 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [18]),
    .Q(\VexRiscv/decode_to_execute_RS1 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [17]),
    .Q(\VexRiscv/decode_to_execute_RS1 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [16]),
    .Q(\VexRiscv/decode_to_execute_RS1 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [15]),
    .Q(\VexRiscv/decode_to_execute_RS1 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [14]),
    .Q(\VexRiscv/decode_to_execute_RS1 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [13]),
    .Q(\VexRiscv/decode_to_execute_RS1 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [12]),
    .Q(\VexRiscv/decode_to_execute_RS1 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [11]),
    .Q(\VexRiscv/decode_to_execute_RS1 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [10]),
    .Q(\VexRiscv/decode_to_execute_RS1 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [9]),
    .Q(\VexRiscv/decode_to_execute_RS1 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [8]),
    .Q(\VexRiscv/decode_to_execute_RS1 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [7]),
    .Q(\VexRiscv/decode_to_execute_RS1 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [6]),
    .Q(\VexRiscv/decode_to_execute_RS1 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [5]),
    .Q(\VexRiscv/decode_to_execute_RS1 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [4]),
    .Q(\VexRiscv/decode_to_execute_RS1 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [3]),
    .Q(\VexRiscv/decode_to_execute_RS1 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [2]),
    .Q(\VexRiscv/decode_to_execute_RS1 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [1]),
    .Q(\VexRiscv/decode_to_execute_RS1 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [0]),
    .Q(\VexRiscv/decode_to_execute_RS1 [0])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1])
  );
  FDR   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_35_ [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [31]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [31])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [30]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [30])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [29]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [29])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [28]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [28])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [27]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [27])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [26]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [26])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [25]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [25])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [24]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [24])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [23]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [23])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [22]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [22])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [21]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [21])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [20]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [20])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [19]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [19])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [18]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [18])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [17]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [17])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [16]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [16])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [15]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [15])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [14]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [14])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [13]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [13])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [12]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [12])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [11]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [11])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [10]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [10])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [9]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [9])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [8]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [8])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [7]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [7])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [6]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [6])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [5]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [5])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [4]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [4])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [3]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [3])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [2]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [2])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [1]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [1])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_result_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5079_inv ),
    .D(\VexRiscv/_zz_327_ [0]),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_result [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_64  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<64> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_63  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<63> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_62  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<62> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_61  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<61> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_60  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<60> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_59  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<59> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_58  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<58> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_57  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<57> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_56  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<56> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_55  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<55> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_54  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<54> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_53  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<53> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_52  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<52> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_51  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<51> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_50  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<50> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_49  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<49> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_48  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<48> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_47  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<47> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_46  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<46> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_45  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<45> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_44  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<44> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_43  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<43> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_42  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<42> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_41  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<41> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_40  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<40> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_39  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<39> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_38  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<38> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_37  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<37> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_36  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<36> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_35  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<35> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_34  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<34> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_33  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<33> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_32  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<32> ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_30  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_29  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_28  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_27  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_26  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_25  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_24  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_23  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_22  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_21  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_20  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_19  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_18  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_17  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_16  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_15  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_14  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_13  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_12  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_11  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_10  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_9  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_8  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_7  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_6  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_accumulator_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<31> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<30> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<29> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<28> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<27> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<26> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<25> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<24> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<23> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<22> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<21> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<20> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<19> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<18> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<17> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<16> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<15> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<14> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<13> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<12> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<11> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<10> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<9> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<8> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<7> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<6> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<5> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<4> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<3> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<2> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<1> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_rs2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5072_inv ),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<0> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5036_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<4> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5036_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<3> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5036_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<2> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5036_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<1> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1])
  );
  FDE   \VexRiscv/execute_LightShifterPlugin_amplitudeReg_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5036_inv ),
    .D(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<0> ),
    .Q(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [31]),
    .Q(\VexRiscv/decode_to_execute_RS2 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [30]),
    .Q(\VexRiscv/decode_to_execute_RS2 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [29]),
    .Q(\VexRiscv/decode_to_execute_RS2 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [28]),
    .Q(\VexRiscv/decode_to_execute_RS2 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [27]),
    .Q(\VexRiscv/decode_to_execute_RS2 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [26]),
    .Q(\VexRiscv/decode_to_execute_RS2 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [25]),
    .Q(\VexRiscv/decode_to_execute_RS2 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [24]),
    .Q(\VexRiscv/decode_to_execute_RS2 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [23]),
    .Q(\VexRiscv/decode_to_execute_RS2 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [22]),
    .Q(\VexRiscv/decode_to_execute_RS2 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [21]),
    .Q(\VexRiscv/decode_to_execute_RS2 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [20]),
    .Q(\VexRiscv/decode_to_execute_RS2 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [19]),
    .Q(\VexRiscv/decode_to_execute_RS2 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [18]),
    .Q(\VexRiscv/decode_to_execute_RS2 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [17]),
    .Q(\VexRiscv/decode_to_execute_RS2 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [16]),
    .Q(\VexRiscv/decode_to_execute_RS2 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [15]),
    .Q(\VexRiscv/decode_to_execute_RS2 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [14]),
    .Q(\VexRiscv/decode_to_execute_RS2 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [13]),
    .Q(\VexRiscv/decode_to_execute_RS2 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [12]),
    .Q(\VexRiscv/decode_to_execute_RS2 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [11]),
    .Q(\VexRiscv/decode_to_execute_RS2 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [10]),
    .Q(\VexRiscv/decode_to_execute_RS2 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [9]),
    .Q(\VexRiscv/decode_to_execute_RS2 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [8]),
    .Q(\VexRiscv/decode_to_execute_RS2 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [7]),
    .Q(\VexRiscv/decode_to_execute_RS2 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [6]),
    .Q(\VexRiscv/decode_to_execute_RS2 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [5]),
    .Q(\VexRiscv/decode_to_execute_RS2 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [4]),
    .Q(\VexRiscv/decode_to_execute_RS2 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [3]),
    .Q(\VexRiscv/decode_to_execute_RS2 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [2]),
    .Q(\VexRiscv/decode_to_execute_RS2 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [1]),
    .Q(\VexRiscv/decode_to_execute_RS2 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [0]),
    .Q(\VexRiscv/decode_to_execute_RS2 [0])
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1880_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8546 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [31]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [30]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [29]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [28]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [27]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [26]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [25]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [24]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [23]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [22]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [21]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [20]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [19]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [18]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [17]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [16]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [15]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [14]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [13]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [12]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [11]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [10]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [9]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [8]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [7]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [6]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [5]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [4]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [3]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [2]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [1]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_36_ [0]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0])
  );
  FDR   \VexRiscv/writeBack_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1909_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/writeBack_arbitration_isValid_8536 )
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1891_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8541 )
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 )
  );
  FD   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 ),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 )
  );
  FD   \VexRiscv/memory_to_writeBack_ENV_CTRL_0  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_ENV_CTRL_0_8079 ),
    .Q(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5129_inv ),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_GND_21_o_MUX_1874_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_IS_DIV_7941 ),
    .Q(\VexRiscv/execute_to_memory_IS_DIV_7940 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_IS_MUL_7945 ),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_7944 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8003 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 )
  );
  FDE   \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8009 ),
    .Q(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8008 )
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_DO  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/_zz_31__7275 ),
    .Q(\VexRiscv/execute_to_memory_BRANCH_DO_8076 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 )
  );
  FDE   \VexRiscv/execute_to_memory_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_ENV_CTRL_0_8080 ),
    .Q(\VexRiscv/execute_to_memory_ENV_CTRL_0_8079 )
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [31]),
    .Q(\VexRiscv/memory_to_writeBack_PC [31])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [30]),
    .Q(\VexRiscv/memory_to_writeBack_PC [30])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [29]),
    .Q(\VexRiscv/memory_to_writeBack_PC [29])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [28]),
    .Q(\VexRiscv/memory_to_writeBack_PC [28])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [27]),
    .Q(\VexRiscv/memory_to_writeBack_PC [27])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [26]),
    .Q(\VexRiscv/memory_to_writeBack_PC [26])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [25]),
    .Q(\VexRiscv/memory_to_writeBack_PC [25])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [24]),
    .Q(\VexRiscv/memory_to_writeBack_PC [24])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [23]),
    .Q(\VexRiscv/memory_to_writeBack_PC [23])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [22]),
    .Q(\VexRiscv/memory_to_writeBack_PC [22])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [21]),
    .Q(\VexRiscv/memory_to_writeBack_PC [21])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [20]),
    .Q(\VexRiscv/memory_to_writeBack_PC [20])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [19]),
    .Q(\VexRiscv/memory_to_writeBack_PC [19])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [18]),
    .Q(\VexRiscv/memory_to_writeBack_PC [18])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [17]),
    .Q(\VexRiscv/memory_to_writeBack_PC [17])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [16]),
    .Q(\VexRiscv/memory_to_writeBack_PC [16])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [15]),
    .Q(\VexRiscv/memory_to_writeBack_PC [15])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [14]),
    .Q(\VexRiscv/memory_to_writeBack_PC [14])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [13]),
    .Q(\VexRiscv/memory_to_writeBack_PC [13])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [12]),
    .Q(\VexRiscv/memory_to_writeBack_PC [12])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [11]),
    .Q(\VexRiscv/memory_to_writeBack_PC [11])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [10]),
    .Q(\VexRiscv/memory_to_writeBack_PC [10])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [9]),
    .Q(\VexRiscv/memory_to_writeBack_PC [9])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [8]),
    .Q(\VexRiscv/memory_to_writeBack_PC [8])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [7]),
    .Q(\VexRiscv/memory_to_writeBack_PC [7])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [6]),
    .Q(\VexRiscv/memory_to_writeBack_PC [6])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [5]),
    .Q(\VexRiscv/memory_to_writeBack_PC [5])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [4]),
    .Q(\VexRiscv/memory_to_writeBack_PC [4])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [3]),
    .Q(\VexRiscv/memory_to_writeBack_PC [3])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_exception_inv ),
    .D(\VexRiscv/execute_to_memory_PC [2]),
    .Q(\VexRiscv/memory_to_writeBack_PC [2])
  );
  FDE   \VexRiscv/execute_to_memory_ALIGNEMENT_FAULT  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .Q(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 )
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_mul_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0])
  );
  FD   \VexRiscv/memory_MulDivIterativePlugin_rs1_32  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<32> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7845 )
  );
  FD   \VexRiscv/memory_MulDivIterativePlugin_rs1_31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<31> ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 )
  );
  FD   \VexRiscv/_zz_322__31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<30> ),
    .Q(\VexRiscv/_zz_322__31_7843 )
  );
  FD   \VexRiscv/_zz_322__30  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<29> ),
    .Q(\VexRiscv/_zz_322__30_7842 )
  );
  FD   \VexRiscv/_zz_322__29  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<28> ),
    .Q(\VexRiscv/_zz_322__29_7841 )
  );
  FD   \VexRiscv/_zz_322__28  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<27> ),
    .Q(\VexRiscv/_zz_322__28_7840 )
  );
  FD   \VexRiscv/_zz_322__27  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<26> ),
    .Q(\VexRiscv/_zz_322__27_7839 )
  );
  FD   \VexRiscv/_zz_322__26  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<25> ),
    .Q(\VexRiscv/_zz_322__26_7838 )
  );
  FD   \VexRiscv/_zz_322__25  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<24> ),
    .Q(\VexRiscv/_zz_322__25_7837 )
  );
  FD   \VexRiscv/_zz_322__24  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<23> ),
    .Q(\VexRiscv/_zz_322__24_7836 )
  );
  FD   \VexRiscv/_zz_322__23  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<22> ),
    .Q(\VexRiscv/_zz_322__23_7835 )
  );
  FD   \VexRiscv/_zz_322__22  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<21> ),
    .Q(\VexRiscv/_zz_322__22_7834 )
  );
  FD   \VexRiscv/_zz_322__21  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<20> ),
    .Q(\VexRiscv/_zz_322__21_7833 )
  );
  FD   \VexRiscv/_zz_322__20  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<19> ),
    .Q(\VexRiscv/_zz_322__20_7832 )
  );
  FD   \VexRiscv/_zz_322__19  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<18> ),
    .Q(\VexRiscv/_zz_322__19_7831 )
  );
  FD   \VexRiscv/_zz_322__18  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<17> ),
    .Q(\VexRiscv/_zz_322__18_7830 )
  );
  FD   \VexRiscv/_zz_322__17  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<16> ),
    .Q(\VexRiscv/_zz_322__17_7829 )
  );
  FD   \VexRiscv/_zz_322__16  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<15> ),
    .Q(\VexRiscv/_zz_322__16_7828 )
  );
  FD   \VexRiscv/_zz_322__15  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<14> ),
    .Q(\VexRiscv/_zz_322__15_7827 )
  );
  FD   \VexRiscv/_zz_322__14  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<13> ),
    .Q(\VexRiscv/_zz_322__14_7826 )
  );
  FD   \VexRiscv/_zz_322__13  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<12> ),
    .Q(\VexRiscv/_zz_322__13_7825 )
  );
  FD   \VexRiscv/_zz_322__12  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<11> ),
    .Q(\VexRiscv/_zz_322__12_7824 )
  );
  FD   \VexRiscv/_zz_322__11  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<10> ),
    .Q(\VexRiscv/_zz_322__11_7823 )
  );
  FD   \VexRiscv/_zz_322__10  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<9> ),
    .Q(\VexRiscv/_zz_322__10_7822 )
  );
  FD   \VexRiscv/_zz_322__9  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<8> ),
    .Q(\VexRiscv/_zz_322__9_7821 )
  );
  FD   \VexRiscv/_zz_322__8  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<7> ),
    .Q(\VexRiscv/_zz_322__8_7820 )
  );
  FD   \VexRiscv/_zz_322__7  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<6> ),
    .Q(\VexRiscv/_zz_322__7_7819 )
  );
  FD   \VexRiscv/_zz_322__6  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<5> ),
    .Q(\VexRiscv/_zz_322__6_7818 )
  );
  FD   \VexRiscv/_zz_322__5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<4> ),
    .Q(\VexRiscv/_zz_322__5_7817 )
  );
  FD   \VexRiscv/_zz_322__4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<3> ),
    .Q(\VexRiscv/_zz_322__4_7816 )
  );
  FD   \VexRiscv/_zz_322__3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<2> ),
    .Q(\VexRiscv/_zz_322__3_7815 )
  );
  FD   \VexRiscv/_zz_322__2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<1> ),
    .Q(\VexRiscv/_zz_322__2_7814 )
  );
  FD   \VexRiscv/_zz_322__1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<0> ),
    .Q(\VexRiscv/_zz_322__1_7813 )
  );
  FDE   \VexRiscv/execute_to_memory_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [31]),
    .Q(\VexRiscv/execute_to_memory_PC [31])
  );
  FDE   \VexRiscv/execute_to_memory_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [30]),
    .Q(\VexRiscv/execute_to_memory_PC [30])
  );
  FDE   \VexRiscv/execute_to_memory_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [29]),
    .Q(\VexRiscv/execute_to_memory_PC [29])
  );
  FDE   \VexRiscv/execute_to_memory_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [28]),
    .Q(\VexRiscv/execute_to_memory_PC [28])
  );
  FDE   \VexRiscv/execute_to_memory_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [27]),
    .Q(\VexRiscv/execute_to_memory_PC [27])
  );
  FDE   \VexRiscv/execute_to_memory_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [26]),
    .Q(\VexRiscv/execute_to_memory_PC [26])
  );
  FDE   \VexRiscv/execute_to_memory_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [25]),
    .Q(\VexRiscv/execute_to_memory_PC [25])
  );
  FDE   \VexRiscv/execute_to_memory_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [24]),
    .Q(\VexRiscv/execute_to_memory_PC [24])
  );
  FDE   \VexRiscv/execute_to_memory_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [23]),
    .Q(\VexRiscv/execute_to_memory_PC [23])
  );
  FDE   \VexRiscv/execute_to_memory_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [22]),
    .Q(\VexRiscv/execute_to_memory_PC [22])
  );
  FDE   \VexRiscv/execute_to_memory_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [21]),
    .Q(\VexRiscv/execute_to_memory_PC [21])
  );
  FDE   \VexRiscv/execute_to_memory_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [20]),
    .Q(\VexRiscv/execute_to_memory_PC [20])
  );
  FDE   \VexRiscv/execute_to_memory_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [19]),
    .Q(\VexRiscv/execute_to_memory_PC [19])
  );
  FDE   \VexRiscv/execute_to_memory_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [18]),
    .Q(\VexRiscv/execute_to_memory_PC [18])
  );
  FDE   \VexRiscv/execute_to_memory_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [17]),
    .Q(\VexRiscv/execute_to_memory_PC [17])
  );
  FDE   \VexRiscv/execute_to_memory_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [16]),
    .Q(\VexRiscv/execute_to_memory_PC [16])
  );
  FDE   \VexRiscv/execute_to_memory_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [15]),
    .Q(\VexRiscv/execute_to_memory_PC [15])
  );
  FDE   \VexRiscv/execute_to_memory_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [14]),
    .Q(\VexRiscv/execute_to_memory_PC [14])
  );
  FDE   \VexRiscv/execute_to_memory_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [13]),
    .Q(\VexRiscv/execute_to_memory_PC [13])
  );
  FDE   \VexRiscv/execute_to_memory_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [12]),
    .Q(\VexRiscv/execute_to_memory_PC [12])
  );
  FDE   \VexRiscv/execute_to_memory_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [11]),
    .Q(\VexRiscv/execute_to_memory_PC [11])
  );
  FDE   \VexRiscv/execute_to_memory_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [10]),
    .Q(\VexRiscv/execute_to_memory_PC [10])
  );
  FDE   \VexRiscv/execute_to_memory_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [9]),
    .Q(\VexRiscv/execute_to_memory_PC [9])
  );
  FDE   \VexRiscv/execute_to_memory_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [8]),
    .Q(\VexRiscv/execute_to_memory_PC [8])
  );
  FDE   \VexRiscv/execute_to_memory_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [7]),
    .Q(\VexRiscv/execute_to_memory_PC [7])
  );
  FDE   \VexRiscv/execute_to_memory_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [6]),
    .Q(\VexRiscv/execute_to_memory_PC [6])
  );
  FDE   \VexRiscv/execute_to_memory_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [5]),
    .Q(\VexRiscv/execute_to_memory_PC [5])
  );
  FDE   \VexRiscv/execute_to_memory_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [4]),
    .Q(\VexRiscv/execute_to_memory_PC [4])
  );
  FDE   \VexRiscv/execute_to_memory_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [3]),
    .Q(\VexRiscv/execute_to_memory_PC [3])
  );
  FDE   \VexRiscv/execute_to_memory_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_PC [2]),
    .Q(\VexRiscv/execute_to_memory_PC [2])
  );
  FDE   \VexRiscv/_zz_162__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .Q(\VexRiscv/_zz_162_ [4])
  );
  FDE   \VexRiscv/_zz_162__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .Q(\VexRiscv/_zz_162_ [3])
  );
  FDE   \VexRiscv/_zz_162__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .Q(\VexRiscv/_zz_162_ [2])
  );
  FDE   \VexRiscv/_zz_162__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .Q(\VexRiscv/_zz_162_ [1])
  );
  FDE   \VexRiscv/_zz_162__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .Q(\VexRiscv/_zz_162_ [0])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1889_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8543 )
  );
  FDRE   \VexRiscv/_zz_114_  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5129_inv ),
    .D(\VexRiscv/zz_114__GND_21_o_MUX_1869_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_114__7895 )
  );
  FDE   \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .Q(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 )
  );
  FDE   \VexRiscv/decode_to_execute_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [31]),
    .Q(\VexRiscv/decode_to_execute_PC [31])
  );
  FDE   \VexRiscv/decode_to_execute_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [30]),
    .Q(\VexRiscv/decode_to_execute_PC [30])
  );
  FDE   \VexRiscv/decode_to_execute_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [29]),
    .Q(\VexRiscv/decode_to_execute_PC [29])
  );
  FDE   \VexRiscv/decode_to_execute_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [28]),
    .Q(\VexRiscv/decode_to_execute_PC [28])
  );
  FDE   \VexRiscv/decode_to_execute_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [27]),
    .Q(\VexRiscv/decode_to_execute_PC [27])
  );
  FDE   \VexRiscv/decode_to_execute_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [26]),
    .Q(\VexRiscv/decode_to_execute_PC [26])
  );
  FDE   \VexRiscv/decode_to_execute_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [25]),
    .Q(\VexRiscv/decode_to_execute_PC [25])
  );
  FDE   \VexRiscv/decode_to_execute_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [24]),
    .Q(\VexRiscv/decode_to_execute_PC [24])
  );
  FDE   \VexRiscv/decode_to_execute_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [23]),
    .Q(\VexRiscv/decode_to_execute_PC [23])
  );
  FDE   \VexRiscv/decode_to_execute_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [22]),
    .Q(\VexRiscv/decode_to_execute_PC [22])
  );
  FDE   \VexRiscv/decode_to_execute_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [21]),
    .Q(\VexRiscv/decode_to_execute_PC [21])
  );
  FDE   \VexRiscv/decode_to_execute_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [20]),
    .Q(\VexRiscv/decode_to_execute_PC [20])
  );
  FDE   \VexRiscv/decode_to_execute_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [19]),
    .Q(\VexRiscv/decode_to_execute_PC [19])
  );
  FDE   \VexRiscv/decode_to_execute_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [18]),
    .Q(\VexRiscv/decode_to_execute_PC [18])
  );
  FDE   \VexRiscv/decode_to_execute_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [17]),
    .Q(\VexRiscv/decode_to_execute_PC [17])
  );
  FDE   \VexRiscv/decode_to_execute_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [16]),
    .Q(\VexRiscv/decode_to_execute_PC [16])
  );
  FDE   \VexRiscv/decode_to_execute_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [15]),
    .Q(\VexRiscv/decode_to_execute_PC [15])
  );
  FDE   \VexRiscv/decode_to_execute_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [14]),
    .Q(\VexRiscv/decode_to_execute_PC [14])
  );
  FDE   \VexRiscv/decode_to_execute_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [13]),
    .Q(\VexRiscv/decode_to_execute_PC [13])
  );
  FDE   \VexRiscv/decode_to_execute_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [12]),
    .Q(\VexRiscv/decode_to_execute_PC [12])
  );
  FDE   \VexRiscv/decode_to_execute_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [11]),
    .Q(\VexRiscv/decode_to_execute_PC [11])
  );
  FDE   \VexRiscv/decode_to_execute_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [10]),
    .Q(\VexRiscv/decode_to_execute_PC [10])
  );
  FDE   \VexRiscv/decode_to_execute_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [9]),
    .Q(\VexRiscv/decode_to_execute_PC [9])
  );
  FDE   \VexRiscv/decode_to_execute_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [8]),
    .Q(\VexRiscv/decode_to_execute_PC [8])
  );
  FDE   \VexRiscv/decode_to_execute_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [7]),
    .Q(\VexRiscv/decode_to_execute_PC [7])
  );
  FDE   \VexRiscv/decode_to_execute_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [6]),
    .Q(\VexRiscv/decode_to_execute_PC [6])
  );
  FDE   \VexRiscv/decode_to_execute_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [5]),
    .Q(\VexRiscv/decode_to_execute_PC [5])
  );
  FDE   \VexRiscv/decode_to_execute_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [4]),
    .Q(\VexRiscv/decode_to_execute_PC [4])
  );
  FDE   \VexRiscv/decode_to_execute_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [3]),
    .Q(\VexRiscv/decode_to_execute_PC [3])
  );
  FDE   \VexRiscv/decode_to_execute_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_115_ [2]),
    .Q(\VexRiscv/decode_to_execute_PC [2])
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_29  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[29] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_28  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[28] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_14  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[14] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_13  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_12  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_11  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_10  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_9  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_8  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] )
  );
  FDR   \VexRiscv/memory_to_writeBack_INSTRUCTION_7  (
    .C(sys_clk),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] )
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1890_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1878_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8545 )
  );
  FDRE   \VexRiscv/_zz_112_  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5129_inv ),
    .D(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_112__7896 )
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_size_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_size_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0])
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[29] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[28] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[14] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[13] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[12] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[11] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[10] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[9] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[8] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[7] )
  );
  FDE   \VexRiscv/_zz_115__31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .Q(\VexRiscv/_zz_115_ [31])
  );
  FDE   \VexRiscv/_zz_115__30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .Q(\VexRiscv/_zz_115_ [30])
  );
  FDE   \VexRiscv/_zz_115__29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .Q(\VexRiscv/_zz_115_ [29])
  );
  FDE   \VexRiscv/_zz_115__28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .Q(\VexRiscv/_zz_115_ [28])
  );
  FDE   \VexRiscv/_zz_115__27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .Q(\VexRiscv/_zz_115_ [27])
  );
  FDE   \VexRiscv/_zz_115__26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .Q(\VexRiscv/_zz_115_ [26])
  );
  FDE   \VexRiscv/_zz_115__25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .Q(\VexRiscv/_zz_115_ [25])
  );
  FDE   \VexRiscv/_zz_115__24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .Q(\VexRiscv/_zz_115_ [24])
  );
  FDE   \VexRiscv/_zz_115__23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .Q(\VexRiscv/_zz_115_ [23])
  );
  FDE   \VexRiscv/_zz_115__22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .Q(\VexRiscv/_zz_115_ [22])
  );
  FDE   \VexRiscv/_zz_115__21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .Q(\VexRiscv/_zz_115_ [21])
  );
  FDE   \VexRiscv/_zz_115__20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .Q(\VexRiscv/_zz_115_ [20])
  );
  FDE   \VexRiscv/_zz_115__19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .Q(\VexRiscv/_zz_115_ [19])
  );
  FDE   \VexRiscv/_zz_115__18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .Q(\VexRiscv/_zz_115_ [18])
  );
  FDE   \VexRiscv/_zz_115__17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .Q(\VexRiscv/_zz_115_ [17])
  );
  FDE   \VexRiscv/_zz_115__16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .Q(\VexRiscv/_zz_115_ [16])
  );
  FDE   \VexRiscv/_zz_115__15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .Q(\VexRiscv/_zz_115_ [15])
  );
  FDE   \VexRiscv/_zz_115__14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .Q(\VexRiscv/_zz_115_ [14])
  );
  FDE   \VexRiscv/_zz_115__13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .Q(\VexRiscv/_zz_115_ [13])
  );
  FDE   \VexRiscv/_zz_115__12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .Q(\VexRiscv/_zz_115_ [12])
  );
  FDE   \VexRiscv/_zz_115__11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .Q(\VexRiscv/_zz_115_ [11])
  );
  FDE   \VexRiscv/_zz_115__10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .Q(\VexRiscv/_zz_115_ [10])
  );
  FDE   \VexRiscv/_zz_115__9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .Q(\VexRiscv/_zz_115_ [9])
  );
  FDE   \VexRiscv/_zz_115__8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .Q(\VexRiscv/_zz_115_ [8])
  );
  FDE   \VexRiscv/_zz_115__7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .Q(\VexRiscv/_zz_115_ [7])
  );
  FDE   \VexRiscv/_zz_115__6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .Q(\VexRiscv/_zz_115_ [6])
  );
  FDE   \VexRiscv/_zz_115__5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .Q(\VexRiscv/_zz_115_ [5])
  );
  FDE   \VexRiscv/_zz_115__4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .Q(\VexRiscv/_zz_115_ [4])
  );
  FDE   \VexRiscv/_zz_115__3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .Q(\VexRiscv/_zz_115_ [3])
  );
  FDE   \VexRiscv/_zz_115__2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .Q(\VexRiscv/_zz_115_ [2])
  );
  FDS   \VexRiscv/dBus_cmd_halfPipe_regs_ready  (
    .C(sys_clk),
    .D(\VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1921_o ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 )
  );
  FDR   \VexRiscv/CsrPlugin_hadException  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_hadException_8539 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_fetchPc_booted  (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_booted_8586 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pc [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [31]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [30]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [29]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [28]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [27]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [26]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [25]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [24]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [23]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [22]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [21]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [20]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [19]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [18]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [17]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [16]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [15]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [14]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [13]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [12]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [11]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [10]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [9]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/_zz_129_ [8]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [7]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [6]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [5]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [4]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [3]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [2]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [1]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1])
  );
  FDE   \VexRiscv/dBus_cmd_halfPipe_regs_payload_data_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .D(\VexRiscv/decode_to_execute_RS2 [0]),
    .Q(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0])
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_450_ [7]),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_456_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_355_ [23]),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_365_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_IS_RS2_SIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_354_ ),
    .Q(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_394_[3] ),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_RS1_SIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_135_ [29]),
    .Q(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_7939 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_351_ ),
    .Q(\VexRiscv/decode_to_execute_IS_DIV_7941 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_MUL  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_394_[11] ),
    .Q(\VexRiscv/decode_to_execute_IS_MUL_7945 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_366_ ),
    .Q(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 )
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_394_[2] ),
    .Q(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8003 )
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_406_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_426_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_135_ [28]),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_135_ [27]),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_8009 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_46_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 )
  );
  FDE   \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_28_ ),
    .Q(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8043 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_392_ ),
    .Q(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8077 )
  );
  FDE   \VexRiscv/decode_to_execute_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_404_ ),
    .Q(\VexRiscv/decode_to_execute_ENV_CTRL_0_8080 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_CSR  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_473_ ),
    .Q(\VexRiscv/decode_to_execute_IS_CSR_8174 )
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_458__6809 ),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_459_ ),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [31])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [30])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [29])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [28])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [27])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [26])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [25])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [24])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [23])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [22])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [21])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [20])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [19])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [18])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [17])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [16])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [15])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [14])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [13])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [12])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [11])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [10])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [9])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [8])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [7])
  );
  FDE   \VexRiscv/memory_MulDivIterativePlugin_div_needRevert  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .D(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 )
  );
  FDE   \VexRiscv/CsrPlugin_mcause_interrupt  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_234__7797 ),
    .D(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2017_o ),
    .Q(\VexRiscv/CsrPlugin_mcause_interrupt_8345 )
  );
  FDE   \VexRiscv/_zz_163__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [31]),
    .Q(\VexRiscv/_zz_163_ [31])
  );
  FDE   \VexRiscv/_zz_163__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [30]),
    .Q(\VexRiscv/_zz_163_ [30])
  );
  FDE   \VexRiscv/_zz_163__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [29]),
    .Q(\VexRiscv/_zz_163_ [29])
  );
  FDE   \VexRiscv/_zz_163__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [28]),
    .Q(\VexRiscv/_zz_163_ [28])
  );
  FDE   \VexRiscv/_zz_163__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [27]),
    .Q(\VexRiscv/_zz_163_ [27])
  );
  FDE   \VexRiscv/_zz_163__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [26]),
    .Q(\VexRiscv/_zz_163_ [26])
  );
  FDE   \VexRiscv/_zz_163__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [25]),
    .Q(\VexRiscv/_zz_163_ [25])
  );
  FDE   \VexRiscv/_zz_163__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [24]),
    .Q(\VexRiscv/_zz_163_ [24])
  );
  FDE   \VexRiscv/_zz_163__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [23]),
    .Q(\VexRiscv/_zz_163_ [23])
  );
  FDE   \VexRiscv/_zz_163__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [22]),
    .Q(\VexRiscv/_zz_163_ [22])
  );
  FDE   \VexRiscv/_zz_163__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [21]),
    .Q(\VexRiscv/_zz_163_ [21])
  );
  FDE   \VexRiscv/_zz_163__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [20]),
    .Q(\VexRiscv/_zz_163_ [20])
  );
  FDE   \VexRiscv/_zz_163__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [19]),
    .Q(\VexRiscv/_zz_163_ [19])
  );
  FDE   \VexRiscv/_zz_163__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [18]),
    .Q(\VexRiscv/_zz_163_ [18])
  );
  FDE   \VexRiscv/_zz_163__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [17]),
    .Q(\VexRiscv/_zz_163_ [17])
  );
  FDE   \VexRiscv/_zz_163__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [16]),
    .Q(\VexRiscv/_zz_163_ [16])
  );
  FDE   \VexRiscv/_zz_163__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [15]),
    .Q(\VexRiscv/_zz_163_ [15])
  );
  FDE   \VexRiscv/_zz_163__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [14]),
    .Q(\VexRiscv/_zz_163_ [14])
  );
  FDE   \VexRiscv/_zz_163__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [13]),
    .Q(\VexRiscv/_zz_163_ [13])
  );
  FDE   \VexRiscv/_zz_163__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [12]),
    .Q(\VexRiscv/_zz_163_ [12])
  );
  FDE   \VexRiscv/_zz_163__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [11]),
    .Q(\VexRiscv/_zz_163_ [11])
  );
  FDE   \VexRiscv/_zz_163__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [10]),
    .Q(\VexRiscv/_zz_163_ [10])
  );
  FDE   \VexRiscv/_zz_163__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [9]),
    .Q(\VexRiscv/_zz_163_ [9])
  );
  FDE   \VexRiscv/_zz_163__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [8]),
    .Q(\VexRiscv/_zz_163_ [8])
  );
  FDE   \VexRiscv/_zz_163__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [7]),
    .Q(\VexRiscv/_zz_163_ [7])
  );
  FDE   \VexRiscv/_zz_163__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [6]),
    .Q(\VexRiscv/_zz_163_ [6])
  );
  FDE   \VexRiscv/_zz_163__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [5]),
    .Q(\VexRiscv/_zz_163_ [5])
  );
  FDE   \VexRiscv/_zz_163__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [4]),
    .Q(\VexRiscv/_zz_163_ [4])
  );
  FDE   \VexRiscv/_zz_163__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [3]),
    .Q(\VexRiscv/_zz_163_ [3])
  );
  FDE   \VexRiscv/_zz_163__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [2]),
    .Q(\VexRiscv/_zz_163_ [2])
  );
  FDE   \VexRiscv/_zz_163__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [1]),
    .Q(\VexRiscv/_zz_163_ [1])
  );
  FDE   \VexRiscv/_zz_163__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_160_ ),
    .D(\VexRiscv/_zz_79_ [0]),
    .Q(\VexRiscv/_zz_163_ [0])
  );
  FD   \VexRiscv/_zz_149_  (
    .C(sys_clk),
    .D(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/_zz_149__8585 )
  );
  FD   \VexRiscv/externalInterruptArray_regNext_1  (
    .C(sys_clk),
    .D(suart_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [1])
  );
  FD   \VexRiscv/externalInterruptArray_regNext_0  (
    .C(sys_clk),
    .D(basesoc_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [0])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_31  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[31]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_30  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[30]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_29  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[29]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_28  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[28]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_27  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[27]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_26  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[26]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_25  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[25]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_24  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[24]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_23  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[23]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_22  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[22]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_21  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[21]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_20  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[20]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_19  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[19]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_18  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[18]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_17  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[17]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_16  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[16]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_15  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[15]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_14  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[14]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_13  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[13]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_12  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[12]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_11  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[11]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_10  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[10]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_9  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[9]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_8  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[8]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_7  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[7]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_6  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[6]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_5  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[5]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_4  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[4]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_3  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[3]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_2  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[2]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_1  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[1]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1])
  );
  FD   \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA_0  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[0]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0])
  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<6>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8766 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8765 )
,
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [22]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_8765 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8768 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8767 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_8766 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_8767 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8770 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8769 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_8768 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_8769 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8772 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8771 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_8770 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_8771 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8774 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8773 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_8772 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_8773 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8776 )
,
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8775 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_8774 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_8775 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8777 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_8776 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_8777 )

  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [6]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [5]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [4]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [3]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [2]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [1]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result [0]),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_203__8493 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_203__8493 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_203__8493 ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0])
  );
  FD   \VexRiscv/IBusCachedPlugin_cache/_zz_3_  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/_zz_3__8845 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [31]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [30]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [29]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [28]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [27]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [26]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [25]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [14]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [13]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [12]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [11]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [10]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [9]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [8]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [7]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [6]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_115_ [5]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n101481 (
    .I0(phase_sel_1_10399),
    .I1(basesoc_sdram_storage_full_0_1_10398),
    .O(_n10148)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_irq1 (
    .I0(basesoc_zero_pending_2294),
    .I1(basesoc_eventmanager_storage_full_2278),
    .O(basesoc_irq)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  suart_irq1 (
    .I0(suart_tx_pending_2299),
    .I1(suart_eventmanager_storage_full[0]),
    .I2(suart_rx_pending_2300),
    .I3(suart_eventmanager_storage_full[1]),
    .O(suart_irq)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10895_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .O(_n10895_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10905_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .O(_n10905_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10915_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .O(_n10915_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10925_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .O(_n10925_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10935_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .O(_n10935_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10945_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .O(_n10945_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10955_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .O(_n10955_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10965_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .O(_n10965_inv)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  _n10977_inv1 (
    .I0(basesoc_sdram_twtrcon_ready_2355),
    .I1(basesoc_sdram_twtrcon_count[2]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(basesoc_sdram_twtrcon_count[0]),
    .O(_n10977_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2207),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1283),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_2303),
    .O(spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_930),
    .I1(opsisi2c_storage_full_2207),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \opsisi2c_state__n11298<1>1  (
    .I0(opsisi2c_state_FSM_FFd4_1298),
    .I1(opsisi2c_state_FSM_FFd3_1297),
    .I2(opsisi2c_state_FSM_FFd2_1296),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(_n6517[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10549_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_1205),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1203),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1204),
    .I3(basesoc_sdram_bandwidth_counter_23_2409),
    .O(_n10549_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10555_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_1206),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1203),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1204),
    .I3(basesoc_sdram_bandwidth_counter_23_2409),
    .O(_n10555_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_4951),
    .I1(cache_state_FSM_FFd2_4952),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1245),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed411 (
    .I0(ddram_cas_n_BRB0_10097),
    .I1(ddram_cas_n_BRB1_10098),
    .I2(N465),
    .O(ddram_cas_n_OBUF_230)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[9]),
    .I2(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[8]),
    .I2(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[7]),
    .I2(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[6]),
    .I2(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[5]),
    .I2(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[4]),
    .I2(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[3]),
    .I2(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[2]),
    .I2(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[1]),
    .I2(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[13]),
    .I2(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[12]),
    .I2(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[11]),
    .I2(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[10]),
    .I2(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_address[0]),
    .I2(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[2]),
    .I2(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[1]),
    .I2(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_record0_bank[0]),
    .I2(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddram_cas_n_BRB0_10097),
    .I1(ddram_ras_n_BRB1_10100),
    .I2(N4681),
    .O(ddram_ras_n_OBUF_229)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddram_cas_n_BRB0_10097),
    .I1(ddram_we_n_BRB1_10102),
    .I2(N4711),
    .O(ddram_we_n_OBUF_231)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata_valid_1064),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44221 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1129),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_clk_5327),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_3022)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2207),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2207),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_cs_n_2304),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_3034)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2276),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>22 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>21 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>27 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>28 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT321  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT311  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT301  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT291  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT281  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT271  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT261  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT251  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT241  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT231  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT221  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT211  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT201  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT191  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT181  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT171  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT161  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT151  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT141  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT131  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT111  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT101  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT91  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT81  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT71  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT61  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT51  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT41  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT31  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT21  (
    .I0(suart_tx_busy_2296),
    .I1(n6118[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_748_o11 (
    .I0(suart_rx_busy_2298),
    .I1(Madd_n6122_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_748_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_737_o11 (
    .I0(suart_tx_busy_2296),
    .I1(Madd_n6118_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_737_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT321  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT311  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT301  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT291  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT281  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT271  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT261  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT251  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[31]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT241  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT231  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT221  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT211  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT201  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT191  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT181  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT171  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT161  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT151  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT141  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT131  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT111  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT101  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT91  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT81  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT71  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT61  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT51  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT41  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT31  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT21  (
    .I0(suart_rx_busy_2298),
    .I1(n6122[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2298),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_5327),
    .I1(opsis_i2c_samp_carry_5326),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10355_inv1 (
    .I0(suart_rx_busy_2298),
    .I1(suart_uart_clk_rxen_996),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10355_inv)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1613_o11 (
    .I0(phase_sel_255),
    .I1(phase_sys_1031),
    .I2(phase_sys2x_256),
    .O(phase_sel_GND_1_o_MUX_1613_o)
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_9_2252),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_2222),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_8_2253),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_2223),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(basesoc_sdram_dfi_p0_address[13]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2248),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_13_2218),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2249),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_12_2219),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2250),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_2220),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_10_2251),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_2221),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_9_2267),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_9_2237),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_8_2268),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_8_2238),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I3(phase_sel_2_10419),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_2_10417),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(basesoc_sdram_dfi_p1_address[13]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_13_2263),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2233),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_12_2264),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2234),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_11_2265),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2235),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_10_2266),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_10_2236),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1338),
    .I2(new_master_wdata_ready1_1208),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>22 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>21_4072 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>27 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>28 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2418),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2426),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2419),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2427),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5501 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re2 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_2_1_10415),
    .I1(basesoc_interface_adr_1_1_10412),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10321 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192421  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19242 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT11  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(xilinxmultiregimpl3_regs1_24),
    .I3(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT21  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(front_panel_leds_storage_full[1]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_8_2625),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2593),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_9_2624),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2592),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_31_2602),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2570),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_29_2604),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2572),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_30_2603),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2571),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_27_2606),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2574),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_26_2607),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2575),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_28_2605),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2573),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_25_2608),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2576),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_24_2609),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2577),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_22_2611),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2579),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_21_2612),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2580),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_23_2610),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2578),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_20_2613),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2581),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_18_2615),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2583),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_17_2616),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2584),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_19_2614),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2582),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_16_2617),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2585),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_15_2618),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2586),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_13_2620),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2588),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_12_2621),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2589),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_14_2619),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2587),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_10_2623),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2591),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2277),
    .I1(basesoc_reload_storage_full_11_2622),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2590),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_update_value_re11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT211 )
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_965),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0185<4>1  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[1]),
    .I4(suart_rx_fifo_level0[0]),
    .O(n0185)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \opsis_i2c_counter[3]_PWR_1_o_equal_1642_o<3>1  (
    .I0(opsis_i2c_counter[2]),
    .I1(opsis_i2c_counter[1]),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[3]),
    .O(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[0]),
    .I2(opsis_i2c_din[0]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[1]),
    .I2(opsis_i2c_din[1]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[2]),
    .I2(opsis_i2c_din[2]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[3]),
    .I2(opsis_i2c_din[3]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[4]),
    .I2(opsis_i2c_din[4]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[5]),
    .I2(opsis_i2c_din[5]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[6]),
    .I2(opsis_i2c_din[6]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[7]),
    .I2(opsis_i2c_din[7]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT3311  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT331 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1021  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_5869 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22121  (
    .I0(_n11025),
    .I1(dna_status[6]),
    .I2(dna_status[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2212 )
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1911  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_5863 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1221  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(_n11044),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n11062111 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .O(_n1106211)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_bandwidth_update_re111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .O(rhs_array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .O(rhs_array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .O(rhs_array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_5904 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7496<2>1  (
    .I0(bankmachine5_state_FSM_FFd2_4982),
    .I1(bankmachine5_state_FSM_FFd3_4981),
    .I2(bankmachine5_state_FSM_FFd1_1312),
    .O(_n7496)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7350<2>1  (
    .I0(bankmachine4_state_FSM_FFd2_4977),
    .I1(bankmachine4_state_FSM_FFd3_4976),
    .I2(bankmachine4_state_FSM_FFd1_1310),
    .O(_n7350)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6983<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_4957),
    .I1(bankmachine1_state_FSM_FFd3_4956),
    .I2(bankmachine1_state_FSM_FFd1_1304),
    .O(_n6983)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6965<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_4967),
    .I1(bankmachine2_state_FSM_FFd3_4966),
    .I2(bankmachine2_state_FSM_FFd1_1306),
    .O(_n6965)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6939<2>1  (
    .I0(bankmachine7_state_FSM_FFd2_4992),
    .I1(bankmachine7_state_FSM_FFd3_4991),
    .I2(bankmachine7_state_FSM_FFd1_1316),
    .O(_n6939)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6906<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1334),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .O(_n6906)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6826<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1302),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .O(_n6826)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6889<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .O(_n6889)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0766<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0766<3>1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45110 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .O(rhs_array_muxed45[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45261 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .O(rhs_array_muxed45[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45231 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .O(rhs_array_muxed45[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45121 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .O(rhs_array_muxed45[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45251 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .O(rhs_array_muxed45[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45241 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .O(rhs_array_muxed45[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45221 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .O(rhs_array_muxed45[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45211 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .O(rhs_array_muxed45[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45201 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .O(rhs_array_muxed45[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45191 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .O(rhs_array_muxed45[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45181 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .O(rhs_array_muxed45[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45171 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .O(rhs_array_muxed45[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45161 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .O(rhs_array_muxed45[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45151 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .O(rhs_array_muxed45[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45141 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .O(rhs_array_muxed45[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45131 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .O(rhs_array_muxed45[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45111 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .O(rhs_array_muxed45[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45101 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .O(rhs_array_muxed45[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4591 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .O(rhs_array_muxed45[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4581 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .O(rhs_array_muxed45[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4571 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .O(rhs_array_muxed45[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4561 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .O(rhs_array_muxed45[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4551 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .O(rhs_array_muxed45[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4541 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .O(rhs_array_muxed45[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4533 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .O(rhs_array_muxed45[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4521 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .O(rhs_array_muxed45[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45321 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .O(rhs_array_muxed45[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45311 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .O(rhs_array_muxed45[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45301 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .O(rhs_array_muxed45[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45291 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .O(rhs_array_muxed45[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45281 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .O(rhs_array_muxed45[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45271 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .O(rhs_array_muxed45[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4911 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(rhs_array_muxed49)
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7029<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .O(_n7029)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_basesoc_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .O(basesoc_sdram_bankmachine3_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7008<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1306),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .O(_n7008)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_basesoc_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1306),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .O(basesoc_sdram_bankmachine2_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3161 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_basesoc_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1302),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3171 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6946<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .O(_n6946)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_basesoc_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .O(basesoc_sdram_bankmachine7_row_close)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6833<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .O(_n6833)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44271 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8]),
    .O(rhs_array_muxed44[6])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[12]),
    .I4(spiflash_sr[16]),
    .I5(rhs_array_muxed44[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44110 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/_zz_202_ [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [2]),
    .O(rhs_array_muxed44[0])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o124  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[6]),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed44[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[20]),
    .I5(rhs_array_muxed44[10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[21]),
    .I5(rhs_array_muxed44[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44121 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/_zz_202_ [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [3]),
    .O(rhs_array_muxed44[1])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[7]),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed44[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[30]),
    .I5(rhs_array_muxed44[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44131 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[20])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[29]),
    .I5(rhs_array_muxed44[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44111 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[19])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[28]),
    .I5(rhs_array_muxed44[18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44101 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[18])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[27]),
    .I5(rhs_array_muxed44[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4491 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[17])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[26]),
    .I5(rhs_array_muxed44[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4481 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [18]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[16])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[25]),
    .I5(rhs_array_muxed44[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4471 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [17]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[15])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[24]),
    .I5(rhs_array_muxed44[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4461 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [16]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[14])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[23]),
    .I5(rhs_array_muxed44[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4451 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [15]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[13])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44171 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[24])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44181 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [27]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[25])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44191 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[26])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44211 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[28])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44201 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[27])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44161 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_vexriscv_ibus_ack1 (
    .I0(basesoc_grant_2356),
    .I1(basesoc_shared_ack),
    .O(basesoc_vexriscv_ibus_ack)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_vexriscv_dbus_ack1 (
    .I0(basesoc_grant_2356),
    .I1(basesoc_shared_ack),
    .O(basesoc_vexriscv_dbus_ack)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44151 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[22])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed44141 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[21])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[31]),
    .I5(rhs_array_muxed44[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44231 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/_zz_202_ [2]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4]),
    .O(rhs_array_muxed44[2])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[8]),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed44[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44241 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5]),
    .O(rhs_array_muxed44[3])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[9]),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed44[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44251 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .O(rhs_array_muxed44[4])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[10]),
    .I4(spiflash_sr[14]),
    .I5(rhs_array_muxed44[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44261 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7]),
    .O(rhs_array_muxed44[5])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[11]),
    .I4(spiflash_sr[15]),
    .I5(rhs_array_muxed44[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44281 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9]),
    .O(rhs_array_muxed44[7])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[13]),
    .I4(spiflash_sr[17]),
    .I5(rhs_array_muxed44[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44291 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10]),
    .O(rhs_array_muxed44[8])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[18]),
    .I5(rhs_array_muxed44[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_1705_o<1>1  (
    .I0(spiflash_clk_5327),
    .I1(opsis_i2c_samp_carry_5326),
    .O(\spiflash_i1[1]_PWR_1_o_equal_1705_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[22]),
    .I5(rhs_array_muxed44[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4441 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4421 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [12]),
    .O(rhs_array_muxed44[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed4431 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(basesoc_grant_2356),
    .O(rhs_array_muxed44[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44301 (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [11]),
    .O(rhs_array_muxed44[9])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[19]),
    .I5(rhs_array_muxed44[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o )
  );
  LUT4 #(
    .INIT ( 16'h1FFF ))
  Mmux_rhs_array_muxed4611 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(rhs_array_muxed46[0])
  );
  LUT6 #(
    .INIT ( 64'h5554FFFFFFFFFFFF ))
  Mmux_rhs_array_muxed4621 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I4(basesoc_grant_2356),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(rhs_array_muxed46[1])
  );
  LUT6 #(
    .INIT ( 64'h5E4EFFFFFFFFFFFF ))
  Mmux_rhs_array_muxed4631 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I4(basesoc_grant_2356),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(rhs_array_muxed46[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA8FFFFFF ))
  Mmux_rhs_array_muxed4641 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [0]),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_size [1]),
    .O(rhs_array_muxed46[3])
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_4952),
    .I1(cache_state_FSM_FFd3_4951),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_1337),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1338),
    .I1(new_master_wdata_ready1_1208),
    .I2(litedramwishbone2native_state_FSM_FFd2_3011),
    .I3(new_master_rdata_valid4_1210),
    .O(basesoc_ack)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6021),
    .I1(basesoc_port_cmd_ready14_6014),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0853<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\n0853<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7036<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .O(_n7036)
  );
  LUT5 #(
    .INIT ( 32'h00040404 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we12 (
    .I0(basesoc_sdram_bankmachine5_req_lock),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(\n0853<3>1 ),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(rhs_array_muxed44[10]),
    .I2(_n6517[0]),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .I5(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  basesoc_port_cmd_ready121 (
    .I0(_n6517[0]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_6025),
    .O(basesoc_port_cmd_ready12)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6819<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1314),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .O(_n6819)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_basesoc_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1314),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .O(basesoc_sdram_bankmachine6_row_close)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21001 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_basesoc_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_basesoc_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .O(basesoc_sdram_bankmachine5_row_close)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1334),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_basesoc_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .O(basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  basesoc_sdram_cmd_valid1 (
    .I0(refresher_state_FSM_FFd1_1301),
    .I1(basesoc_sdram_generator_done_1165),
    .I2(refresher_state_FSM_FFd2_1300),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_392_o21 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed17_INV_392_o2)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6987<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_4972),
    .I1(bankmachine3_state_FSM_FFd3_4971),
    .I2(bankmachine3_state_FSM_FFd1_1308),
    .O(_n6987)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(multiplexer_state_FSM_FFd1_1334),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2355),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6129 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  _n10985_inv1 (
    .I0(front_panel_done),
    .I1(front_panel_switches_inv),
    .O(_n10985_inv)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(cpu_reset_IBUF_1),
    .I1(front_panel_done),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  suart_sink_valid_suart_sink_ready_AND_993_o1 (
    .I0(suart_sink_ready_933),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .O(suart_sink_valid_suart_sink_ready_AND_993_o)
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1635_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1635_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2578_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2578_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_suart_rx_bitcount31 (
    .I0(suart_rx_busy_2298),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[2]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_suart_rx_bitcount21 (
    .I0(suart_rx_busy_2298),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_suart_rx_bitcount11 (
    .I0(suart_rx_busy_2298),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \n6112<2>1  (
    .I0(opsis_i2c_samp_carry_5326),
    .I1(spiflash_clk_5327),
    .I2(opsis_i2c_samp_count_1_5328),
    .O(n6112[2])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6112_cy<2>1  (
    .I0(opsis_i2c_samp_count_1_5328),
    .I1(opsis_i2c_samp_carry_5326),
    .I2(spiflash_clk_5327),
    .O(Madd_n6112_cy[2])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[3]),
    .I2(suart_tx_fifo_produce[0]),
    .I3(suart_tx_fifo_produce[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Result<2>41  (
    .I0(suart_tx_fifo_produce[0]),
    .I1(suart_tx_fifo_produce[1]),
    .I2(suart_tx_fifo_produce[2]),
    .O(\Result<2>4 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(\Result<5>1 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>1 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>21  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Result<2>21  (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[2]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>51  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[3]),
    .I2(suart_tx_fifo_consume[0]),
    .I3(suart_tx_fifo_consume[1]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Result<2>51  (
    .I0(suart_tx_fifo_consume[0]),
    .I1(suart_tx_fifo_consume[1]),
    .I2(suart_tx_fifo_consume[2]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>71  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[3]),
    .I2(suart_rx_fifo_produce[0]),
    .I3(suart_rx_fifo_produce[1]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Result<2>71  (
    .I0(suart_rx_fifo_produce[0]),
    .I1(suart_rx_fifo_produce[1]),
    .I2(suart_rx_fifo_produce[2]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>81  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[3]),
    .I2(suart_rx_fifo_consume[0]),
    .I3(suart_rx_fifo_consume[1]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Result<2>81  (
    .I0(suart_rx_fifo_consume[0]),
    .I1(suart_rx_fifo_consume[1]),
    .I2(suart_rx_fifo_consume[2]),
    .O(\Result<2>8 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>181  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[1]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>51  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>191  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[0]),
    .I3(basesoc_sdram_time1[1]),
    .O(\Result<3>19 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_747_o2 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_747_o1),
    .O(GND_1_o_GND_1_o_MUX_747_o)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  GND_1_o_GND_1_o_MUX_747_o11 (
    .I0(suart_rx_bitcount[2]),
    .I1(suart_rx_bitcount[1]),
    .I2(suart_rx_busy_2298),
    .I3(suart_uart_clk_rxen_996),
    .O(GND_1_o_GND_1_o_MUX_747_o1)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1208),
    .I2(litedramwishbone2native_state_FSM_FFd1_1338),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10334_inv21 (
    .I0(suart_rx_busy_2298),
    .I1(xilinxmultiregimpl2_regs1_10),
    .I2(suart_rx_r_23),
    .I3(suart_uart_clk_rxen_996),
    .O(_n10334_inv)
  );
  LUT5 #(
    .INIT ( 32'h08707878 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT61  (
    .I0(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ),
    .I1(basesoc_sdram_generator_counter[4]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(basesoc_sdram_generator_counter[1]),
    .I4(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_5904 ),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h007D7D00 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT51  (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_5904 ),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ),
    .I4(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1336),
    .I2(rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(array_muxed20)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I1(basesoc_sdram_bankmachine0_row_opened_2306),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n6826),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I1(basesoc_sdram_bankmachine1_row_opened_2311),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n6889),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I1(basesoc_sdram_bankmachine2_row_opened_2316),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n7008),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I1(basesoc_sdram_bankmachine4_row_opened_2326),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(_n7036),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I1(basesoc_sdram_bankmachine7_row_opened_2341),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(_n6946),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812),
    .I1(basesoc_sdram_bankmachine3_row_opened_2321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I3(_n7029),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904),
    .I1(basesoc_sdram_bankmachine5_row_opened_2331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I3(_n6833),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950),
    .I1(basesoc_sdram_bankmachine6_row_opened_2336),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I3(_n6819),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720),
    .I1(basesoc_sdram_bankmachine1_row_opened_2311),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I3(_n6889),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766),
    .I1(basesoc_sdram_bankmachine2_row_opened_2316),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I3(_n7008),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812),
    .I1(basesoc_sdram_bankmachine3_row_opened_2321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I3(_n7029),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858),
    .I1(basesoc_sdram_bankmachine4_row_opened_2326),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I3(_n7036),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904),
    .I1(basesoc_sdram_bankmachine5_row_opened_2331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I3(_n6833),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950),
    .I1(basesoc_sdram_bankmachine6_row_opened_2336),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I3(_n6819),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996),
    .I1(basesoc_sdram_bankmachine7_row_opened_2341),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I3(_n6946),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674),
    .I1(basesoc_sdram_bankmachine0_row_opened_2306),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I3(_n6826),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000080008000800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready12),
    .I1(basesoc_port_cmd_ready2_6021),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(\n0766<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready131),
    .I1(_n6517[0]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we12 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I1(_n6517[0]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0506<3>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0506)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0681<3>1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0681)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1029<3>1  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1029)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we111 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(rhs_array_muxed44[9]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1116<3>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1116)
  );
  LUT6 #(
    .INIT ( 64'h4444444444404444 ))
  basesoc_port_cmd_ready1311 (
    .I0(basesoc_sdram_bankmachine6_req_lock),
    .I1(rhs_array_muxed44[9]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready131)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0164<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(n0164)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(n0506),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I3(basesoc_sdram_bankmachine2_row_close),
    .I4(n0681),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I3(basesoc_sdram_bankmachine3_row_close),
    .I4(n0768),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I3(basesoc_sdram_bankmachine6_row_close),
    .I4(n1029),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I3(basesoc_sdram_bankmachine7_row_close),
    .I4(n1116),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_1710_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121  (
    .I0(rhs_array_muxed44[3]),
    .I1(rhs_array_muxed44[2]),
    .I2(rhs_array_muxed44[4]),
    .I3(rhs_array_muxed44[1]),
    .I4(rhs_array_muxed44[0]),
    .O(N439)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd1_1302),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd1_1306),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .O(basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .O(basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd1_1314),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .O(basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  Mmux_basesoc_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .O(basesoc_sdram_bankmachine7_row_open)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I2(opsisi2c_state_FSM_FFd1_1295),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(opsisi2c_state_FSM_FFd3_1297),
    .I5(opsisi2c_state_FSM_FFd4_1298),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n10583_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1295),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd2_1296),
    .I3(opsisi2c_state_FSM_FFd3_1297),
    .I4(opsisi2c_state_FSM_FFd4_1298),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10583_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT111  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(opsisi2c_state_FSM_FFd1_1295),
    .I2(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(opsisi2c_state_FSM_FFd3_1297),
    .I5(opsisi2c_state_FSM_FFd4_1298),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h1010101000000010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2211 )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd2-In21  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsis_i2c_sda_i_1478),
    .I2(opsis_i2c_sda_r_932),
    .I3(opsis_i2c_scl_i_1477),
    .O(\opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \spiflash_counter[7]_GND_1_o_equal_1712_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1712_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674),
    .I1(basesoc_sdram_bankmachine0_row_opened_2306),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I3(_n6826),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858),
    .I1(basesoc_sdram_bankmachine4_row_opened_2326),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I3(_n7036),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720),
    .I1(basesoc_sdram_bankmachine1_row_opened_2311),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I3(_n6889),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I1(basesoc_sdram_bankmachine3_row_opened_2321),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n7029),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766),
    .I1(basesoc_sdram_bankmachine2_row_opened_2316),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I3(_n7008),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996),
    .I1(basesoc_sdram_bankmachine7_row_opened_2341),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I3(_n6946),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I1(basesoc_sdram_bankmachine5_row_opened_2331),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(_n6833),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I1(basesoc_sdram_bankmachine6_row_opened_2336),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(_n6819),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o1 (
    .I0(n0768),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_6025),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready21 (
    .I0(\n0853<3>1 ),
    .I1(rhs_array_muxed44[10]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I5(litedramwishbone2native_state_FSM_FFd3_3012),
    .O(basesoc_port_cmd_ready2_6021)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \spiflash_counter[7]_PWR_1_o_equal_1714_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1714_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \spiflash_counter[7]_GND_1_o_equal_1710_o<7>1  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1710_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3>11  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd2_1296),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd3_1297),
    .I3(opsisi2c_state_FSM_FFd1_1295),
    .I4(opsisi2c_state_FSM_FFd4_1298),
    .I5(opsis_i2c_scl_i_1477),
    .O(opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_opsis_i2c_data_drv_stop11 (
    .I0(opsisi2c_state_FSM_FFd2_1296),
    .I1(opsisi2c_state_FSM_FFd3_1297),
    .I2(opsisi2c_state_FSM_FFd1_1295),
    .I3(opsisi2c_state_FSM_FFd4_1298),
    .I4(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I5(opsis_i2c_scl_i_1477),
    .O(opsis_i2c_data_drv_stop)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_728_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_728_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  suart_rx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(suart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  suart_tx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(suart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n110381 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n11038)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(suart_sink_valid_suart_sink_ready_AND_993_o),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<12>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[0]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[1]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[2]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[3]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[0]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[1]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<10>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[2]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[10])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[3]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[11])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed46[0]),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed46[1]),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed46[2]),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed46[3]),
    .I2(rhs_array_muxed44[0]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[0]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[1]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[2]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I1(rhs_array_muxed46[3]),
    .I2(rhs_array_muxed44[1]),
    .I3(rhs_array_muxed44[0]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1300),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(multiplexer_state_FSM_FFd2_1335),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_1301),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1165),
    .I1(refresher_state_FSM_FFd1_1301),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd1_1334),
    .I4(multiplexer_state_FSM_FFd3_1336),
    .I5(refresher_state_FSM_FFd2_1300),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1302),
    .I1(bankmachine0_state_FSM_FFd3_4961),
    .I2(bankmachine0_state_FSM_FFd2_4962),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .O(basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd3_4956),
    .I2(bankmachine1_state_FSM_FFd2_4957),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .I4(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .O(basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1306),
    .I1(bankmachine2_state_FSM_FFd3_4966),
    .I2(bankmachine2_state_FSM_FFd2_4967),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .O(basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(bankmachine3_state_FSM_FFd3_4971),
    .I2(bankmachine3_state_FSM_FFd2_4972),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .O(basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd3_4976),
    .I2(bankmachine4_state_FSM_FFd2_4977),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .I4(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .O(basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(bankmachine5_state_FSM_FFd3_4981),
    .I2(bankmachine5_state_FSM_FFd2_4982),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .O(basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1314),
    .I1(bankmachine6_state_FSM_FFd3_4986),
    .I2(bankmachine6_state_FSM_FFd2_4987),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .O(basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(bankmachine7_state_FSM_FFd3_4991),
    .I2(bankmachine7_state_FSM_FFd2_4992),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .O(basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10496_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10496_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  sys_rst_basesoc_vexriscv_reset_OR_692_o1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1294),
    .I4(sys_rst),
    .O(sys_rst_basesoc_vexriscv_reset_OR_692_o)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(cache_state_FSM_FFd3_4951),
    .I2(cache_state_FSM_FFd2_4952),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_3012),
    .I2(cache_state_FSM_FFd3_4951),
    .I3(cache_state_FSM_FFd2_4952),
    .I4(litedramwishbone2native_state_FSM_FFd2_3011),
    .I5(new_master_rdata_valid4_1210),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1208),
    .I1(litedramwishbone2native_state_FSM_FFd1_1338),
    .I2(cache_state_FSM_FFd2_4952),
    .I3(litedramwishbone2native_state_FSM_FFd3_3012),
    .I4(cache_state_FSM_FFd3_4951),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1337),
    .I1(litedramwishbone2native_state_FSM_FFd4_3805),
    .I2(cache_state_FSM_FFd3_4951),
    .I3(cache_state_FSM_FFd2_4952),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3805),
    .I1(cache_state_FSM_FFd1_1337),
    .I2(cache_state_FSM_FFd2_4952),
    .I3(cache_state_FSM_FFd3_4951),
    .I4(litedramwishbone2native_state_FSM_FFd3_3012),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT21  (
    .I0(opsis_i2c_scl_i_1477),
    .I1(opsis_i2c_scl_r_931),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT41  (
    .I0(opsis_i2c_scl_i_1477),
    .I1(opsis_i2c_scl_r_931),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10424_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready3_5842),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n10424_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10411_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .O(_n10411_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10429_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .O(_n10429_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10447_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .O(_n10447_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10465_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .O(_n10465_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10483_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .O(_n10483_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10501_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .O(_n10501_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10519_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .O(_n10519_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10537_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .O(_n10537_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n110251 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n11025)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n110511 (
    .I0(rhs_array_muxed44[5]),
    .I1(rhs_array_muxed44[2]),
    .I2(rhs_array_muxed44[4]),
    .I3(rhs_array_muxed44[0]),
    .I4(rhs_array_muxed44[3]),
    .I5(rhs_array_muxed44[1]),
    .O(N440)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank0_sel),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux_writeBack_DBusSimplePlugin_rspShifted<15>11  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .O(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15])
  );
  LUT6 #(
    .INIT ( 64'h8888888828888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext41  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I5(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_lut<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [3])
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \VexRiscv/_n5206_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5206_inv )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_630_o_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_630_o_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o<11>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o )
  );
  LUT6 #(
    .INIT ( 64'hDDD78882DD8288D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_xor<4>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I3(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<2> ),
    .I4(\VexRiscv/_zz_156_ [4]),
    .I5(\VexRiscv/_zz_156_ [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hA695 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_xor<3>11  (
    .I0(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<2> ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I3(\VexRiscv/_zz_156_ [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h8988 ))
  \VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  \VexRiscv/_zz_406_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_406_ )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \VexRiscv/_zz_394_<11><31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_394_[11] )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \VexRiscv/_zz_351_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/_zz_351_ )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/Mmux_decode_RS11421  (
    .I0(\VexRiscv/_zz_168_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .O(\VexRiscv/Mmux_decode_RS1142 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/Mmux_decode_RS111011  (
    .I0(\VexRiscv/_zz_169_ ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .O(\VexRiscv/Mmux_decode_RS11101_6198 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_242_2611  (
    .I0(\VexRiscv/_zz_166_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8008 ),
    .O(\VexRiscv/_zz_242_261 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_242_1101  (
    .I0(\VexRiscv/_zz_167_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8008 ),
    .O(\VexRiscv/_zz_242_110 )
  );
  LUT6 #(
    .INIT ( 64'hFFEA00EAEAEAEAEA ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o111  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MIE_7891 ),
    .I1(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .I2(\VexRiscv/_zz_235_ ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1915_o )
  );
  LUT6 #(
    .INIT ( 64'hFF80008080808080 ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o11  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MPIE_7890 ),
    .I1(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .I2(\VexRiscv/_zz_235_ ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/decode_arbitration_isValid1  (
    .I0(\VexRiscv/_zz_114__7895 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .O(\VexRiscv/decode_arbitration_isValid )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/_zz_225_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I1(\VexRiscv/_zz_114__7895 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .O(\VexRiscv/_zz_225_ )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux_IBusCachedPlugin_rsp_redoFetch11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I2(\VexRiscv/_zz_114__7895 ),
    .O(\VexRiscv/IBusCachedPlugin_rsp_redoFetch )
  );
  LUT6 #(
    .INIT ( 64'hDDD78882DD8288D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_xor<2>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I3(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<0> ),
    .I4(\VexRiscv/_zz_156_ [2]),
    .I5(\VexRiscv/_zz_156_ [1]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFDFDA8 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<2>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .I3(\VexRiscv/_zz_156_ [1]),
    .I4(\VexRiscv/_zz_156_ [2]),
    .I5(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<0> ),
    .O(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<2> )
  );
  LUT6 #(
    .INIT ( 64'h8888888828888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext41  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I5(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_lut<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [3])
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext31  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I3(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_lut<0> ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [2])
  );
  LUT4 #(
    .INIT ( 16'h2300 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1889_o11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8543 ),
    .I1(\VexRiscv/decode_arbitration_isFlushed ),
    .I2(\VexRiscv/_n5040 ),
    .I3(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_21_o_MUX_1889_o )
  );
  LUT6 #(
    .INIT ( 64'h222200022A2A0A0A ))
  \VexRiscv/_zz_459_1  (
    .I0(\VexRiscv/_zz_458_1 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_459_ )
  );
  LUT6 #(
    .INIT ( 64'h0A0A888800088888 ))
  \VexRiscv/_zz_46_1  (
    .I0(\VexRiscv/decode_SRC_USE_SUB_LESS_INV_507_o ),
    .I1(\VexRiscv/_zz_458_1 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_46_ )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_795_o<5>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_795_o )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1891_o11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 ),
    .I3(\VexRiscv/decode_arbitration_isFlushed ),
    .I4(\VexRiscv/execute_arbitration_haltItself ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1891_o )
  );
  LUT6 #(
    .INIT ( 64'hD5DDDFDD80888A88 ))
  \VexRiscv/mux22411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__1_7813 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_195_ [32]),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<0> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_71  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/_zz_79_ [15])
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__11_7823 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__10_7822 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<10> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__12_7824 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__11_7823 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<11> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__13_7825 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__12_7824 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<12> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__14_7826 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__13_7825 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<13> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux22911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__15_7827 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__14_7826 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<14> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__16_7828 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__15_7827 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<15> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__17_7829 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__16_7828 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<16> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__18_7830 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__17_7829 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<17> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__19_7831 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__18_7830 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<18> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__20_7832 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__19_7831 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<19> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__2_7814 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__1_7813 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<1> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__21_7833 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__20_7832 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<20> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__22_7834 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__21_7833 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<21> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__23_7835 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__22_7834 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<22> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux23911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__24_7836 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__23_7835 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<23> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__25_7837 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__24_7836 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<24> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__26_7838 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__25_7837 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<25> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__27_7839 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__26_7838 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<26> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__28_7840 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__27_7839 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<27> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__29_7841 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__28_7840 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<28> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__30_7842 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__29_7841 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<29> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__3_7815 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__2_7814 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<2> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__31_7843 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__30_7842 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<30> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux24811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__31_7843 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<31> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__4_7816 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__3_7815 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<3> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__5_7817 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__4_7816 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<4> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__6_7818 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__5_7817 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<5> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__7_7819 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__6_7818 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<6> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__8_7820 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__7_7819 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<7> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__9_7821 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__8_7820 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<8> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hDFDDD5DD8F888088 ))
  \VexRiscv/mux25611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_322__10_7822 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/_zz_218_ ),
    .I4(\VexRiscv/_zz_322__9_7821 ),
    .I5(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<9> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_291  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [6]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/_zz_156_ [6])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_321  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [9]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [9]),
    .O(\VexRiscv/_zz_156_ [9])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_311  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [8]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/_zz_156_ [8])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_301  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [7]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/_zz_156_ [7])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_281  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [5]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/_zz_156_ [5])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_28  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [10]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/decode_to_execute_RS2 [10]),
    .O(\VexRiscv/_zz_156_ [10])
  );
  LUT3 #(
    .INIT ( 8'h56 ))
  \VexRiscv/_zz_135_<29>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_135_ [29])
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \VexRiscv/_zz_354_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_354_ )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<10>21  (
    .I0(\VexRiscv/decode_to_execute_RS2 [10]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/_zz_129_ [10])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<11>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/_zz_129_ [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<12>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/_zz_129_ [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<13>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/_zz_129_ [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<14>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/_zz_129_ [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<15>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/_zz_129_ [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<8>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [8]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/_zz_129_ [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_129_<9>11  (
    .I0(\VexRiscv/decode_to_execute_RS2 [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/_zz_129_ [9])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<10>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I3(\VexRiscv/_zz_322__11_7823 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<11>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I3(\VexRiscv/_zz_322__12_7824 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<12>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I3(\VexRiscv/_zz_322__13_7825 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<13>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I3(\VexRiscv/_zz_322__14_7826 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<14>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I3(\VexRiscv/_zz_322__15_7827 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<15>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I3(\VexRiscv/_zz_322__16_7828 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<16>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I3(\VexRiscv/_zz_322__17_7829 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<17>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I3(\VexRiscv/_zz_322__18_7830 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<18>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I3(\VexRiscv/_zz_322__19_7831 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<19>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I3(\VexRiscv/_zz_322__20_7832 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<1>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I3(\VexRiscv/_zz_322__2_7814 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<20>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I3(\VexRiscv/_zz_322__21_7833 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<21>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I3(\VexRiscv/_zz_322__22_7834 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<22>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I3(\VexRiscv/_zz_322__23_7835 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<23>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I3(\VexRiscv/_zz_322__24_7836 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<24>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I3(\VexRiscv/_zz_322__25_7837 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<25>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I3(\VexRiscv/_zz_322__26_7838 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<26>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I3(\VexRiscv/_zz_322__27_7839 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<27>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I3(\VexRiscv/_zz_322__28_7840 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<28>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I3(\VexRiscv/_zz_322__29_7841 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<29>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I3(\VexRiscv/_zz_322__30_7842 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<2>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I3(\VexRiscv/_zz_322__3_7815 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<30>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I3(\VexRiscv/_zz_322__31_7843 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<31>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<3>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I3(\VexRiscv/_zz_322__4_7816 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<4>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I3(\VexRiscv/_zz_322__5_7817 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<5>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I3(\VexRiscv/_zz_322__6_7818 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<6>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I3(\VexRiscv/_zz_322__7_7819 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<7>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I3(\VexRiscv/_zz_322__8_7820 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<8>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I3(\VexRiscv/_zz_322__9_7821 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<9>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_needRevert_8212 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I3(\VexRiscv/_zz_322__10_7822 ),
    .O(\VexRiscv/zz_196_[31]__zz_196_[31]_mux_64_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/_zz_365_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_365_ )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \VexRiscv/_zz_404_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_404_ )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_135_<27>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_135_ [27])
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_135_<28>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_135_ [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571331  (
    .I0(\VexRiscv/decode_to_execute_RS1 [9]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571321  (
    .I0(\VexRiscv/decode_to_execute_RS1 [8]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571311  (
    .I0(\VexRiscv/decode_to_execute_RS1 [7]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571301  (
    .I0(\VexRiscv/decode_to_execute_RS1 [6]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571291  (
    .I0(\VexRiscv/decode_to_execute_RS1 [5]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571281  (
    .I0(\VexRiscv/decode_to_execute_RS1 [4]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571271  (
    .I0(\VexRiscv/decode_to_execute_RS1 [3]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571251  (
    .I0(\VexRiscv/decode_to_execute_RS1 [31]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571241  (
    .I0(\VexRiscv/decode_to_execute_RS1 [30]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571231  (
    .I0(\VexRiscv/decode_to_execute_RS1 [2]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571221  (
    .I0(\VexRiscv/decode_to_execute_RS1 [29]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571211  (
    .I0(\VexRiscv/decode_to_execute_RS1 [28]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571201  (
    .I0(\VexRiscv/decode_to_execute_RS1 [27]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571191  (
    .I0(\VexRiscv/decode_to_execute_RS1 [26]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571181  (
    .I0(\VexRiscv/decode_to_execute_RS1 [25]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571171  (
    .I0(\VexRiscv/decode_to_execute_RS1 [24]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571161  (
    .I0(\VexRiscv/decode_to_execute_RS1 [23]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571151  (
    .I0(\VexRiscv/decode_to_execute_RS1 [22]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571141  (
    .I0(\VexRiscv/decode_to_execute_RS1 [21]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571131  (
    .I0(\VexRiscv/decode_to_execute_RS1 [20]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571121  (
    .I0(\VexRiscv/decode_to_execute_RS1 [1]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571111  (
    .I0(\VexRiscv/decode_to_execute_RS1 [19]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n2571101  (
    .I0(\VexRiscv/decode_to_execute_RS1 [18]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257191  (
    .I0(\VexRiscv/decode_to_execute_RS1 [17]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257181  (
    .I0(\VexRiscv/decode_to_execute_RS1 [16]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257171  (
    .I0(\VexRiscv/decode_to_execute_RS1 [15]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257161  (
    .I0(\VexRiscv/decode_to_execute_RS1 [14]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257151  (
    .I0(\VexRiscv/decode_to_execute_RS1 [13]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257141  (
    .I0(\VexRiscv/decode_to_execute_RS1 [12]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257131  (
    .I0(\VexRiscv/decode_to_execute_RS1 [11]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257121  (
    .I0(\VexRiscv/decode_to_execute_RS1 [10]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mmux_n257111  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .I1(\VexRiscv/_zz_198_ ),
    .O(\VexRiscv/n2571 [0])
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext51  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_cy<3> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [4])
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \VexRiscv/_n5120_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5120_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8181<9>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [9]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [9]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [9]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8181 [9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_160_1  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(\VexRiscv/_zz_160_ )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .O(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \VexRiscv/_n5482<10>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .O(\VexRiscv/_n5482 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_218_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .O(\VexRiscv/_zz_218_ )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext51  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ),
    .I2(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_cy<3> ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [4])
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext61  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .I3(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_cy<3> ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [5])
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc<5>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8181<8>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [8]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [8]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [8]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8181 [8])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<8>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/_zz_151_ [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \VexRiscv/_n5062_inv1  (
    .I0(\VexRiscv/_zz_234__7797 ),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5062_inv )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_235_1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .O(\VexRiscv/_zz_235_ )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \VexRiscv/n070111  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7853 ),
    .O(\VexRiscv/n07011 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_n5036_inv1  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/_zz_223__6197 ),
    .O(\VexRiscv/_n5036_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<14>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [14]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [14]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [14]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_61  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/_zz_151_ [14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o<1>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .O(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<11>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/_zz_151_ [11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_251  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .O(\VexRiscv/_zz_151_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<30>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [30]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [30]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [30]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_241  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(\VexRiscv/_zz_151_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<29>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [29]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [29]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [29]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_221  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .O(\VexRiscv/_zz_151_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<28>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [28]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [28]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [28]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_211  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .O(\VexRiscv/_zz_151_ [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<27>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [27]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [27]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [27]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_201  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .O(\VexRiscv/_zz_151_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<26>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [26]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [26]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [26]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_191  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .O(\VexRiscv/_zz_151_ [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<25>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [25]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [25]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [25]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_181  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .O(\VexRiscv/_zz_151_ [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<24>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [24]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [24]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [24]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_171  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .O(\VexRiscv/_zz_151_ [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<23>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [23]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [23]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [23]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_161  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .O(\VexRiscv/_zz_151_ [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_224_1  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .O(\VexRiscv/_zz_224_ )
  );
  LUT4 #(
    .INIT ( 16'hB3A2 ))
  \VexRiscv/Mmux__zz_151_231  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .O(\VexRiscv/_zz_151_ [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8183<5>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [5]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [5]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [5]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8183 [5])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<5>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/_zz_151_ [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8183<4>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [4]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [4]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [4]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8183 [4])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_151_271  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [4]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/_zz_151_ [4])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_151_261  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/_zz_151_ [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8183<6>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [6]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [6]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [6]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8183 [6])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<6>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/_zz_151_ [6])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<7>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/_zz_151_ [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<16>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [16]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [16]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [16]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_81  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/_zz_151_ [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<17>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [17]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [17]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [17]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_91  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .O(\VexRiscv/_zz_151_ [17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_101  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/_zz_151_ [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<18>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [18]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [18]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [18]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_71  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/_zz_151_ [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<15>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [15]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [15]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [15]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_156_271  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_PC [4]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I5(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/_zz_156_ [4])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5040<1>1131  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .O(\VexRiscv/_n5040<1>113 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_101  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [24])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_91  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [23])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_81  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [22])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_71  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [21])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_61  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [20])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_51  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [19])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_41  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [18])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_31  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [17])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [16])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  \VexRiscv/Mmux__zz_94_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .I2(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/_zz_94_ [15])
  );
  LUT5 #(
    .INIT ( 32'h75202020 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT110  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10196 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10197 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10198 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/Mmux_DBusSimplePlugin_memoryExceptionPort_valid11  (
    .I0(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I1(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I2(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .O(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid )
  );
  LUT6 #(
    .INIT ( 64'hAEAEFFAE04045504 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT121  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10197 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10205 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10206 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10207 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10208 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1])
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \VexRiscv/_zz_458_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_zz_458_1 )
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_151_16  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/_zz_151_ [0])
  );
  LUT4 #(
    .INIT ( 16'h9810 ))
  \VexRiscv/Mmux__zz_151_121  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/_zz_151_ [1])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>21  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_156_231  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_PC [2]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I5(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/_zz_156_ [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/_zz_156_ [0]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .O(\VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_cy<0> )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \VexRiscv/Mmux__zz_156_121  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/_zz_156_ [1])
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \VexRiscv/Mmux__zz_156_12  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .O(\VexRiscv/_zz_156_ [0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_156_261  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I3(\VexRiscv/decode_to_execute_PC [3]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I5(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/_zz_156_ [3])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o1  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .O(\VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_151  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .O(\VexRiscv/_zz_151_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<22>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [22]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [22]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [22]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<21>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [21]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [21]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [21]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_141  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .O(\VexRiscv/_zz_151_ [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<20>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [20]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [20]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [20]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_131  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/_zz_151_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<19>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [19]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [19]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [19]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_111  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/_zz_151_ [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8177<13>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [13]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [13]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [13]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8177 [13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_51  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/_zz_151_ [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8181<10>1  (
    .I0(\VexRiscv/CsrPlugin_mepc [10]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/_zz_200_ [10]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I4(\VexRiscv/CsrPlugin_mtval [10]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o ),
    .O(\VexRiscv/_n8181 [10])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<10>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/_zz_151_ [10])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_426_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_426_ )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \VexRiscv/Mmux_IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1878_o12  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8546 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1878_o )
  );
  LUT2 #(
    .INIT ( 4'h2 ))
  \VexRiscv/Mmux_zz_114__GND_21_o_MUX_1869_o11  (
    .I0(\VexRiscv/_zz_112__7896 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/zz_114__GND_21_o_MUX_1869_o )
  );
  LUT4 #(
    .INIT ( 16'h00AC ))
  \VexRiscv/Mmux_IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1878_o111  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_8546 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7893 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_GND_21_o_MUX_1880_o )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \VexRiscv/_n5040<1>1321  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_473_ )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5040<1>1121  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .O(\VexRiscv/_n5040<1>112 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_n5040<1>1221  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(\VexRiscv/_n5040<1>122 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_151_41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/_zz_151_ [12])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_151_<9>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/_zz_151_ [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux_writeBack_DBusSimplePlugin_rspShifted<7>11  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7]),
    .O(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<0> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [1]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<12> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [13]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<10> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [11]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<11> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [12]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<13> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [14]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<14> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [15]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<17> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [18]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<15> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [16]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux19911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<16> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [17]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<18> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [19]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<19> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [20]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<21> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [22]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<1> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [2]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<20> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [21]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<22> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [23]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<23> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [24]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<26> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [27]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<24> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [25]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux20911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<25> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [26]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<27> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [28]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<28> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [29]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21511  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<30> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [31]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<29> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [30]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21411  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<2> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [3]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/mux21611  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<31> ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21711  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<3> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22011  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<6> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [7]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21811  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<4> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux21911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<5> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [6]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22111  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<7> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [8]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22211  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<8> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [9]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux22311  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/execute_RS2[31]__zz_333_[31]_add_805_OUT<9> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs2 [10]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs2[31]_execute_RS2[31]_mux_809_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/mux24911  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/zz_199_[32]__zz_331_[32]_add_802_OUT<32> ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7845 ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_rs1[32]__zz_199_[32]_mux_808_OUT<32> )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext61  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [5]),
    .I2(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_cy<3> ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mcount__zz_202__xor<2>11  (
    .I0(\VexRiscv/_zz_202_ [0]),
    .I1(\VexRiscv/_zz_202_ [1]),
    .I2(\VexRiscv/_zz_202_ [2]),
    .O(\VexRiscv/Result [2])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<24>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [8]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [0]),
    .I4(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/_zz_129_ [24])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<25>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [9]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [1]),
    .I4(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/_zz_129_ [25])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<26>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [10]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [2]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/_zz_129_ [26])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<27>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [11]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .I4(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/_zz_129_ [27])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<28>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [4]),
    .I4(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/_zz_129_ [28])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<29>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [5]),
    .I4(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/_zz_129_ [29])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<30>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [6]),
    .I4(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/_zz_129_ [30])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/_zz_129_<31>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [15]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_RS2 [7]),
    .I4(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/_zz_129_ [31])
  );
  LUT6 #(
    .INIT ( 64'h80F780D580A28080 ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src231  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src2 [11])
  );
  LUT5 #(
    .INIT ( 32'h20200020 ))
  \VexRiscv/_zz_450_<7>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_450_ [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_n2574251  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/n2574 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<16>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [0]),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/_zz_129_ [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<17>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [1]),
    .I2(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/_zz_129_ [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<18>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [2]),
    .I2(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/_zz_129_ [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<19>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [3]),
    .I2(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/_zz_129_ [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<20>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [4]),
    .I2(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/_zz_129_ [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<21>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [5]),
    .I2(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/_zz_129_ [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<22>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [6]),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/_zz_129_ [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_129_<23>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [7]),
    .I2(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/_zz_129_ [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mcount__zz_202__xor<1>11  (
    .I0(\VexRiscv/_zz_202_ [1]),
    .I1(\VexRiscv/_zz_202_ [0]),
    .O(\VexRiscv/Result [1])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause11  (
    .I0(\VexRiscv/CsrPlugin_hadException_8539 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0]),
    .O(\VexRiscv/CsrPlugin_trapCause [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause21  (
    .I0(\VexRiscv/CsrPlugin_hadException_8539 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .O(\VexRiscv/CsrPlugin_trapCause [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause31  (
    .I0(\VexRiscv/CsrPlugin_hadException_8539 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .O(\VexRiscv/CsrPlugin_trapCause [2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause41  (
    .I0(\VexRiscv/CsrPlugin_hadException_8539 ),
    .I1(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .O(\VexRiscv/CsrPlugin_trapCause [3])
  );
  LUT5 #(
    .INIT ( 32'hFF57FF02 ))
  \VexRiscv/_zz_394_<3>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_394_[3] )
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \VexRiscv/_zz_355_<23>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_355_ [23])
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  \VexRiscv/_zz_392_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_392_ )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_zz_394_<2><31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_394_[2] )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_zz_448_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_448_ )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \VexRiscv/_zz_456_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_456_ )
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<6>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [6])
  );
  LUT5 #(
    .INIT ( 32'hD5555555 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I2(\VexRiscv/_zz_203__8493 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_fire11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I2(\VexRiscv/_zz_203__8493 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<2>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<2>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [2])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/IBusCachedPlugin_cache/_n021511  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I1(\VexRiscv/_zz_112__7896 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8850 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>111  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address31  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address41  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address51  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address61  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[20]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ),
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/IBusCachedPlugin_cache/io_mem_cmd_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8799 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .O(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8851)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8852)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8851),
    .I1(xilinxasyncresetsynchronizerimpl12_8852),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N0),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1228),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2010_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(crg_por[2]),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2010_inv (
    .I0(crg_por[9]),
    .I1(crg_por[8]),
    .I2(crg_por[6]),
    .I3(crg_por[5]),
    .I4(crg_por[4]),
    .I5(N242),
    .O(n2010_inv_3885)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1228),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N434),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1228),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N61),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8857 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1228),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8858 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8857 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8858 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10310_inv_SW0 (
    .I0(opsis_i2c_scl_r_931),
    .I1(opsis_i2c_sda_r_932),
    .I2(opsis_i2c_sda_i_1478),
    .O(N81)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10310_inv (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsisi2c_state_FSM_FFd2_1296),
    .I2(opsisi2c_state_FSM_FFd4_1298),
    .I3(opsisi2c_state_FSM_FFd1_1295),
    .I4(opsis_i2c_scl_i_1477),
    .I5(N81),
    .O(_n10310_inv_3772)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5374),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5378),
    .I5(N1010),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5405),
    .I2(mux101_7_5400),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5391),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5395),
    .I5(N121),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5369),
    .I2(mux102_7_5364),
    .O(N141)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5355),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5359),
    .I5(N141),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5424),
    .I2(mux103_7_5419),
    .O(N1610)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5410),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5414),
    .I5(N1610),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux104_6_5443),
    .I2(mux104_7_5438),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5429),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5433),
    .I5(N181),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux105_6_5480),
    .I2(mux105_7_5475),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5466),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5470),
    .I5(N201),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5497),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5488),
    .I5(N2210),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5461),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5452),
    .I5(N243),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT84  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8869 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8869 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT74  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8871 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8871 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[29]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_29_2172),
    .I5(basesoc_ctrl_storage_full_13_2182),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_5_2291),
    .I4(basesoc_ctrl_storage_full_21_2283),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8873 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT64  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8875 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8874 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8875 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[28]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_28_2281),
    .I5(basesoc_ctrl_storage_full_12_2287),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_4_2292),
    .I4(basesoc_ctrl_storage_full_20_2284),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8877 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT54  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8879 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8878 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8879 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_27_2173),
    .I5(basesoc_ctrl_storage_full_11_2183),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_3_2293),
    .I4(basesoc_ctrl_storage_full_19_2178),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8881 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT44  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8883 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8882 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8883 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[26]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_26_2174),
    .I5(basesoc_ctrl_storage_full_10_2288),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_2_2186),
    .I4(basesoc_ctrl_storage_full_18_2285),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8885 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT34  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8887 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8886 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8887 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[25]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_25_2282),
    .I5(basesoc_ctrl_storage_full_9_2289),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_1_2187),
    .I4(basesoc_ctrl_storage_full_17_2179),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_8889 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT24  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8891 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_8890 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8891 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[24]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_24_2175),
    .I5(basesoc_ctrl_storage_full_8_2184),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_0_2188),
    .I4(basesoc_ctrl_storage_full_16_2180),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_8893 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT14  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8895 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_8894 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8895 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_287_o_12[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_287_o<31>1_8897 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_287_o<31>2_8898 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_287_o<31>3_8899 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_287_o<31>4_8900 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_287_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_287_o<31>5_8901 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_287_o<31>7  (
    .I0(basesoc_zero_trigger_INV_287_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_287_o<31>1_8897 ),
    .I2(\basesoc_zero_trigger_INV_287_o<31>2_8898 ),
    .I3(\basesoc_zero_trigger_INV_287_o<31>3_8899 ),
    .I4(\basesoc_zero_trigger_INV_287_o<31>4_8900 ),
    .I5(\basesoc_zero_trigger_INV_287_o<31>5_8901 ),
    .O(basesoc_zero_trigger_INV_287_o)
  );
  LUT6 #(
    .INIT ( 64'h4444444444404444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_16_2585),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8903 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[24]),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8904 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT16  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_zero_pending_2294),
    .I2(basesoc_value_status[0]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_value_status[16]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_8905 )
  );
  LUT6 #(
    .INIT ( 64'h1555154404550444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_en_storage_full_2277),
    .I5(basesoc_value_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT16_8906 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[31]),
    .I4(basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8908 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT86  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_23_2578),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8910 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT87  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8910 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8908 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[30]),
    .I4(basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8912 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT76  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_22_2579),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8914 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT77  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8914 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8912 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[29]),
    .I4(basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8916 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[5]),
    .I4(basesoc_reload_storage_full_21_2612),
    .I5(basesoc_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8917 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_13_2588),
    .I4(basesoc_reload_storage_full_13_2620),
    .I5(basesoc_reload_storage_full_29_2604),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8918 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT66  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_21_2580),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8920 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT67  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8920 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8919 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8916 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[28]),
    .I4(basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8922 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[4]),
    .I4(basesoc_reload_storage_full_20_2613),
    .I5(basesoc_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8923 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_12_2589),
    .I4(basesoc_reload_storage_full_12_2621),
    .I5(basesoc_reload_storage_full_28_2605),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8924 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT56  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_20_2581),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8926 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT57  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8926 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8925 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8922 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[27]),
    .I4(basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8928 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[3]),
    .I4(basesoc_reload_storage_full_19_2614),
    .I5(basesoc_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8929 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_11_2590),
    .I4(basesoc_reload_storage_full_11_2622),
    .I5(basesoc_reload_storage_full_27_2606),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8930 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT46  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_19_2582),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8932 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT47  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8932 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8931 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8928 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[26]),
    .I4(basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8934 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[2]),
    .I4(basesoc_reload_storage_full_18_2615),
    .I5(basesoc_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8935 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_10_2591),
    .I4(basesoc_reload_storage_full_10_2623),
    .I5(basesoc_reload_storage_full_26_2607),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8936 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT36  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_18_2583),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8938 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT37  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8938 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8937 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8934 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[25]),
    .I4(basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8940 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_reload_storage_full[1]),
    .I4(basesoc_reload_storage_full_17_2616),
    .I5(basesoc_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8941 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full_9_2592),
    .I4(basesoc_reload_storage_full_9_2624),
    .I5(basesoc_reload_storage_full_25_2608),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8942 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT26  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_17_2584),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8944 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT27  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8944 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8943 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8940 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11  (
    .I0(opsisi2c_storage_full_2207),
    .I1(N397),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8946 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2191),
    .I3(opsisi2c_storage_full_2207),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8947 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8946 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8947 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8949 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8949 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o )
  );
  LUT6 #(
    .INIT ( 64'h4454444414141450 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8950 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[38]),
    .I3(_n11044),
    .I4(dna_status[46]),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_8951 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_8952 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT225  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19242 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(dna_status[22]),
    .I3(dna_status[30]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2212 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191_5863 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT224_8954 )
  );
  LUT6 #(
    .INIT ( 64'h1110111055551110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT226  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT224_8954 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT225_8955 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT227  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT221_8951 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_8953 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT225_8955 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8950 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2211 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h4545404004404044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT191  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[37]),
    .I3(_n11044),
    .I4(dna_status[45]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_8957 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF07550704 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_8958 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19242 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(dna_status[29]),
    .I4(dna_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_8959 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT196  (
    .I0(_n11025),
    .I1(dna_status[5]),
    .I2(dna_status[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT196_8961 )
  );
  LUT6 #(
    .INIT ( 64'h55405540FFFF5540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT197  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT195_8960 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT196_8961 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT194_8959 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT193_8958 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT197_8962 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT198  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2211 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT19 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT192_8957 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT197_8962 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[34]),
    .I3(_n11044),
    .I4(dna_status[42]),
    .I5(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_8964 )
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT105_8965 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT106  (
    .I0(_n11031),
    .I1(dna_status[10]),
    .I2(_n11025),
    .I3(dna_status[2]),
    .I4(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT107_8967 )
  );
  LUT6 #(
    .INIT ( 64'h22200200AAAAAAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT107  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT106_8966 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I2(_n11038),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT107_8967 ),
    .I4(dna_status[26]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT108_8968 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT108  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_8963 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT108_8968 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2302),
    .I4(suart_tx_pending_2299),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_eventmanager_storage_full[0]),
    .I4(suart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8970 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_timer_done<8>_SW0  (
    .I0(basesoc_sdram_timer_count[6]),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(basesoc_sdram_timer_count[8]),
    .I3(basesoc_sdram_timer_count[5]),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<8>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N261),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6129 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8972 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8973 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8975 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8975 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8977 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8977 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8979 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8979 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8981 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8981 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8983 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8983 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8985 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8985 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8987 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8987 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8989 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8989 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8991 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8991 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8993 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8993 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8995 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8995 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8997 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8997 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8999 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8999 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9001 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_9001 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9003 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9004 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9005 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_9003 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_9004 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_9005 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9007 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9008 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9009 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_9007 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_9008 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_9009 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9011 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9012 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9013 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_9011 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_9012 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_9013 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9015 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9016 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9017 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_9015 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_9016 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_9017 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9019 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9020 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9021 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_9019 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_9020 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_9021 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9023 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9024 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9025 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_9023 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_9024 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_9025 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9027 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9028 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9029 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_9027 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_9028 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_9029 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9031 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9032 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9033 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_9031 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_9032 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_9033 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9035 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9036 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9037 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_9035 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_9036 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_9037 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9039 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9040 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9041 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_9039 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_9040 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_9041 ),
    .O(rhs_array_muxed1[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r1),
    .I2(basesoc_rom_bus_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r11)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(Mmux_basesoc_shared_dat_r12)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(Mmux_basesoc_shared_dat_r11),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r12),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r210 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(Mmux_basesoc_shared_dat_r21)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(Mmux_basesoc_shared_dat_r2),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r21),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r34 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(Mmux_basesoc_shared_dat_r31)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r35 (
    .I0(Mmux_basesoc_shared_dat_r3),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r31),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(Mmux_basesoc_shared_dat_r41_9050)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(Mmux_basesoc_shared_dat_r4),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r41_9050),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(Mmux_basesoc_shared_dat_r51_9052)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(Mmux_basesoc_shared_dat_r5),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r51_9052),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(Mmux_basesoc_shared_dat_r61_9054)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(Mmux_basesoc_shared_dat_r6),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r61_9054),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(Mmux_basesoc_shared_dat_r71_9056)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(Mmux_basesoc_shared_dat_r7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r71_9056),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(Mmux_basesoc_shared_dat_r81_9058)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(Mmux_basesoc_shared_dat_r8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r81_9058),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(Mmux_basesoc_shared_dat_r91_9060)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(Mmux_basesoc_shared_dat_r9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r91_9060),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(Mmux_basesoc_shared_dat_r101_9062)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(Mmux_basesoc_shared_dat_r10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r101_9062),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r114 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r111_9063)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r115 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(Mmux_basesoc_shared_dat_r112_9064)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r116 (
    .I0(Mmux_basesoc_shared_dat_r111_9063),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r112_9064),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r121_9065)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r121_9065),
    .I2(basesoc_rom_bus_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r122_9066)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(Mmux_basesoc_shared_dat_r123_9067)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r124 (
    .I0(Mmux_basesoc_shared_dat_r122_9066),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r123_9067),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r13)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(Mmux_basesoc_shared_dat_r131_9069)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(Mmux_basesoc_shared_dat_r13),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r131_9069),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(Mmux_basesoc_shared_dat_r141_9071)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(Mmux_basesoc_shared_dat_r14),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r141_9071),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(Mmux_basesoc_shared_dat_r151_9073)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(Mmux_basesoc_shared_dat_r15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r151_9073),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(Mmux_basesoc_shared_dat_r161_9075)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(Mmux_basesoc_shared_dat_r16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r161_9075),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(Mmux_basesoc_shared_dat_r171_9077)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(Mmux_basesoc_shared_dat_r17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r171_9077),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(Mmux_basesoc_shared_dat_r181_9079)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(Mmux_basesoc_shared_dat_r18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r181_9079),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(Mmux_basesoc_shared_dat_r191_9081)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(Mmux_basesoc_shared_dat_r19),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r191_9081),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(Mmux_basesoc_shared_dat_r201_9083)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(Mmux_basesoc_shared_dat_r20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r201_9083),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r211_9084)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r214 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(Mmux_basesoc_shared_dat_r212_9085)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r215 (
    .I0(Mmux_basesoc_shared_dat_r211_9084),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r212_9085),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r22)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(Mmux_basesoc_shared_dat_r221_9087)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(Mmux_basesoc_shared_dat_r22),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r221_9087),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r23)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r23),
    .I2(basesoc_rom_bus_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r231_9089)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(Mmux_basesoc_shared_dat_r232_9090)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r234 (
    .I0(Mmux_basesoc_shared_dat_r231_9089),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r232_9090),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(Mmux_basesoc_shared_dat_r241_9092)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(Mmux_basesoc_shared_dat_r24),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r241_9092),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(Mmux_basesoc_shared_dat_r251_9094)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(Mmux_basesoc_shared_dat_r25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r251_9094),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r26),
    .I2(basesoc_rom_bus_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r261_9096)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(Mmux_basesoc_shared_dat_r262_9097)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r264 (
    .I0(Mmux_basesoc_shared_dat_r261_9096),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r262_9097),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r27),
    .I2(basesoc_rom_bus_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r271_9099)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(Mmux_basesoc_shared_dat_r272_9100)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r274 (
    .I0(Mmux_basesoc_shared_dat_r271_9099),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r272_9100),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r28),
    .I2(basesoc_rom_bus_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r281_9102)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(Mmux_basesoc_shared_dat_r282_9103)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r284 (
    .I0(Mmux_basesoc_shared_dat_r281_9102),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r282_9103),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r29),
    .I2(basesoc_rom_bus_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r291_9105)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(Mmux_basesoc_shared_dat_r292_9106)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r294 (
    .I0(Mmux_basesoc_shared_dat_r291_9105),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r292_9106),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_done),
    .I1(Mmux_basesoc_shared_dat_r30),
    .I2(basesoc_rom_bus_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r301_9108)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(Mmux_basesoc_shared_dat_r302_9109)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r304 (
    .I0(Mmux_basesoc_shared_dat_r301_9108),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r302_9109),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r311_9110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(Mmux_basesoc_shared_dat_r312_9111)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(Mmux_basesoc_shared_dat_r311_9110),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r312_9111),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r32)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(Mmux_basesoc_shared_dat_r321_9113)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(Mmux_basesoc_shared_dat_r32),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r321_9113),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10292_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10292_inv1_9114)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10292_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10292_inv1_9114),
    .O(_n10292_inv2_9115)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10292_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10292_inv3_9116)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10292_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10292_inv4_9117)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10292_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10292_inv5_9118)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10292_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10292_inv6_9119)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10292_inv7 (
    .I0(basesoc_done),
    .I1(_n10292_inv3_9116),
    .I2(_n10292_inv4_9117),
    .I3(_n10292_inv5_9118),
    .I4(_n10292_inv6_9119),
    .I5(_n10292_inv2_9115),
    .O(_n10292_inv)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(basesoc_sram_bus_ack_871),
    .I1(basesoc_rom_bus_ack_870),
    .I2(basesoc_bus_wishbone_ack_1387),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFBAFFFFFFAA ))
  Mmux_basesoc_shared_ack1 (
    .I0(spiflash_bus_ack_2305),
    .I1(cache_state_FSM_FFd2_4952),
    .I2(cache_state_FSM_FFd3_4951),
    .I3(N2810),
    .I4(basesoc_done),
    .I5(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_9122 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_9123 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(basesoc_done_13[19]),
    .I2(\basesoc_done<19>2_9123 ),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_9122 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_slave_sel<0><28>11  (
    .I0(rhs_array_muxed44[21]),
    .I1(rhs_array_muxed44[23]),
    .I2(rhs_array_muxed44[20]),
    .I3(rhs_array_muxed44[19]),
    .I4(rhs_array_muxed44[18]),
    .I5(rhs_array_muxed44[17]),
    .O(\basesoc_slave_sel<0><28>12_9124 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9127 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9128 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9129 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_9127 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_9128 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_9129 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9131 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9132 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9133 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_9131 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_9132 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_9133 ),
    .O(rhs_array_muxed1[11])
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(N306),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_6134 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_6134 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9139 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_9139 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_9141)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed101_9141),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_9142)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_9143)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_9144)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(bankmachine3_state_FSM_FFd1_1308),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6085),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_9145)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_9145),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6087),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_9146)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I1(bankmachine1_state_FSM_FFd1_1304),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6089),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_9147)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_9147),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6091),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_9148)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(bankmachine7_state_FSM_FFd1_1316),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6093),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_9149)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_9149),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6095),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_9150)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I1(bankmachine5_state_FSM_FFd1_1312),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6097),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_9151)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_9151),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6099),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_9152)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1336),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed13)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_9153)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_9154)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o13 (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_9154),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_9153),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_9156)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed91_9156),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I3(N3410),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_6047 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_6047 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9159 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6052 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_9159 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9160 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_6048 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_9160 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_6048 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9162 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_9162 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6052 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9163 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9164 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_9163 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_9164 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9166)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_9166),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(_n6946),
    .I2(basesoc_sdram_cmd_valid_mmx_out7),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9168)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I1(_n6833),
    .I2(basesoc_sdram_cmd_valid_mmx_out5),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9169),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9170)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(_n7029),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9171),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9172)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I1(_n6889),
    .I2(basesoc_sdram_cmd_valid_mmx_out1),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9173),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9174)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9172),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9174),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9170),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9168),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9176)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9177)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9178)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_9177),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_9178),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_9176),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_9179)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(basesoc_sdram_read_available2_9180)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_read_available2_9180),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_read_available1_9179),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_9181)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(basesoc_sdram_write_available2_9182)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available2_9182),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_write_available1_9181),
    .O(basesoc_sdram_write_available)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(bankmachine0_state_FSM_FFd1_1302),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6091),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6093),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9184)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(bankmachine6_state_FSM_FFd1_1314),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6095),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9185)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6097),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_9185),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9186)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I1(bankmachine4_state_FSM_FFd1_1310),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6099),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9187)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6085),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_9187),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9188)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I1(bankmachine2_state_FSM_FFd1_1306),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6087),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9189)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6089),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_9189),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9190)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_9188),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_9190),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_9186),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_9184),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_9191),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out5),
    .I5(_n6833),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9192)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9193),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .I5(_n6819),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9194)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_9195),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .I5(_n7029),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9196)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9197),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out7),
    .I5(_n6946),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9198)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9199 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_6125 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9200 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_9200 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9201 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9202 )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6129 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9204 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9205 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_9204 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_9205 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00AACCEEF0FAFCFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9207)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0ACE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I4(basesoc_sdram_choose_req_grant_rhs_array_muxed6),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed61_9207),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9209 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_9209 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>1  (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[4]),
    .I5(front_panel_count[5]),
    .O(front_panel_done_14[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>2  (
    .I0(front_panel_count[7]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[8]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[10]),
    .I5(front_panel_count[11]),
    .O(\front_panel_done<25>1_9211 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>3  (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[15]),
    .I4(front_panel_count[16]),
    .I5(front_panel_count[17]),
    .O(\front_panel_done<25>2_9212 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>4  (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[20]),
    .I3(front_panel_count[21]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(\front_panel_done<25>3_9213 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \front_panel_done<25>5  (
    .I0(front_panel_count[25]),
    .I1(front_panel_done_14[25]),
    .I2(front_panel_count[24]),
    .I3(\front_panel_done<25>3_9213 ),
    .I4(\front_panel_done<25>1_9211 ),
    .I5(\front_panel_done<25>2_9212 ),
    .O(front_panel_done)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n10304_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N3610)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n10304_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N3610),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n10304_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>1_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>1  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N381),
    .O(\Result<6>1_3931 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2472),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2552),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2473),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2553),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2474),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2554),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2475),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2555),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2476),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2556),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2477),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2557),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2480),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2560),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32_9222)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32_9222),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2481),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2561),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31_9223)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31_9223),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2478),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2558),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata32 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2458),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2538),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2459),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2539),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2460),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2540),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22_9233)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22_9233),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2461),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2541),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21_9234)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21_9234),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2462),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2542),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2479),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2559),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata22 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2463),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2543),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2464),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2544),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2465),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2545),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2466),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2546),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2467),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2547),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2468),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2548),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2469),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2549),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12_9244)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12_9244),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2470),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2550),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11_9245)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11_9245),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2471),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2551),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata12 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2432),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2512),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2433),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2513),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2434),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2514),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2435),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2515),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2436),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2516),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2437),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2517),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2440),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2520),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32_9254)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32_9254),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2441),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2521),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31_9255)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31_9255),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2438),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2518),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata32 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2418),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2498),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2419),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2499),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2420),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2500),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22_9265)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22_9265),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2421),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2501),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21_9266)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21_9266),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2422),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2502),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2439),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2519),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata22 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2423),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2503),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2424),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2504),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2425),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2505),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2426),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2506),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2427),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2507),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2428),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2508),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2429),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2509),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12_9276)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12_9276),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2430),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2510),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11_9277)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11_9277),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2431),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2511),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_255),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata12 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_255),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(suart_rx_pending_2300),
    .I3(memdat_3[1]),
    .I4(suart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2302),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_master_storage_full[1]),
    .I4(opsis_i2c_slave_addr_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsisi2c_state_FSM_FFd4_1298),
    .I2(opsisi2c_state_FSM_FFd2_1296),
    .I3(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I4(opsisi2c_state_FSM_FFd1_1295),
    .I5(opsis_i2c_scl_r_931),
    .O(\opsisi2c_state_FSM_FFd4-In11_9287 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_is_read_1487),
    .I1(opsis_i2c_status_storage_full[1]),
    .O(\opsisi2c_state_FSM_FFd4-In12_9288 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd1_1295),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(\opsisi2c_state_FSM_FFd4-In12_9288 ),
    .I5(opsis_i2c_scl_r_931),
    .O(\opsisi2c_state_FSM_FFd4-In13_9289 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_9287 ),
    .I1(opsis_i2c_scl_i_1477),
    .I2(opsis_i2c_sda_i_1478),
    .I3(opsis_i2c_sda_r_932),
    .I4(opsisi2c_state_FSM_FFd4_1298),
    .I5(\opsisi2c_state_FSM_FFd4-In13_9289 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1487),
    .I3(opsis_i2c_sda_i_1478),
    .I4(opsis_i2c_scl_i_1477),
    .I5(opsis_i2c_sda_r_932),
    .O(\opsisi2c_state_FSM_FFd1-In31_9290 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_sda_r_932),
    .I1(opsis_i2c_scl_i_1477),
    .I2(opsis_i2c_sda_i_1478),
    .I3(opsisi2c_state_FSM_FFd3_1297),
    .I4(opsis_i2c_scl_r_931),
    .O(\opsisi2c_state_FSM_FFd1-In32_9291 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1298),
    .I1(opsisi2c_state_FSM_FFd2_1296),
    .I2(\opsisi2c_state_FSM_FFd1-In31_9290 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_9291 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_9292 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1298),
    .I1(opsisi2c_state_FSM_FFd3_1297),
    .I2(opsis_i2c_scl_r_931),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .O(\opsisi2c_state_FSM_FFd1-In34_9293 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1295),
    .I1(opsis_i2c_scl_i_1477),
    .I2(opsis_i2c_sda_r_932),
    .I3(opsis_i2c_sda_i_1478),
    .I4(\opsisi2c_state_FSM_FFd1-In34_9293 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_9292 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1477),
    .I1(opsisi2c_state_FSM_FFd1_1295),
    .I2(opsisi2c_state_FSM_FFd3_1297),
    .I3(opsisi2c_state_FSM_FFd4_1298),
    .O(\opsisi2c_state_FSM_FFd2-In51_9294 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1296),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsis_i2c_is_read_1487),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_9294 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_9295 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsis_i2c_scl_r_931),
    .I2(opsisi2c_state_FSM_FFd4_1298),
    .I3(opsisi2c_state_FSM_FFd1_1295),
    .I4(opsis_i2c_scl_i_1477),
    .O(\opsisi2c_state_FSM_FFd2-In53_9296 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1296),
    .I1(opsisi2c_state_FSM_FFd1_1295),
    .I2(opsis_i2c_scl_r_931),
    .I3(opsisi2c_state_FSM_FFd3_1297),
    .I4(opsisi2c_state_FSM_FFd4_1298),
    .I5(opsis_i2c_scl_i_1477),
    .O(\opsisi2c_state_FSM_FFd2-In54_9297 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In54_9297 ),
    .I1(opsis_i2c_sda_i_1478),
    .I2(opsis_i2c_sda_r_932),
    .I3(\opsisi2c_state_FSM_FFd2-In53_9296 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_9295 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT6 #(
    .INIT ( 64'hEEF1E0F1EEF1E0E0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9298 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA222022221120 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9299 )
  );
  LUT6 #(
    .INIT ( 64'hDDDFDDD5888F8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41_9298 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42_9299 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9300 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_port_cmd_ready1 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready12),
    .I3(\n0766<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_9301)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I1(_n6517[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready14_6014),
    .I5(basesoc_port_cmd_ready1_9301),
    .O(basesoc_port_cmd_ready5_9302)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_port_cmd_ready3_5842),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_port_cmd_ready2_6021),
    .I5(basesoc_port_cmd_ready5_9302),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9303 ),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9304 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_6047 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_9304 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_9305 ),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9306 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I3(N401),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_6048 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_9308 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9309 ),
    .I2(basesoc_sdram_choose_cmd_ce),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_9310 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_9310 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .O(N4210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I3(N4210),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_6125 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9313 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_9312 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_9313 ),
    .I2(basesoc_sdram_choose_req_ce),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_9314 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_4952),
    .I2(cache_state_FSM_FFd3_4951),
    .I3(cache_state_FSM_FFd1_1337),
    .I4(\cache_state_FSM_FFd3-In2_9315 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_14_5448),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o),
    .I5(\basesoc_interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re_3363)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I2(bankmachine6_state_FSM_FFd1_1314),
    .I3(bankmachine6_state_FSM_FFd2_4987),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(bankmachine0_state_FSM_FFd2_4962),
    .O(\multiplexer_state_FSM_FFd2-In1_9316 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .O(\multiplexer_state_FSM_FFd2-In3_9318 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd1_1314),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine0_state_FSM_FFd3_4961),
    .I5(bankmachine0_state_FSM_FFd2_4962),
    .O(\multiplexer_state_FSM_FFd1-In11_9320 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n6983),
    .I1(_n6965),
    .I2(_n6939),
    .I3(_n7496),
    .I4(_n7350),
    .O(\multiplexer_state_FSM_FFd1-In12_9321 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I1(bankmachine0_state_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .O(\multiplexer_state_FSM_FFd1-In13_9322 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n6987),
    .I1(\multiplexer_state_FSM_FFd1-In11_9320 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_9322 ),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I5(\multiplexer_state_FSM_FFd1-In12_9321 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1478),
    .I1(opsis_i2c_sda_r_932),
    .I2(opsis_i2c_scl_r_931),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(opsisi2c_state_FSM_FFd4_1298),
    .I5(opsis_i2c_scl_i_1477),
    .O(\opsisi2c_state_FSM_FFd3-In31_9323 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I2(opsisi2c_state_FSM_FFd2_1296),
    .I3(opsisi2c_state_FSM_FFd1_1295),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1487),
    .O(\opsisi2c_state_FSM_FFd3-In32_9324 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(\opsisi2c_state_FSM_FFd3-In32_9324 ),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsisi2c_state_FSM_FFd4_1298),
    .I3(\opsisi2c_state_FSM_FFd3-In31_9323 ),
    .I4(opsisi2c_state_FSM_FFd3_1297),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>_SW0  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[6]),
    .O(N461)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[2]),
    .I5(N461),
    .O(\spiflash_counter[7]_GND_1_o_equal_1713_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_PWR_1_o_equal_1717_o<7>_SW0  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[6]),
    .O(N4810)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \spiflash_counter[7]_PWR_1_o_equal_1717_o<7>  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[4]),
    .I4(N4810),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1717_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_write_available),
    .I5(N50),
    .O(\multiplexer_state_FSM_FFd1-In_3800 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_hit),
    .I2(_n7029),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I5(basesoc_sdram_bankmachine3_row_opened_2321),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o1_9328)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o2 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_hit),
    .I2(_n7036),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I5(basesoc_sdram_bankmachine4_row_opened_2326),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o2_9329)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o3 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_hit),
    .I2(_n6946),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I5(basesoc_sdram_bankmachine7_row_opened_2341),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o3_9330)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o4 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(_n7008),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I5(basesoc_sdram_bankmachine2_row_opened_2316),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o4_9331)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_551_o1_9328),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_551_o2_9329),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_551_o3_9330),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_551_o4_9331),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o5_9332)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o6 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_hit),
    .I2(_n6833),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I5(basesoc_sdram_bankmachine5_row_opened_2331),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o6_9333)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o7 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n6889),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I5(basesoc_sdram_bankmachine1_row_opened_2311),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o7_9334)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o8 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_hit),
    .I2(_n6819),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I5(basesoc_sdram_bankmachine6_row_opened_2336),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o8_9335)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o9 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(_n6826),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I5(basesoc_sdram_bankmachine0_row_opened_2306),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o9_9336)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o10 (
    .I0(new_master_wdata_ready0_BRB0_10199),
    .I1(new_master_wdata_ready0_BRB1_10200),
    .I2(new_master_wdata_ready0_BRB2_10201),
    .I3(new_master_wdata_ready0_BRB3_10202),
    .I4(new_master_wdata_ready0_BRB4_10203),
    .I5(new_master_wdata_ready0_BRB5_10204),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o1 (
    .I0(new_master_rdata_valid1_BRB5_10298),
    .I1(new_master_rdata_valid1_BRB30_10299),
    .I2(new_master_rdata_valid1_BRB31_10300),
    .I3(new_master_rdata_valid1_BRB32_10301),
    .I4(new_master_rdata_valid1_BRB33_10302),
    .I5(new_master_rdata_valid1_BRB34_10303),
    .O(N766)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o2 (
    .I0(new_master_rdata_valid1_BRB6_10304),
    .I1(new_master_rdata_valid1_BRB35_10305),
    .I2(new_master_rdata_valid1_BRB36_10306),
    .I3(new_master_rdata_valid1_BRB37_10307),
    .I4(new_master_rdata_valid1_BRB38_10308),
    .I5(new_master_rdata_valid1_BRB39_10309),
    .O(N767)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o3 (
    .I0(new_master_rdata_valid1_BRB7_10310),
    .I1(new_master_rdata_valid1_BRB40_10311),
    .I2(new_master_rdata_valid1_BRB41_10312),
    .I3(new_master_rdata_valid1_BRB42_10313),
    .I4(new_master_rdata_valid1_BRB43_10314),
    .I5(new_master_rdata_valid1_BRB44_10315),
    .O(N768)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o4 (
    .I0(new_master_rdata_valid1_BRB8_10316),
    .I1(new_master_rdata_valid1_BRB45_10317),
    .I2(new_master_rdata_valid1_BRB46_10318),
    .I3(new_master_rdata_valid1_BRB47_10319),
    .I4(new_master_rdata_valid1_BRB48_10320),
    .I5(new_master_rdata_valid1_BRB49_10321),
    .O(N769)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o5 (
    .I0(new_master_rdata_valid2_BRB6_10259),
    .I1(new_master_rdata_valid2_BRB7_10260),
    .I2(new_master_rdata_valid2_BRB8_10261),
    .I3(new_master_rdata_valid2_BRB9_10262),
    .O(N760)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o6 (
    .I0(new_master_rdata_valid2_BRB3_10288),
    .I1(new_master_rdata_valid2_BRB25_10289),
    .I2(new_master_rdata_valid2_BRB26_10290),
    .I3(new_master_rdata_valid2_BRB27_10291),
    .I4(new_master_rdata_valid2_BRB28_10292),
    .I5(new_master_rdata_valid2_BRB29_10293),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o7 (
    .I0(new_master_rdata_valid2_BRB4_10270),
    .I1(new_master_rdata_valid2_BRB10_10271),
    .I2(new_master_rdata_valid2_BRB11_10272),
    .I3(new_master_rdata_valid2_BRB12_10273),
    .I4(new_master_rdata_valid2_BRB13_10274),
    .I5(new_master_rdata_valid2_BRB14_10275),
    .O(N757)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o8 (
    .I0(new_master_rdata_valid2_BRB1_10276),
    .I1(new_master_rdata_valid2_BRB15_10277),
    .I2(new_master_rdata_valid2_BRB16_10278),
    .I3(new_master_rdata_valid2_BRB17_10279),
    .I4(new_master_rdata_valid2_BRB18_10280),
    .I5(new_master_rdata_valid2_BRB19_10281),
    .O(N758)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o9 (
    .I0(new_master_rdata_valid2_BRB2_10282),
    .I1(new_master_rdata_valid2_BRB20_10283),
    .I2(new_master_rdata_valid2_BRB21_10284),
    .I3(new_master_rdata_valid2_BRB22_10285),
    .I4(new_master_rdata_valid2_BRB23_10286),
    .I5(new_master_rdata_valid2_BRB24_10287),
    .O(N759)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o10 (
    .I0(new_master_rdata_valid3_BRB0_10253),
    .I1(new_master_rdata_valid3_BRB1_10254),
    .I2(new_master_rdata_valid3_BRB2_10255),
    .I3(new_master_rdata_valid3_BRB3_10256),
    .I4(new_master_rdata_valid3_BRB4_10257),
    .I5(new_master_rdata_valid3_BRB5_10258),
    .O(new_master_rdata_valid3)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_port_cmd_ready14_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h0008000000080008 ))
  basesoc_port_cmd_ready14 (
    .I0(basesoc_port_cmd_ready12),
    .I1(n0768),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I4(N52),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready14_6014)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  basesoc_port_cmd_ready32 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine6_req_lock),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(N54),
    .I5(n0768),
    .O(basesoc_port_cmd_ready32_6012)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_3_BRB4_10328),
    .I1(half_rate_phy_rddata_sr_3_BRB15_10329),
    .O(N8541)
  );
  LUT6 #(
    .INIT ( 64'h2222200020002000 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_10322),
    .I1(half_rate_phy_rddata_sr_2_BRB10_10323),
    .I2(half_rate_phy_rddata_sr_2_BRB11_10324),
    .I3(half_rate_phy_rddata_sr_2_BRB12_10325),
    .I4(half_rate_phy_rddata_sr_2_BRB13_10326),
    .I5(half_rate_phy_rddata_sr_2_BRB14_10327),
    .O(N774)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_10294),
    .I1(half_rate_phy_rddata_sr_2_BRB7_10295),
    .I2(half_rate_phy_rddata_sr_2_BRB8_10296),
    .I3(half_rate_phy_rddata_sr_2_BRB9_10297),
    .O(N775)
  );
  LUT6 #(
    .INIT ( 64'h7773666277734440 ))
  half_rate_phy_rddata_en4 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_10263),
    .I1(half_rate_phy_rddata_sr_1_BRB1_10264),
    .I2(half_rate_phy_rddata_sr_1_BRB2_10265),
    .I3(half_rate_phy_rddata_sr_1_BRB3_10266),
    .I4(half_rate_phy_rddata_sr_1_BRB4_10267),
    .I5(half_rate_phy_rddata_sr_1_BRB5_10268),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8_SW0  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[0]),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .I5(N58),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2276),
    .I2(N394),
    .I3(spiflash_bitbang_storage_full[1]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N60)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(N60),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_9342 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1228),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_9343 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_9342 ),
    .I1(\basesoc_csrcon_dat_r<0>2_9343 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1228),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N62),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1228),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N64),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_14_5448),
    .I5(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re_3349)
  );
  LUT6 #(
    .INIT ( 64'h2EE2AAC63FF3AAC6 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT164  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT164_9348 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT165  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT164_9348 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9347 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 )
  );
  LUT6 #(
    .INIT ( 64'hC6998A82C699DF82 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT132  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9350 )
  );
  LUT6 #(
    .INIT ( 64'h22AA20AA22202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT133  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13 ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102_5869 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT131_9350 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h6202024A7212125A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT252  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9352 )
  );
  LUT5 #(
    .INIT ( 32'h0808AA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT253  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25_9351 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251_9352 ),
    .I4(\basesoc_interface_adr[5] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_389_o (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N68),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed10_INV_389_o_3388)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_390_o (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N70),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed11_INV_390_o_3389)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_391_o (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(N72),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed12_INV_391_o_3390)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n10395_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[1]),
    .O(N74)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAFFFFFFFF ))
  _n10395_inv (
    .I0(N74),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(refresher_state_FSM_FFd2_1300),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(multiplexer_state_FSM_FFd1_1334),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_5904 ),
    .O(_n10395_inv_3774)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_4961),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_opened_2306),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_9357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_4962),
    .I1(bankmachine0_state_FSM_FFd3_4961),
    .I2(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(\bankmachine0_state_FSM_FFd3-In1_9357 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .I3(N76),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6091)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_4961),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd2_4962),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .O(\bankmachine0_state_FSM_FFd1-In1_9359 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_4961),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1302),
    .I3(bankmachine0_state_FSM_FFd2_4962),
    .I4(\bankmachine0_state_FSM_FFd1-In1_9359 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I1(bankmachine0_state_FSM_FFd1_1302),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .I3(bankmachine0_state_FSM_FFd2_4962),
    .I4(N78),
    .I5(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_4956),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_opened_2311),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_9361 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_4957),
    .I1(bankmachine1_state_FSM_FFd3_4956),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(\bankmachine1_state_FSM_FFd3-In1_9361 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .I3(N80),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6089)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_4956),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd2_4957),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .O(\bankmachine1_state_FSM_FFd1-In1_9363 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_4956),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1304),
    .I3(bankmachine1_state_FSM_FFd2_4957),
    .I4(\bankmachine1_state_FSM_FFd1-In1_9363 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I1(bankmachine1_state_FSM_FFd1_1304),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .I3(bankmachine1_state_FSM_FFd2_4957),
    .I4(N821),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_4966),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_opened_2316),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_9365 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_4967),
    .I1(bankmachine2_state_FSM_FFd3_4966),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(\bankmachine2_state_FSM_FFd3-In1_9365 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .I3(N841),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6087)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_4966),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd2_4967),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .O(\bankmachine2_state_FSM_FFd1-In1_9367 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_4966),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1306),
    .I3(bankmachine2_state_FSM_FFd2_4967),
    .I4(\bankmachine2_state_FSM_FFd1-In1_9367 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .O(N8610)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I1(bankmachine2_state_FSM_FFd1_1306),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .I3(bankmachine2_state_FSM_FFd2_4967),
    .I4(N8610),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_4971),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_opened_2321),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_9369 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_4972),
    .I1(bankmachine3_state_FSM_FFd3_4971),
    .I2(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(\bankmachine3_state_FSM_FFd3-In1_9369 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .I3(N882),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6085)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_4971),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd2_4972),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .O(\bankmachine3_state_FSM_FFd1-In1_9371 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_4971),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1308),
    .I3(bankmachine3_state_FSM_FFd2_4972),
    .I4(\bankmachine3_state_FSM_FFd1-In1_9371 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I1(bankmachine3_state_FSM_FFd1_1308),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .I3(bankmachine3_state_FSM_FFd2_4972),
    .I4(N901),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_4976),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_opened_2326),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_9373 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_4977),
    .I1(bankmachine4_state_FSM_FFd3_4976),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(\bankmachine4_state_FSM_FFd3-In1_9373 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine4_row_hit),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .I3(N9210),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6099)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_4976),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd2_4977),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .O(\bankmachine4_state_FSM_FFd1-In1_9375 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_4976),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1310),
    .I3(bankmachine4_state_FSM_FFd2_4977),
    .I4(\bankmachine4_state_FSM_FFd1-In1_9375 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .O(N946)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I1(bankmachine4_state_FSM_FFd1_1310),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .I3(bankmachine4_state_FSM_FFd2_4977),
    .I4(N946),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_4981),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_opened_2331),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_9377 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_4982),
    .I1(bankmachine5_state_FSM_FFd3_4981),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(\bankmachine5_state_FSM_FFd3-In1_9377 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .I3(N961),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6097)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_4981),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd2_4982),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .O(\bankmachine5_state_FSM_FFd1-In1_9379 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_4981),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1312),
    .I3(bankmachine5_state_FSM_FFd2_4982),
    .I4(\bankmachine5_state_FSM_FFd1-In1_9379 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .O(N9810)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I1(bankmachine5_state_FSM_FFd1_1312),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .I3(bankmachine5_state_FSM_FFd2_4982),
    .I4(N9810),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_4986),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_opened_2336),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_9381 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_4987),
    .I1(bankmachine6_state_FSM_FFd3_4986),
    .I2(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(\bankmachine6_state_FSM_FFd3-In1_9381 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine6_row_hit),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .I3(N10010),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6095)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_4986),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd2_4987),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .O(\bankmachine6_state_FSM_FFd1-In1_9383 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_4986),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1314),
    .I3(bankmachine6_state_FSM_FFd2_4987),
    .I4(\bankmachine6_state_FSM_FFd1-In1_9383 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .O(N1021)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I1(bankmachine6_state_FSM_FFd1_1314),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .I3(bankmachine6_state_FSM_FFd2_4987),
    .I4(N1021),
    .I5(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_4991),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_opened_2341),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_9385 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_4992),
    .I1(bankmachine7_state_FSM_FFd3_4991),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(\bankmachine7_state_FSM_FFd3-In1_9385 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .I3(N1041),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6093)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_4991),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd2_4992),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .O(\bankmachine7_state_FSM_FFd1-In1_9387 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_4991),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1316),
    .I3(bankmachine7_state_FSM_FFd2_4992),
    .I4(\bankmachine7_state_FSM_FFd1-In1_9387 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I1(bankmachine7_state_FSM_FFd1_1316),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .I3(bankmachine7_state_FSM_FFd2_4992),
    .I4(N1061),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22  (
    .I0(_n11038),
    .I1(_n11031),
    .I2(dna_status[16]),
    .I3(_n11025),
    .I4(dna_status[8]),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_9390 )
  );
  LUT6 #(
    .INIT ( 64'h04041504AEAEBFAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT242  (
    .I0(_n11038),
    .I1(_n11031),
    .I2(dna_status[23]),
    .I3(_n11025),
    .I4(dna_status[15]),
    .I5(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241 )
  );
  LUT6 #(
    .INIT ( 64'h04041504AEAEBFAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT152  (
    .I0(_n11038),
    .I1(_n11031),
    .I2(dna_status[20]),
    .I3(_n11025),
    .I4(dna_status[12]),
    .I5(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151 )
  );
  LUT6 #(
    .INIT ( 64'h04041504AEAEBFAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122  (
    .I0(_n11038),
    .I1(_n11031),
    .I2(dna_status[19]),
    .I3(_n11025),
    .I4(dna_status[11]),
    .I5(dna_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'h04041504AEAEBFAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62  (
    .I0(_n11038),
    .I1(_n11031),
    .I2(dna_status[17]),
    .I3(_n11025),
    .I4(dna_status[9]),
    .I5(dna_status[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT1_SW0  (
    .I0(opsisi2c_state_FSM_FFd3_1297),
    .I1(opsisi2c_state_FSM_FFd4_1298),
    .I2(opsisi2c_state_FSM_FFd1_1295),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(opsis_i2c_scl_i_1477),
    .O(N1101)
  );
  LUT6 #(
    .INIT ( 64'h555D555555515555 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT1  (
    .I0(N1101),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I5(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF9D ))
  _n10993_inv_SW0 (
    .I0(opsisi2c_state_FSM_FFd1_1295),
    .I1(opsisi2c_state_FSM_FFd3_1297),
    .I2(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I3(opsisi2c_state_FSM_FFd4_1298),
    .I4(opsis_i2c_scl_i_1477),
    .O(N1121)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  _n10993_inv (
    .I0(N1121),
    .I1(opsisi2c_state_FSM_FFd2_1296),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .O(_n10993_inv_3785)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT2_SW0  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(opsisi2c_state_FSM_FFd1_1295),
    .I2(opsisi2c_state_FSM_FFd4_1298),
    .I3(opsisi2c_state_FSM_FFd2_1296),
    .I4(opsisi2c_state_FSM_FFd3_1297),
    .I5(opsis_i2c_scl_i_1477),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'h555D555555515555 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT2  (
    .I0(N114),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I5(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  basesoc_port_cmd_ready41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_port_cmd_ready41_9398)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_port_cmd_ready42 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_port_cmd_ready41_9398),
    .O(basesoc_port_cmd_ready42_9399)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  basesoc_port_cmd_ready43 (
    .I0(basesoc_port_cmd_ready32_6012),
    .I1(basesoc_port_cmd_ready42_9399),
    .I2(litedramwishbone2native_state_FSM_FFd3_3012),
    .I3(rhs_array_muxed44[9]),
    .I4(_n6517[0]),
    .I5(rhs_array_muxed44[10]),
    .O(basesoc_port_cmd_ready4)
  );
  LUT6 #(
    .INIT ( 64'h5555555DFFFFFFFF ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_port_cmd_ready32_6012),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  basesoc_port_cmd_ready3 (
    .I0(n0506),
    .I1(_n6517[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I5(N116),
    .O(basesoc_port_cmd_ready3_5842)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o (
    .I0(n0506),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I5(N118),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_6025)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_SW0 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re (
    .I0(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(N120),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re_3358)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .O(Mmux_array_muxed2111_9404)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_9404),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I5(Mmux_array_muxed211),
    .O(Mmux_array_muxed2112_9405)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1336),
    .I2(rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I4(Mmux_array_muxed2112_9405),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(array_muxed21)
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9407 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9407 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9406 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9408 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9408 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_4_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_4  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N122),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/_zz_79_ [12])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_5  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N124),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/_zz_79_ [13])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_32_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_32  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N126),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .O(\VexRiscv/_zz_79_ [9])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_31_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_31  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N128),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .O(\VexRiscv/_zz_79_ [8])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_6_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_6  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N130),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/_zz_79_ [14])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_3_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_3  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N132),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .O(\VexRiscv/_zz_79_ [11])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_79_2_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFDDD5AAAA8880 ))
  \VexRiscv/Mmux__zz_79_2  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_MEMORY_ENABLE_AND_1107_o ),
    .I1(N134),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I4(\VexRiscv/_n5482 [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/_zz_79_ [10])
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \VexRiscv/_n8184<3>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [3]),
    .I4(\VexRiscv/CsrPlugin_mtval [3]),
    .I5(\VexRiscv/CsrPlugin_mcause_exceptionCode [3]),
    .O(\VexRiscv/_n8184_15 [3])
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8184<3>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_7887 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_8492 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MIE_7891 ),
    .O(\VexRiscv/_n8184<3>1_9417 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \VexRiscv/_n8184<3>3  (
    .I0(\VexRiscv/_n8184_15 [3]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I2(\VexRiscv/_n8184<3>1_9417 ),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_200_ [3]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .O(\VexRiscv/_n8184 )
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \VexRiscv/_n8182<7>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/CsrPlugin_mstatus_MPIE_7890 ),
    .I5(\VexRiscv/CsrPlugin_mie_MTIE_7888 ),
    .O(\VexRiscv/_n8182_16 [7])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/_n8182<7>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [7]),
    .I3(\VexRiscv/CsrPlugin_mtval [7]),
    .O(\VexRiscv/_n8182<7>1_9419 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/_n8182<7>3  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I1(\VexRiscv/_n8182<7>1_9419 ),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I3(\VexRiscv/_n8182_16 [7]),
    .I4(\VexRiscv/_zz_200_ [7]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .O(\VexRiscv/_n8182 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \VexRiscv/_n8180<11>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [11]),
    .I4(\VexRiscv/CsrPlugin_mtval [11]),
    .O(\VexRiscv/_n8180<11>1_9420 )
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8180<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MEIE_7889 ),
    .I4(\VexRiscv/CsrPlugin_mip_MEIP_8584 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MPP [0]),
    .O(\VexRiscv/_n8180<11>2_9421 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \VexRiscv/_n8180<11>3  (
    .I0(\VexRiscv/_n8180<11>1_9420 ),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .I2(\VexRiscv/_n8180<11>2_9421 ),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_200_ [11]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .O(\VexRiscv/_n8180 [11])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [3]),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [4]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I3(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [2]),
    .O(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFE55555554 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o12  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/_zz_156_ [4]),
    .I2(\VexRiscv/_zz_156_ [1]),
    .I3(\VexRiscv/_zz_156_ [2]),
    .I4(\VexRiscv/_zz_156_ [3]),
    .I5(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o1 ),
    .O(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 )
  );
  LUT4 #(
    .INIT ( 16'hFF40 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself15  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ),
    .I2(\VexRiscv/_zz_223__6197 ),
    .I3(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .O(\VexRiscv/execute_arbitration_haltItself )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/_zz_458__SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(N138)
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A2A00000020 ))
  \VexRiscv/_zz_458_  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(N138),
    .I5(\VexRiscv/_zz_458_1 ),
    .O(\VexRiscv/_zz_458__6809 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/decode_arbitration_isStuck1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_8008 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_8078 ),
    .O(\VexRiscv/decode_arbitration_isStuck1_9426 )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \VexRiscv/decode_arbitration_isStuck2  (
    .I0(\VexRiscv/_zz_166_ ),
    .I1(\VexRiscv/decode_arbitration_isStuck1_9426 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I4(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I5(\VexRiscv/_zz_168_ ),
    .O(\VexRiscv/decode_arbitration_isStuck2_9427 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \VexRiscv/decode_arbitration_isStuck3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/decode_arbitration_isStuck3_9428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11105555 ))
  \VexRiscv/decode_arbitration_isStuck4  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/decode_arbitration_isStuck3_9428 ),
    .O(\VexRiscv/decode_arbitration_isStuck4_9429 )
  );
  LUT6 #(
    .INIT ( 64'h88F8888888888888 ))
  \VexRiscv/decode_arbitration_isStuck6  (
    .I0(\VexRiscv/_zz_167_ ),
    .I1(\VexRiscv/decode_arbitration_isStuck1_9426 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I4(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I5(\VexRiscv/_zz_169_ ),
    .O(\VexRiscv/decode_arbitration_isStuck6_9430 )
  );
  LUT4 #(
    .INIT ( 16'h0444 ))
  \VexRiscv/decode_arbitration_isStuck7  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/decode_arbitration_isStuck7_9431 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA888A888A888 ))
  \VexRiscv/decode_arbitration_isStuck8  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/CsrPlugin_interrupt_valid_8425 ),
    .I2(\VexRiscv/decode_arbitration_isStuck2_9427 ),
    .I3(\VexRiscv/decode_arbitration_isStuck4_9429 ),
    .I4(\VexRiscv/decode_arbitration_isStuck6_9430 ),
    .I5(\VexRiscv/decode_arbitration_isStuck7_9431 ),
    .O(\VexRiscv/decode_arbitration_isStuck8_9432 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \VexRiscv/decode_arbitration_isStuck9  (
    .I0(\VexRiscv/_zz_235_ ),
    .I1(\VexRiscv/execute_to_memory_ENV_CTRL_0_8079 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/decode_to_execute_ENV_CTRL_0_8080 ),
    .I4(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I5(\VexRiscv/decode_arbitration_isStuck8_9432 ),
    .O(\VexRiscv/decode_arbitration_isStuck9_9433 )
  );
  LUT6 #(
    .INIT ( 64'h4440444044404445 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1890_o1  (
    .I0(\VexRiscv/decode_arbitration_isFlushed ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/decode_arbitration_isStuck ),
    .I5(N140),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1890_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [5]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [4]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .I4(N142),
    .I5(\VexRiscv/_zz_218_ ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_132  (
    .I0(\VexRiscv/_zz_156_ [1]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [1]),
    .O(\VexRiscv/Mmux__zz_36_131 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \VexRiscv/Mmux__zz_36_12  (
    .I0(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .I3(\VexRiscv/_zz_151_ [1]),
    .I4(\VexRiscv/_zz_224_ ),
    .I5(\VexRiscv/_n8185 [0]),
    .O(\VexRiscv/Mmux__zz_36_1 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_13  (
    .I0(\VexRiscv/_zz_151_ [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_156_ [0]),
    .O(\VexRiscv/Mmux__zz_36_11 )
  );
  LUT5 #(
    .INIT ( 32'hFD64B920 ))
  \VexRiscv/Mmux__zz_36_110  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/execute_SrcPlugin_less ),
    .I3(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .I4(\VexRiscv/Mmux__zz_36_11 ),
    .O(\VexRiscv/Mmux__zz_36_12_9440 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \VexRiscv/Mmux__zz_36_241  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o ),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .I4(\VexRiscv/_zz_151_ [1]),
    .I5(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ),
    .O(\VexRiscv/Mmux__zz_36_24_9441 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_242  (
    .I0(\VexRiscv/_zz_156_ [2]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [2]),
    .O(\VexRiscv/Mmux__zz_36_241_9442 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF45044004 ))
  \VexRiscv/Mmux__zz_36_243  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [2]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_241_9442 ),
    .I5(\VexRiscv/Mmux__zz_36_24_9441 ),
    .O(\VexRiscv/Mmux__zz_36_242_9443 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(N144)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I5(N144),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(N1461),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Mmux_dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1921_o1_SW0  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8003 ),
    .O(N1481)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_101  (
    .I0(\VexRiscv/_zz_156_ [18]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [18]),
    .O(\VexRiscv/Mmux__zz_36_10 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_102  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ),
    .O(\VexRiscv/Mmux__zz_36_102_9450 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_103  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [18]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_10 ),
    .I5(\VexRiscv/Mmux__zz_36_102_9450 ),
    .O(\VexRiscv/Mmux__zz_36_103_9451 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_210  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ),
    .O(\VexRiscv/Mmux__zz_36_21 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_211  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [10]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_2 ),
    .I5(\VexRiscv/Mmux__zz_36_21 ),
    .O(\VexRiscv/Mmux__zz_36_22 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_112  (
    .I0(\VexRiscv/_zz_156_ [19]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [19]),
    .O(\VexRiscv/Mmux__zz_36_111_9455 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_113  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ),
    .O(\VexRiscv/Mmux__zz_36_112_9456 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_114  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [19]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_111_9455 ),
    .I5(\VexRiscv/Mmux__zz_36_112_9456 ),
    .O(\VexRiscv/Mmux__zz_36_113_9457 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_34  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ),
    .O(\VexRiscv/Mmux__zz_36_31 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_35  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [11]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_3 ),
    .I5(\VexRiscv/Mmux__zz_36_31 ),
    .O(\VexRiscv/Mmux__zz_36_32 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_41  (
    .I0(\VexRiscv/_zz_156_ [12]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [12]),
    .O(\VexRiscv/Mmux__zz_36_4 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_42  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 ),
    .O(\VexRiscv/Mmux__zz_36_41_9462 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_43  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [12]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_4 ),
    .I5(\VexRiscv/Mmux__zz_36_41_9462 ),
    .O(\VexRiscv/Mmux__zz_36_42_9463 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_312  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ),
    .O(\VexRiscv/Mmux__zz_36_312_9465 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_313  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [7]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_311_9464 ),
    .I5(\VexRiscv/Mmux__zz_36_312_9465 ),
    .O(\VexRiscv/Mmux__zz_36_313_9466 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_141  (
    .I0(\VexRiscv/_zz_156_ [20]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [20]),
    .O(\VexRiscv/Mmux__zz_36_14 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_142  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 ),
    .O(\VexRiscv/Mmux__zz_36_141_9468 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_143  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [20]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_14 ),
    .I5(\VexRiscv/Mmux__zz_36_141_9468 ),
    .O(\VexRiscv/Mmux__zz_36_142_9469 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_151  (
    .I0(\VexRiscv/_zz_156_ [21]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [21]),
    .O(\VexRiscv/Mmux__zz_36_15 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_152  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 ),
    .O(\VexRiscv/Mmux__zz_36_151_9473 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_153  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [21]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_15 ),
    .I5(\VexRiscv/Mmux__zz_36_151_9473 ),
    .O(\VexRiscv/Mmux__zz_36_152_9474 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_51  (
    .I0(\VexRiscv/_zz_156_ [13]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [13]),
    .O(\VexRiscv/Mmux__zz_36_5 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_52  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 ),
    .O(\VexRiscv/Mmux__zz_36_51_9476 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_53  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [13]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_5 ),
    .I5(\VexRiscv/Mmux__zz_36_51_9476 ),
    .O(\VexRiscv/Mmux__zz_36_52_9477 )
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_71  (
    .I0(\VexRiscv/_zz_156_ [15]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [15]),
    .O(\VexRiscv/Mmux__zz_36_7 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_72  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 ),
    .O(\VexRiscv/Mmux__zz_36_71_9479 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_73  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [15]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_7 ),
    .I5(\VexRiscv/Mmux__zz_36_71_9479 ),
    .O(\VexRiscv/Mmux__zz_36_72_9480 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_7_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .O(N1501)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_4_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o131  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .I4(\VexRiscv/_zz_195_ [0]),
    .I5(N1541),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2213_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o122  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I4(\VexRiscv/_zz_195_ [9]),
    .I5(N1561),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2204_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o130  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I4(\VexRiscv/_zz_195_ [1]),
    .I5(N1581),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2212_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o121  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I4(\VexRiscv/_zz_195_ [10]),
    .I5(N1601),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2203_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o135  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I4(\VexRiscv/_zz_195_ [31]),
    .I5(N1621),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o125  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I4(\VexRiscv/_zz_195_ [6]),
    .I5(N1641),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2207_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o126  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I4(\VexRiscv/_zz_195_ [5]),
    .I5(N1661),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2208_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o127  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I4(\VexRiscv/_zz_195_ [4]),
    .I5(N1681),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2209_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o128  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I4(\VexRiscv/_zz_195_ [3]),
    .I5(N1701),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2210_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o129  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I4(\VexRiscv/_zz_195_ [2]),
    .I5(N1721),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2211_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o124  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I4(\VexRiscv/_zz_195_ [7]),
    .I5(N1741),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2206_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o11  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I4(\VexRiscv/_zz_195_ [30]),
    .I5(N1761),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2183_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o13  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I4(\VexRiscv/_zz_195_ [28]),
    .I5(N178),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2185_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o15  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I4(\VexRiscv/_zz_195_ [26]),
    .I5(N180),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2187_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o16  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I4(\VexRiscv/_zz_195_ [25]),
    .I5(N182),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2188_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o118  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I4(\VexRiscv/_zz_195_ [13]),
    .I5(N184),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2200_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o117  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I4(\VexRiscv/_zz_195_ [14]),
    .I5(N186),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2199_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o116  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I4(\VexRiscv/_zz_195_ [15]),
    .I5(N188),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2198_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o115  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I4(\VexRiscv/_zz_195_ [16]),
    .I5(N190),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2197_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o112  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I4(\VexRiscv/_zz_195_ [19]),
    .I5(N192),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2194_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o120  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I4(\VexRiscv/_zz_195_ [11]),
    .I5(N194),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2202_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o18  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I4(\VexRiscv/_zz_195_ [23]),
    .I5(N196),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2190_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o114  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I4(\VexRiscv/_zz_195_ [17]),
    .I5(N198),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2196_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o110  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I4(\VexRiscv/_zz_195_ [21]),
    .I5(N200),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2192_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o19  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I4(\VexRiscv/_zz_195_ [22]),
    .I5(N202),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2191_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o113  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I4(\VexRiscv/_zz_195_ [18]),
    .I5(N204),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2195_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o17  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I4(\VexRiscv/_zz_195_ [24]),
    .I5(N206),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2189_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o111  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I4(\VexRiscv/_zz_195_ [20]),
    .I5(N208),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2193_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o119  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I4(\VexRiscv/_zz_195_ [12]),
    .I5(N2101),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2201_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o14  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I4(\VexRiscv/_zz_195_ [27]),
    .I5(N2121),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2186_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o12  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I4(\VexRiscv/_zz_195_ [29]),
    .I5(N2141),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2184_o )
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o123  (
    .I0(\VexRiscv/_zz_218_ ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/_zz_195_ [32]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I4(\VexRiscv/_zz_195_ [8]),
    .I5(N2161),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2205_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_1_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .O(N2181)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_32_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .O(N2201)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_322  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ),
    .O(\VexRiscv/Mmux__zz_36_322_9518 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_323  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [8]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_321_9517 ),
    .I5(\VexRiscv/Mmux__zz_36_322_9518 ),
    .O(\VexRiscv/Mmux__zz_36_323_9519 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_31_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .O(N2221)
  );
  LUT6 #(
    .INIT ( 64'h8000800080008008 ))
  \VexRiscv/_n5040<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_n5040_17 [1])
  );
  LUT6 #(
    .INIT ( 64'h020202028A020707 ))
  \VexRiscv/_n5040<1>3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/_n5040<1>2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00011111 ))
  \VexRiscv/_n5040<1>5  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/_n5040<1>3_9523 ),
    .O(\VexRiscv/_n5040<1>4_9524 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/_n5040<1>6  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/_n5040<1>5_9525 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/_n5040<1>7  (
    .I0(\VexRiscv/_n5040<1>122 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I3(\VexRiscv/_n5040<1>112 ),
    .I4(\VexRiscv/_n5040<1>5_9525 ),
    .O(\VexRiscv/_n5040<1>6_9526 )
  );
  LUT6 #(
    .INIT ( 64'hFDAFFDA8FDA8FDA8 ))
  \VexRiscv/_n5040<1>8  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/_n5040<1>113 ),
    .I5(\VexRiscv/_n5040<1>6_9526 ),
    .O(\VexRiscv/_n5040<1>7_9527 )
  );
  LUT5 #(
    .INIT ( 32'h55554000 ))
  \VexRiscv/_n5040<1>9  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/_n5040<1>7_9527 ),
    .I4(\VexRiscv/_n5040<1>4_9524 ),
    .O(\VexRiscv/_n5040<1>8_9528 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202220 ))
  \VexRiscv/_n5040<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/_n5040<1>9_9529 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_n5040<1>10_9530 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \VexRiscv/_n5040<1>12  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_n5040<1>11_9531 )
  );
  LUT6 #(
    .INIT ( 64'h55545554FFFF5554 ))
  \VexRiscv/_n5040<1>13  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/_n5040<1>11_9531 ),
    .I2(\VexRiscv/_n5040<1>8_9528 ),
    .I3(\VexRiscv/_n5040<1>10_9530 ),
    .I4(\VexRiscv/_n5040_17 [1]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_n5040<1>12_9532 )
  );
  LUT5 #(
    .INIT ( 32'h51111111 ))
  \VexRiscv/_n5040<1>14  (
    .I0(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I1(\VexRiscv/decode_arbitration_isValid ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I3(\VexRiscv/_n5040<1>12_9532 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .O(\VexRiscv/_n5040 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc142  (
    .I0(\VexRiscv/CsrPlugin_mepc [16]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [14]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9536 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc143  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<16> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [16]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141_9536 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc162  (
    .I0(\VexRiscv/CsrPlugin_mepc [17]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [15]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9538 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc163  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<17> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [17]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161_9538 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc182  (
    .I0(\VexRiscv/CsrPlugin_mepc [18]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [16]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9540 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc183  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<18> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [18]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181_9540 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc23  (
    .I0(\VexRiscv/CsrPlugin_mepc [10]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [8]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9542 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc25  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<10> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [10]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_9542 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc202  (
    .I0(\VexRiscv/CsrPlugin_mepc [19]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [17]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9544 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc203  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<19> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [19]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201_9544 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc222  (
    .I0(\VexRiscv/CsrPlugin_mepc [20]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [18]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9546 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc223  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<20> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [20]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221_9546 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc242  (
    .I0(\VexRiscv/CsrPlugin_mepc [21]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [19]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9548 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc243  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<21> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [21]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241_9548 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc262  (
    .I0(\VexRiscv/CsrPlugin_mepc [22]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [20]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9550 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc263  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<22> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [22]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261_9550 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc282  (
    .I0(\VexRiscv/CsrPlugin_mepc [23]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [21]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9552 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc283  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<23> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [23]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281_9552 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc302  (
    .I0(\VexRiscv/CsrPlugin_mepc [24]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [22]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9554 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc303  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<24> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [24]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301_9554 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc322  (
    .I0(\VexRiscv/CsrPlugin_mepc [25]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [23]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9556 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc323  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<25> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [25]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321_9556 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc342  (
    .I0(\VexRiscv/CsrPlugin_mepc [26]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [24]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9558 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc343  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<26> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [26]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341_9558 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc362  (
    .I0(\VexRiscv/CsrPlugin_mepc [27]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [25]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9560 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc363  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<27> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [27]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361_9560 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc382  (
    .I0(\VexRiscv/CsrPlugin_mepc [28]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [26]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9562 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc383  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<28> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [28]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381_9562 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc43  (
    .I0(\VexRiscv/CsrPlugin_mepc [11]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [9]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9564 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc45  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<11> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [11]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_9564 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc402  (
    .I0(\VexRiscv/CsrPlugin_mepc [29]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [27]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9566 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc403  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<29> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [29]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401_9566 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc422  (
    .I0(\VexRiscv/CsrPlugin_mepc [2]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [0]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9568 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc423  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<2> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [2]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_9568 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc442  (
    .I0(\VexRiscv/CsrPlugin_mepc [30]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [28]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9570 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc443  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<30> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [30]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441_9570 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc462  (
    .I0(\VexRiscv/CsrPlugin_mepc [31]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [29]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9572 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc463  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<31> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [31]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461_9572 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc482  (
    .I0(\VexRiscv/CsrPlugin_mepc [3]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [1]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9574 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc483  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<3> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [3]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_9574 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc502  (
    .I0(\VexRiscv/CsrPlugin_mepc [4]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [2]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9576 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc503  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<4> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [4]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_9576 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc522  (
    .I0(\VexRiscv/CsrPlugin_mepc [5]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [3]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9578 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc523  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<5> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [5]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_9578 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc542  (
    .I0(\VexRiscv/CsrPlugin_mepc [6]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [4]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9580 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc543  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<6> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [6]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_9580 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc562  (
    .I0(\VexRiscv/CsrPlugin_mepc [7]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [5]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9582 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc563  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<7> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [7]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_9582 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc582  (
    .I0(\VexRiscv/CsrPlugin_mepc [8]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [6]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9584 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc583  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<8> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [8]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_9584 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc62  (
    .I0(\VexRiscv/CsrPlugin_mepc [12]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [10]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9586 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc63  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<12> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [12]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61_9586 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc602  (
    .I0(\VexRiscv/CsrPlugin_mepc [9]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [7]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9588 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc603  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<9> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [9]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_9588 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc82  (
    .I0(\VexRiscv/CsrPlugin_mepc [13]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [11]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9590 )
  );
  LUT6 #(
    .INIT ( 64'hFDDD5DDDA8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc83  (
    .I0(\VexRiscv/_zz_102_<4>1 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<13> ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [13]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81_9590 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [13])
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_161  (
    .I0(\VexRiscv/_zz_156_ [22]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [22]),
    .O(\VexRiscv/Mmux__zz_36_16 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_15_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .O(N2241)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_61  (
    .I0(\VexRiscv/_zz_156_ [14]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [14]),
    .O(\VexRiscv/Mmux__zz_36_6 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_62  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 ),
    .O(\VexRiscv/Mmux__zz_36_61_9595 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_63  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [14]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_6 ),
    .I5(\VexRiscv/Mmux__zz_36_61_9595 ),
    .O(\VexRiscv/Mmux__zz_36_62_9596 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_6_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .O(N2261)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8177<31>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [31]),
    .I3(\VexRiscv/CsrPlugin_mtval [31]),
    .I4(\VexRiscv/CsrPlugin_mcause_interrupt_8345 ),
    .O(N2301)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_251  (
    .I0(\VexRiscv/_zz_156_ [30]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [30]),
    .O(\VexRiscv/Mmux__zz_36_25 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_252  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ),
    .O(\VexRiscv/Mmux__zz_36_251_9600 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_253  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [30]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_25 ),
    .I5(\VexRiscv/Mmux__zz_36_251_9600 ),
    .O(\VexRiscv/Mmux__zz_36_252_9601 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_24_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .O(N2321)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_231  (
    .I0(\VexRiscv/_zz_156_ [29]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [29]),
    .O(\VexRiscv/Mmux__zz_36_23 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_232  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ),
    .O(\VexRiscv/Mmux__zz_36_231_9604 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_233  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [29]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_23 ),
    .I5(\VexRiscv/Mmux__zz_36_231_9604 ),
    .O(\VexRiscv/Mmux__zz_36_232_9605 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_22_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .O(N2341)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_221  (
    .I0(\VexRiscv/_zz_156_ [28]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [28]),
    .O(\VexRiscv/Mmux__zz_36_221_9607 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_222  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ),
    .O(\VexRiscv/Mmux__zz_36_222_9608 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_223  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [28]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_221_9607 ),
    .I5(\VexRiscv/Mmux__zz_36_222_9608 ),
    .O(\VexRiscv/Mmux__zz_36_223_9609 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_21_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .O(N2361)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_213  (
    .I0(\VexRiscv/_zz_156_ [27]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [27]),
    .O(\VexRiscv/Mmux__zz_36_211_9611 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_214  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ),
    .O(\VexRiscv/Mmux__zz_36_212_9612 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_215  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [27]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_211_9611 ),
    .I5(\VexRiscv/Mmux__zz_36_212_9612 ),
    .O(\VexRiscv/Mmux__zz_36_213_9613 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_20_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .O(N2381)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_201  (
    .I0(\VexRiscv/_zz_156_ [26]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [26]),
    .O(\VexRiscv/Mmux__zz_36_20 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_202  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ),
    .O(\VexRiscv/Mmux__zz_36_201_9616 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_203  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [26]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_20 ),
    .I5(\VexRiscv/Mmux__zz_36_201_9616 ),
    .O(\VexRiscv/Mmux__zz_36_202_9617 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_19_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .O(N2401)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_191  (
    .I0(\VexRiscv/_zz_156_ [25]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [25]),
    .O(\VexRiscv/Mmux__zz_36_19 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_192  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ),
    .O(\VexRiscv/Mmux__zz_36_191_9620 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_193  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [25]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_19 ),
    .I5(\VexRiscv/Mmux__zz_36_191_9620 ),
    .O(\VexRiscv/Mmux__zz_36_192_9621 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_18_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .O(N2421)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_181  (
    .I0(\VexRiscv/_zz_156_ [24]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [24]),
    .O(\VexRiscv/Mmux__zz_36_18 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_182  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ),
    .O(\VexRiscv/Mmux__zz_36_181_9624 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_183  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [24]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_18 ),
    .I5(\VexRiscv/Mmux__zz_36_181_9624 ),
    .O(\VexRiscv/Mmux__zz_36_182_9625 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_17_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .O(N244)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_171  (
    .I0(\VexRiscv/_zz_156_ [23]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [23]),
    .O(\VexRiscv/Mmux__zz_36_17 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_172  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 ),
    .O(\VexRiscv/Mmux__zz_36_171_9628 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_173  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [23]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_17 ),
    .I5(\VexRiscv/Mmux__zz_36_171_9628 ),
    .O(\VexRiscv/Mmux__zz_36_172_9629 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_16_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .O(N246)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_23_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .O(N248)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8185<2>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [2]),
    .I3(\VexRiscv/CsrPlugin_mtval [2]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [2]),
    .O(N250)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_271  (
    .I0(\VexRiscv/_zz_156_ [3]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [3]),
    .O(\VexRiscv/Mmux__zz_36_27 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_273  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [3]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_27 ),
    .I5(\VexRiscv/Mmux__zz_36_271_9634 ),
    .O(\VexRiscv/Mmux__zz_36_272_9635 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_26_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .O(N252)
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_293  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [5]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_29 ),
    .I5(\VexRiscv/Mmux__zz_36_291_9638 ),
    .O(\VexRiscv/Mmux__zz_36_292_9639 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_28_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .O(N254)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_281  (
    .I0(\VexRiscv/_zz_156_ [4]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [4]),
    .O(\VexRiscv/Mmux__zz_36_28 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_283  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [4]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_28 ),
    .I5(\VexRiscv/Mmux__zz_36_281_9642 ),
    .O(\VexRiscv/Mmux__zz_36_282_9643 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_27_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_303  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [6]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_30 ),
    .I5(\VexRiscv/Mmux__zz_36_301_9646 ),
    .O(\VexRiscv/Mmux__zz_36_302_9647 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_29_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .O(N258)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_81  (
    .I0(\VexRiscv/_zz_156_ [16]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [16]),
    .O(\VexRiscv/Mmux__zz_36_8 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_83  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [16]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_8 ),
    .I5(\VexRiscv/Mmux__zz_36_81_9650 ),
    .O(\VexRiscv/Mmux__zz_36_82_9651 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_8_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .O(N260)
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_91  (
    .I0(\VexRiscv/_zz_156_ [17]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [17]),
    .O(\VexRiscv/Mmux__zz_36_9 )
  );
  LUT6 #(
    .INIT ( 64'hEFAEEAAE45044004 ))
  \VexRiscv/Mmux__zz_36_93  (
    .I0(\VexRiscv/_zz_223__6197 ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub [17]),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/Mmux__zz_36_9 ),
    .I5(\VexRiscv/Mmux__zz_36_91_9654 ),
    .O(\VexRiscv/Mmux__zz_36_92_9655 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_9_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .O(N262)
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8185<0>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [0]),
    .I3(\VexRiscv/CsrPlugin_mtval [0]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [0]),
    .O(N264)
  );
  LUT6 #(
    .INIT ( 64'hFFFF880888088808 ))
  \VexRiscv/_n8185<0>  (
    .I0(\VexRiscv/_zz_200_ [0]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/externalInterruptArray_regNext [0]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I5(N264),
    .O(\VexRiscv/_n8185 [0])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8185<1>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [1]),
    .I3(\VexRiscv/CsrPlugin_mtval [1]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [1]),
    .O(N266)
  );
  LUT6 #(
    .INIT ( 64'hFFFF880888088808 ))
  \VexRiscv/_n8185<1>  (
    .I0(\VexRiscv/_zz_200_ [1]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/externalInterruptArray_regNext [1]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I5(N266),
    .O(\VexRiscv/_n8185 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_30_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .O(N268)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_12_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .O(N270)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_3_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .O(N272)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_5_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .O(N2741)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_11_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .O(N2761)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_10_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .O(N2781)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_2_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .O(N2801)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_14_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .O(N2821)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_13_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .O(N2841)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_35_25_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(N2861)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/_zz_379_<17>1_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(N2881)
  );
  LUT6 #(
    .INIT ( 64'hEEFFEEA2EEFFEEFF ))
  \VexRiscv/_zz_379_<17>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(N2881),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_379_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [18]),
    .I1(\VexRiscv/decode_to_execute_RS2 [19]),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .I3(\VexRiscv/decode_to_execute_RS2 [17]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .I5(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o1_9670 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o2  (
    .I0(\VexRiscv/decode_to_execute_RS2 [24]),
    .I1(\VexRiscv/decode_to_execute_RS2 [25]),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .I3(\VexRiscv/decode_to_execute_RS2 [23]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .I5(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o2_9671 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o3  (
    .I0(\VexRiscv/decode_to_execute_RS2 [4]),
    .I1(\VexRiscv/decode_to_execute_RS2 [5]),
    .I2(\VexRiscv/decode_to_execute_RS2 [2]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .I4(\VexRiscv/decode_to_execute_RS2 [0]),
    .I5(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o3_9672 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o4  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_RS2 [13]),
    .I2(\VexRiscv/decode_to_execute_RS2 [10]),
    .I3(\VexRiscv/decode_to_execute_RS2 [11]),
    .I4(\VexRiscv/decode_to_execute_RS2 [6]),
    .I5(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o4_9673 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o5  (
    .I0(\VexRiscv/decode_to_execute_RS2 [30]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_RS2 [28]),
    .I3(\VexRiscv/decode_to_execute_RS2 [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .I5(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o5_9674 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o6  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [9]),
    .I2(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o6_9675 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o7  (
    .I0(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o5_9674 ),
    .I1(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o6_9675 ),
    .I2(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o1_9670 ),
    .I3(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o2_9671 ),
    .I4(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o3_9672 ),
    .I5(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o4_9673 ),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o7_9676 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11411  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [9]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [9]),
    .O(\VexRiscv/Mmux_decode_RS1141_9678 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11101  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [0]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [0]),
    .O(\VexRiscv/Mmux_decode_RS1110 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \VexRiscv/Mmux_decode_RS11103  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/_zz_242_110 ),
    .I2(\VexRiscv/Mmux_decode_RS1110 ),
    .I3(\VexRiscv/Mmux_decode_RS11102_9680 ),
    .I4(\VexRiscv/_zz_35_ [0]),
    .I5(\VexRiscv/_zz_36_ [0]),
    .O(\VexRiscv/decode_RS2 [0])
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11431  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [0]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [0]),
    .O(\VexRiscv/Mmux_decode_RS1143_9681 )
  );
  LUT6 #(
    .INIT ( 64'hFFF7DDD5AAA28880 ))
  \VexRiscv/Mmux_decode_RS11433  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/_zz_242_261 ),
    .I2(\VexRiscv/Mmux_decode_RS1143_9681 ),
    .I3(\VexRiscv/Mmux_decode_RS11431_9682 ),
    .I4(\VexRiscv/_zz_35_ [0]),
    .I5(\VexRiscv/_zz_36_ [0]),
    .O(\VexRiscv/decode_RS1 [0])
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1101  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [18]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [18]),
    .O(\VexRiscv/Mmux_decode_RS110 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11191  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [18]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [18]),
    .O(\VexRiscv/Mmux_decode_RS1119 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11111  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [10]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [10]),
    .O(\VexRiscv/Mmux_decode_RS1111_9685 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1210  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [10]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [10]),
    .O(\VexRiscv/Mmux_decode_RS12 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1111  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [19]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [19]),
    .O(\VexRiscv/Mmux_decode_RS111 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11201  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [19]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [19]),
    .O(\VexRiscv/Mmux_decode_RS1120 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11121  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [11]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [11]),
    .O(\VexRiscv/Mmux_decode_RS11121_9689 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS133  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [11]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [11]),
    .O(\VexRiscv/Mmux_decode_RS13 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_164_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N2901)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_164_5  (
    .I0(N2901),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_164_ )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11210  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [1]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [1]),
    .O(\VexRiscv/Mmux_decode_RS112 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11213  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [1]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [1]),
    .O(\VexRiscv/Mmux_decode_RS11211 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_165_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N2921)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_165_5  (
    .I0(N2921),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_165_ )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11131  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [12]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [12]),
    .O(\VexRiscv/Mmux_decode_RS1113 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS141  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [12]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [12]),
    .O(\VexRiscv/Mmux_decode_RS14 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11391  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [7]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [7]),
    .O(\VexRiscv/Mmux_decode_RS1139_9697 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1301  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [7]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [7]),
    .O(\VexRiscv/Mmux_decode_RS130 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1139  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [20]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [20]),
    .O(\VexRiscv/Mmux_decode_RS113 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11221  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [20]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [20]),
    .O(\VexRiscv/Mmux_decode_RS1122 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11341  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [31]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [31]),
    .O(\VexRiscv/Mmux_decode_RS1134 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1251  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [31]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [31]),
    .O(\VexRiscv/Mmux_decode_RS125 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o5_SW0  (
    .I0(\VexRiscv/_zz_162_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I2(\VexRiscv/_zz_162_ [1]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/_zz_162_ [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N2941)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o5  (
    .I0(N2941),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/_zz_162_ [3]),
    .I3(\VexRiscv/_zz_162_ [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1141  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [21]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [21]),
    .O(\VexRiscv/Mmux_decode_RS114 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11231  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [21]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [21]),
    .O(\VexRiscv/Mmux_decode_RS1123 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11141  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [13]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [13]),
    .O(\VexRiscv/Mmux_decode_RS1114 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS151  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [13]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [13]),
    .O(\VexRiscv/Mmux_decode_RS15 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11161  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [15]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [15]),
    .O(\VexRiscv/Mmux_decode_RS1116 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS171  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [15]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [15]),
    .O(\VexRiscv/Mmux_decode_RS17 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1321  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [9]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [9]),
    .O(\VexRiscv/Mmux_decode_RS132 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11401  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [8]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [8]),
    .O(\VexRiscv/Mmux_decode_RS1140 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1311  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [8]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [8]),
    .O(\VexRiscv/Mmux_decode_RS1311_9712 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \VexRiscv/_zz_234__SW0  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8541 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(N2961)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \VexRiscv/_zz_234_  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_8545 ),
    .I1(\VexRiscv/CsrPlugin_interrupt_valid_8425 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I4(N2961),
    .I5(\VexRiscv/CsrPlugin_hadException_8539 ),
    .O(\VexRiscv/_zz_234__7797 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFCCFFFFFFEC ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetcherflushIt1  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(N2981),
    .I5(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/IBusCachedPlugin_fetcherflushIt )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_booted_8586 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8850 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/_zz_3__8845 ),
    .O(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o1_9715 )
  );
  LUT6 #(
    .INIT ( 64'hF100F00000000000 ))
  \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o3  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8543 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_8542 ),
    .I2(\VexRiscv/decode_arbitration_isFlushed ),
    .I3(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o2_9716 ),
    .I4(\VexRiscv/_n5040 ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .O(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \VexRiscv/_zz_223__SW0  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .O(N3001)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \VexRiscv/_zz_223_  (
    .I0(N3001),
    .I1(\VexRiscv/_zz_156_ [2]),
    .I2(\VexRiscv/_zz_156_ [3]),
    .I3(\VexRiscv/_zz_156_ [4]),
    .I4(\VexRiscv/_zz_156_ [0]),
    .I5(\VexRiscv/_zz_156_ [1]),
    .O(\VexRiscv/_zz_223__6197 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11241  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [22]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [22]),
    .O(\VexRiscv/Mmux_decode_RS1124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11242  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [22]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1124 ),
    .I5(\VexRiscv/_zz_35_ [22]),
    .O(\VexRiscv/Mmux_decode_RS11241_9719 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1151  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [22]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [22]),
    .O(\VexRiscv/Mmux_decode_RS115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1152  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [22]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS115 ),
    .I5(\VexRiscv/_zz_35_ [22]),
    .O(\VexRiscv/Mmux_decode_RS1151_9721 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o5_SW0  (
    .I0(\VexRiscv/_zz_162_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/_zz_162_ [1]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/_zz_162_ [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N3021)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o5  (
    .I0(N3021),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/_zz_162_ [3]),
    .I3(\VexRiscv/_zz_162_ [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11151  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [14]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [14]),
    .O(\VexRiscv/Mmux_decode_RS1115 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11152  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [14]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1115 ),
    .I5(\VexRiscv/_zz_35_ [14]),
    .O(\VexRiscv/Mmux_decode_RS11151_9724 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS161  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [14]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [14]),
    .O(\VexRiscv/Mmux_decode_RS16 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS162  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [14]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS16 ),
    .I5(\VexRiscv/_zz_35_ [14]),
    .O(\VexRiscv/Mmux_decode_RS161_9726 )
  );
  LUT6 #(
    .INIT ( 64'h20AA22A888028A00 ))
  \VexRiscv/_zz_172_1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/execute_BranchPlugin_eq ),
    .I5(\VexRiscv/execute_SrcPlugin_less ),
    .O(\VexRiscv/_zz_172_1_9727 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11331  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [30]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [30]),
    .O(\VexRiscv/Mmux_decode_RS1133 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11332  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [30]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1133 ),
    .I5(\VexRiscv/_zz_35_ [30]),
    .O(\VexRiscv/Mmux_decode_RS11331_9729 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1241  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [30]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [30]),
    .O(\VexRiscv/Mmux_decode_RS124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1242  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [30]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS124 ),
    .I5(\VexRiscv/_zz_35_ [30]),
    .O(\VexRiscv/Mmux_decode_RS1241_9731 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11312  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [29]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [29]),
    .O(\VexRiscv/Mmux_decode_RS11311_9732 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11313  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [29]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS11311_9732 ),
    .I5(\VexRiscv/_zz_35_ [29]),
    .O(\VexRiscv/Mmux_decode_RS11312_9733 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1221  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [29]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [29]),
    .O(\VexRiscv/Mmux_decode_RS122 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1222  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [29]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS122 ),
    .I5(\VexRiscv/_zz_35_ [29]),
    .O(\VexRiscv/Mmux_decode_RS1221_9735 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11301  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [28]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [28]),
    .O(\VexRiscv/Mmux_decode_RS1130 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11302  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [28]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1130 ),
    .I5(\VexRiscv/_zz_35_ [28]),
    .O(\VexRiscv/Mmux_decode_RS11301_9737 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1213  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [28]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [28]),
    .O(\VexRiscv/Mmux_decode_RS1211 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1214  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [28]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1211 ),
    .I5(\VexRiscv/_zz_35_ [28]),
    .O(\VexRiscv/Mmux_decode_RS1212_9739 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11291  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [27]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [27]),
    .O(\VexRiscv/Mmux_decode_RS1129 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11292  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [27]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1129 ),
    .I5(\VexRiscv/_zz_35_ [27]),
    .O(\VexRiscv/Mmux_decode_RS11291_9741 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1201  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [27]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [27]),
    .O(\VexRiscv/Mmux_decode_RS120 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1202  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [27]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS120 ),
    .I5(\VexRiscv/_zz_35_ [27]),
    .O(\VexRiscv/Mmux_decode_RS1201_9743 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11281  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [26]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [26]),
    .O(\VexRiscv/Mmux_decode_RS1128 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11282  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [26]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1128 ),
    .I5(\VexRiscv/_zz_35_ [26]),
    .O(\VexRiscv/Mmux_decode_RS11281_9745 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1191  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [26]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [26]),
    .O(\VexRiscv/Mmux_decode_RS119 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1192  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [26]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS119 ),
    .I5(\VexRiscv/_zz_35_ [26]),
    .O(\VexRiscv/Mmux_decode_RS1191_9747 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11271  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [25]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [25]),
    .O(\VexRiscv/Mmux_decode_RS1127 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11272  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [25]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1127 ),
    .I5(\VexRiscv/_zz_35_ [25]),
    .O(\VexRiscv/Mmux_decode_RS11271_9749 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1181  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [25]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [25]),
    .O(\VexRiscv/Mmux_decode_RS118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1182  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [25]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS118 ),
    .I5(\VexRiscv/_zz_35_ [25]),
    .O(\VexRiscv/Mmux_decode_RS1181_9751 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11261  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [24]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [24]),
    .O(\VexRiscv/Mmux_decode_RS1126 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11262  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [24]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1126 ),
    .I5(\VexRiscv/_zz_35_ [24]),
    .O(\VexRiscv/Mmux_decode_RS11261_9753 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1171  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [24]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [24]),
    .O(\VexRiscv/Mmux_decode_RS117 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1172  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [24]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS117 ),
    .I5(\VexRiscv/_zz_35_ [24]),
    .O(\VexRiscv/Mmux_decode_RS1171_9755 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11251  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [23]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [23]),
    .O(\VexRiscv/Mmux_decode_RS1125 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11252  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_79_ [23]),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS1125 ),
    .I5(\VexRiscv/_zz_35_ [23]),
    .O(\VexRiscv/Mmux_decode_RS11251_9757 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1161  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [23]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [23]),
    .O(\VexRiscv/Mmux_decode_RS116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1162  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_79_ [23]),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_160_ ),
    .I4(\VexRiscv/Mmux_decode_RS116 ),
    .I5(\VexRiscv/_zz_35_ [23]),
    .O(\VexRiscv/Mmux_decode_RS1161_9759 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11321  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [2]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [2]),
    .O(\VexRiscv/Mmux_decode_RS1132 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1231  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [2]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [2]),
    .O(\VexRiscv/Mmux_decode_RS123 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11351  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [3]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [3]),
    .O(\VexRiscv/Mmux_decode_RS1135 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_26_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3]),
    .O(N308)
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1261  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [3]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [3]),
    .O(\VexRiscv/Mmux_decode_RS126 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11371  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [5]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [5]),
    .O(\VexRiscv/Mmux_decode_RS1137 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_28_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5]),
    .O(N310)
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1281  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [5]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [5]),
    .O(\VexRiscv/Mmux_decode_RS128 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11361  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [4]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [4]),
    .O(\VexRiscv/Mmux_decode_RS1136 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_27_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4]),
    .O(N312)
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1271  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [4]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [4]),
    .O(\VexRiscv/Mmux_decode_RS127 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11381  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [6]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [6]),
    .O(\VexRiscv/Mmux_decode_RS1138 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_29_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6]),
    .O(N314)
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS1291  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [6]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [6]),
    .O(\VexRiscv/Mmux_decode_RS129 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11171  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [16]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [16]),
    .O(\VexRiscv/Mmux_decode_RS1117 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS181  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [16]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [16]),
    .O(\VexRiscv/Mmux_decode_RS18 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS11181  (
    .I0(\VexRiscv/_zz_160_110 ),
    .I1(\VexRiscv/_zz_161_110 ),
    .I2(\VexRiscv/_zz_215_ [17]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[24]_equal_319_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [17]),
    .O(\VexRiscv/Mmux_decode_RS1118 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \VexRiscv/Mmux_decode_RS191  (
    .I0(\VexRiscv/_zz_160_261 ),
    .I1(\VexRiscv/_zz_161_261 ),
    .I2(\VexRiscv/_zz_214_ [17]),
    .I3(\VexRiscv/zz_162_[4]_decode_INSTRUCTION[19]_equal_331_o ),
    .I4(\VexRiscv/_zz_161__8544 ),
    .I5(\VexRiscv/_zz_163_ [17]),
    .O(\VexRiscv/Mmux_decode_RS19 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT10  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10145 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10146 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10147 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10142 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10143 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10144 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT13  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10139 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10140 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10141 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT14  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10136 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10137 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10138 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT15  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10133 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10134 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10135 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT16  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10130 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10131 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10132 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT17  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10127 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10128 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10129 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT18  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10124 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10125 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10126 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT19  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10121 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10122 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10123 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT2  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10169 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10170 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10171 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT20  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10118 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10119 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10120 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT21  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10115 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10116 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10117 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT22  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10112 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10113 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10114 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT23  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10193 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10194 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10195 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT24  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10109 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10110 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10111 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT25  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10105 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10107 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10108 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT26  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10190 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10191 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10192 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT27  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10187 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10188 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10189 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT28  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10184 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10185 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10186 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT29  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10181 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10182 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10183 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT3  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10166 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10167 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10168 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT30  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10178 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10179 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10180 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT31  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10175 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10176 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10177 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT32  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10172 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10173 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10174 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT4  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10163 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10164 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10165 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT5  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10160 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10161 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10162 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT6  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10157 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10158 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10159 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT7  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10154 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10155 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10156 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT8  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10151 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10152 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10153 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT9  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10148 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10149 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10150 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17])
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_166_5_SW0  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N376)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_166_5  (
    .I0(N376),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I3(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_166_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_168_5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N378)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_168_5  (
    .I0(N378),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_168_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_167_5_SW0  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N380)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_167_5  (
    .I0(N380),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I3(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_167_ )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_169_5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .O(N382)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_169_5  (
    .I0(N382),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .O(\VexRiscv/_zz_169_ )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/decode_SRC_USE_SUB_LESS_INV_507_o<0>_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(N384)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF10115555 ))
  \VexRiscv/decode_SRC_USE_SUB_LESS_INV_507_o<0>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(N384),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/decode_SRC_USE_SUB_LESS_INV_507_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_12_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1]),
    .O(N386)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_79_1_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8]),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0]),
    .O(N388)
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N392),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N393),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N394),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N395),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N396),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N397),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_225),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_226),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_227),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_211),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_212),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_213),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_214),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_215),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_216),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_217),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_218),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_219),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_220),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_221),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_222),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_223),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_224),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2297),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3034),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_3022),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3583),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3584),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_9856),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1284)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_9857),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_9858),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_9859),
    .R(sys_rst),
    .Q(suart_tx_busy_2296)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_9860),
    .R(sys_rst),
    .Q(suart_tx_pending_2299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_9861),
    .R(sys_rst),
    .Q(suart_rx_busy_2298)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_9862),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_9863),
    .R(sys_rst),
    .Q(suart_rx_pending_2300)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_9864),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_9865),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2303)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_9866),
    .S(sys_rst),
    .Q(spiflash_cs_n_2304)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9867),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9868),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2309)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9869),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2310)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9870),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2314)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9871),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2312)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9872),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2315)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9873),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9874),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9875),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9876),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2320)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9877),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2324)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9878),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2325)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9879),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2327)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9880),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2329)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9881),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2330)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9882),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2335)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9883),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2332)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9884),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2334)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9885),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2339)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9886),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2337)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9887),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2340)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9888),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2342)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9889),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2344)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_9890),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2355)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9891),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2345)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_9892),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_9893),
    .R(sys_rst),
    .Q(basesoc_grant_2356)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_9894),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_9895),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1283)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_10093),
    .I1(half_rate_phy_record0_odt_BRB1_10094),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_10095),
    .I1(half_rate_phy_record0_odt_BRB1_10094),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_10096),
    .I1(half_rate_phy_record0_odt_BRB1_10094),
    .O(half_rate_phy_record0_cke)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_9896),
    .S(sys_rst),
    .Q(suart_tx_2297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_9897),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_9898),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_9899),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_9900),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2321)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_9901),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_9902),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2331)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_9903),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2336)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_9904),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2341)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9905),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9906),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9907),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9908),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9909),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9910),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9911),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9912),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9913),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9914),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9915),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9916),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9917),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9918),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_9919),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2353)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9920),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9921),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_9922),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_9923),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_9924),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_9925),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_9926),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_9927),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_9928),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_9929),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_9930),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<2> ),
    .R(\VexRiscv/_n5008 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<1> ),
    .R(\VexRiscv/_n5008 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<0> ),
    .R(\VexRiscv/_n5008 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0])
  );
  FDR   \VexRiscv/memory_MulDivIterativePlugin_div_done  (
    .C(sys_clk),
    .D(\VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9931 ),
    .R(\VexRiscv/execute_arbitration_isStuckByOthers_inv ),
    .Q(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_795_o ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_done_glue_set_9931 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9932 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7849 )
  );
  FDR   \VexRiscv/CsrPlugin_interrupt_valid  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_valid_glue_set_9933 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/CsrPlugin_interrupt_valid_8425 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8799 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9936 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 )
  );
  FDS   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9937 ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8850 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9938 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6118_cy<3>_rt_9939 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6118_cy<6>_rt_9940 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6118_cy<8>_rt_9941 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6118_cy<16>_rt_9942 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6118_cy<19>_rt_9943 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6118_cy<21>_rt_9944 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6118_cy<22>_rt_9945 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6118_cy<24>_rt_9946 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6118_cy<25>_rt_9947 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6118_cy<26>_rt_9948 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6118_cy<27>_rt_9949 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6118_cy<28>_rt_9950 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6118_cy<29>_rt_9951 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6118_cy<30>_rt_9952 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6118_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6118_cy<31>_rt_9953 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6122_cy<3>_rt_9954 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6122_cy<6>_rt_9955 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6122_cy<8>_rt_9956 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6122_cy<16>_rt_9957 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6122_cy<19>_rt_9958 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6122_cy<21>_rt_9959 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6122_cy<22>_rt_9960 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6122_cy<24>_rt_9961 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6122_cy<25>_rt_9962 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6122_cy<26>_rt_9963 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6122_cy<27>_rt_9964 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6122_cy<28>_rt_9965 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6122_cy<29>_rt_9966 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6122_cy<30>_rt_9967 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6122_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6122_cy<31>_rt_9968 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<1>_rt  (
    .I0(spiflash_clk_5327),
    .O(\Madd_n6194_cy<1>_rt_9969 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5328),
    .O(\Madd_n6194_cy<2>_rt_9970 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2408),
    .O(\Madd_n6194_cy<3>_rt_9971 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2407),
    .O(\Madd_n6194_cy<4>_rt_9972 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2406),
    .O(\Madd_n6194_cy<5>_rt_9973 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2405),
    .O(\Madd_n6194_cy<6>_rt_9974 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2404),
    .O(\Madd_n6194_cy<7>_rt_9975 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2403),
    .O(\Madd_n6194_cy<8>_rt_9976 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2402),
    .O(\Madd_n6194_cy<9>_rt_9977 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2401),
    .O(\Madd_n6194_cy<10>_rt_9978 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2400),
    .O(\Madd_n6194_cy<11>_rt_9979 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2399),
    .O(\Madd_n6194_cy<12>_rt_9980 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2398),
    .O(\Madd_n6194_cy<13>_rt_9981 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2397),
    .O(\Madd_n6194_cy<14>_rt_9982 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2396),
    .O(\Madd_n6194_cy<15>_rt_9983 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2395),
    .O(\Madd_n6194_cy<16>_rt_9984 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2394),
    .O(\Madd_n6194_cy<17>_rt_9985 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2393),
    .O(\Madd_n6194_cy<18>_rt_9986 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2392),
    .O(\Madd_n6194_cy<19>_rt_9987 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2391),
    .O(\Madd_n6194_cy<20>_rt_9988 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2390),
    .O(\Madd_n6194_cy<21>_rt_9989 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2389),
    .O(\Madd_n6194_cy<22>_rt_9990 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6194_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2388),
    .O(\Madd_n6194_cy<23>_rt_9991 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_9992 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9993 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9994 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9995 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9996 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9997 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9998 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9999 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_10000 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_10001 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_10002 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_10003 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_10004 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_10005 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_10006 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_10007 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_10008 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_10009 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_10010 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_10011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_10012 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_10013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_10014 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_10015 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_10016 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_10017 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_10018 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_10019 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_10020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_10021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_10022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<30>_rt_10023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<29>_rt_10024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<28>_rt_10025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<27>_rt_10026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<26>_rt_10027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<25>_rt_10028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<24>_rt_10029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<23>_rt_10030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<22>_rt_10031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<21>_rt_10032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<20>_rt_10033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<19>_rt_10034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<18>_rt_10035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<17>_rt_10036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<16>_rt_10037 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<15>_rt_10038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<14>_rt_10039 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<13>_rt_10040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<12>_rt_10041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<11>_rt_10042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<10>_rt_10043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<9>_rt_10044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<8>_rt_10045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<7>_rt_10046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<6>_rt_10047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<5>_rt_10048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<4>_rt_10049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_cy<3>_rt_10050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_10051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<31>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_xor<31>_rt_10052 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_10053),
    .R(sys_rst),
    .Q(spiflash_clk_5327)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_10054),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_10055),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2191)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_10056),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2207)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_10057),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2277)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2276),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_10058)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_10058),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_10059),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2278)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1487),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_10060)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_10060),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1487)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_10061),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1488)
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10062 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7893 )
  );
  FDR   \VexRiscv/memory_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/memory_arbitration_isValid_rstpot_10063 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/memory_arbitration_isValid_7853 )
  );
  FDR   \VexRiscv/execute_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/execute_arbitration_isValid_rstpot_10064 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/execute_arbitration_isValid_7854 )
  );
  FDR   \VexRiscv/execute_LightShifterPlugin_isActive  (
    .C(sys_clk),
    .D(\VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10065 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/execute_LightShifterPlugin_isActive_7892 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_10066),
    .Q(basesoc_sram_bus_ack_871)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_we_rstpot_10067),
    .Q(basesoc_sdram_cmd_payload_we_1164)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_10068),
    .Q(opsis_i2c_slave_addr_re_1245)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10069),
    .Q(basesoc_interface_we_1294)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sel (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_sel_rstpot_10070),
    .Q(half_rate_phy_phase_sel_238)
  );
  FD   \VexRiscv/CsrPlugin_mip_MSIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_10071 ),
    .Q(\VexRiscv/CsrPlugin_mip_MSIP_8492 )
  );
  FD   \VexRiscv/CsrPlugin_mip_MEIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MEIP_rstpot ),
    .Q(\VexRiscv/CsrPlugin_mip_MEIP_8584 )
  );
  FD   \VexRiscv/CsrPlugin_interrupt_code_3  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10073 ),
    .Q(\VexRiscv/CsrPlugin_interrupt_code [3])
  );
  FD   \VexRiscv/_zz_203_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_203__rstpot_10074 ),
    .Q(\VexRiscv/_zz_203__8493 )
  );
  FD   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10075 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 )
  );
  FD   \VexRiscv/_zz_161_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_161__rstpot_10076 ),
    .Q(\VexRiscv/_zz_161__8544 )
  );
  FD   \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10077 ),
    .Q(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_csrbankarray_csrbank0_sel<13>11_FRB  (
    .C(sys_clk),
    .D(N4211),
    .S(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank0_sel<13>11_FRB_5846 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N4221),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 )
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10094),
    .I1(half_rate_phy_record1_cas_n_BRB6_10230),
    .I2(half_rate_phy_record1_cas_n_BRB7_10231),
    .O(N445)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_cas_n_glue_set (
    .I0(ddram_cas_n_BRB3_10218),
    .I1(ddram_cas_n_BRB4_10219),
    .I2(ddram_cas_n_BRB5_10220),
    .I3(ddram_cas_n_BRB6_10221),
    .I4(ddram_cas_n_BRB7_10222),
    .O(N465)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10094),
    .I1(half_rate_phy_record1_ras_n_BRB1_10232),
    .I2(half_rate_phy_record1_ras_n_BRB4_10233),
    .O(N450)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(ddram_cas_n_BRB3_10218),
    .I1(ddram_cas_n_BRB4_10219),
    .I2(ddram_ras_n_BRB4_10223),
    .I3(ddram_ras_n_BRB5_10224),
    .I4(ddram_cas_n_BRB7_10222),
    .O(N4681)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  Mmux_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(half_rate_phy_record0_odt_BRB1_10094),
    .I1(half_rate_phy_record1_we_n_BRB1_10234),
    .I2(half_rate_phy_record1_we_n_BRB4_10235),
    .O(N455)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(ddram_cas_n_BRB3_10218),
    .I1(ddram_cas_n_BRB4_10219),
    .I2(ddram_we_n_BRB4_10225),
    .I3(ddram_we_n_BRB5_10226),
    .I4(ddram_cas_n_BRB7_10222),
    .O(N4711)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11 (
    .I0(basesoc_interface_adr_0_1_10407),
    .I1(basesoc_interface_adr_3_1_10400),
    .I2(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10411 ),
    .I3(basesoc_interface_we_1_10410),
    .I4(basesoc_interface_adr_5_1_10409),
    .I5(basesoc_interface_adr_4_1_10408),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_ras_n_1277),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_3_10418),
    .O(N4291)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record1_cas_n_BRB0_10087),
    .I1(half_rate_phy_record0_ras_n_BRB1_10210),
    .I2(half_rate_phy_record0_ras_n_BRB2_10211),
    .I3(half_rate_phy_record0_ras_n_BRB3_10212),
    .I4(half_rate_phy_record0_ras_n_BRB4_10213),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_cas_n_1276),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_3_10418),
    .O(N4311)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_cas_n_glue_set (
    .I0(half_rate_phy_record1_cas_n_BRB0_10087),
    .I1(half_rate_phy_record0_ras_n_BRB1_10210),
    .I2(half_rate_phy_record0_cas_n_BRB2_10214),
    .I3(half_rate_phy_record0_cas_n_BRB3_10215),
    .I4(half_rate_phy_record0_ras_n_BRB4_10213),
    .O(half_rate_phy_record0_cas_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_we_n_1278),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_3_10418),
    .O(N4331)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record1_cas_n_BRB0_10087),
    .I1(half_rate_phy_record0_ras_n_BRB1_10210),
    .I2(half_rate_phy_record0_we_n_BRB2_10216),
    .I3(half_rate_phy_record0_we_n_BRB3_10217),
    .I4(half_rate_phy_record0_ras_n_BRB4_10213),
    .O(half_rate_phy_record0_we_n)
  );
  LUT6 #(
    .INIT ( 64'h0008000000000000 ))
  basesoc_sdram_phaseinjector2_command_issue_re1 (
    .I0(basesoc_interface_adr_3_2_10416),
    .I1(basesoc_interface_we_2_10424),
    .I2(basesoc_interface_adr_0_2_10421),
    .I3(basesoc_interface_adr_1_1_10412),
    .I4(_n11158111_FRB_5884),
    .I5(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .O(basesoc_sdram_phaseinjector2_command_issue_re)
  );
  LUT5 #(
    .INIT ( 32'hC1C3C3C3 ))
  _n102191 (
    .I0(_n110511_FRB_5882),
    .I1(phase_sel_3_10420),
    .I2(basesoc_sdram_storage_full_0_3_10418),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I4(basesoc_interface_we_1294),
    .O(_n10219)
  );
  LUT6 #(
    .INIT ( 64'h9999999989999999 ))
  _n102371 (
    .I0(half_rate_phy_record0_odt_BRB1_10094),
    .I1(half_rate_phy_record1_cas_n_BRB8_10236),
    .I2(half_rate_phy_record1_cas_n_BRB9_10237),
    .I3(half_rate_phy_record1_cas_n_BRB10_10238),
    .I4(half_rate_phy_record1_cas_n_BRB11_10239),
    .I5(half_rate_phy_record1_cas_n_BRB12_10240),
    .O(N446)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n11158111_FRB (
    .C(sys_clk),
    .D(N438),
    .R(sys_rst),
    .Q(_n11158111_FRB_5884)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB  (
    .C(sys_clk),
    .D(N439),
    .R(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n110511_FRB (
    .C(sys_clk),
    .D(N440),
    .R(sys_rst),
    .Q(_n110511_FRB_5882)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_10086)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_4_10423),
    .Q(half_rate_phy_record1_cas_n_BRB0_10087)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_10088)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_10093)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_4_10422),
    .Q(half_rate_phy_record0_odt_BRB1_10094)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_10095)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_10096)
  );
  FD   ddram_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_sel_238),
    .Q(ddram_cas_n_BRB0_10097)
  );
  FD   ddram_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cas_n),
    .Q(ddram_cas_n_BRB1_10098)
  );
  FD   ddram_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_ras_n),
    .Q(ddram_ras_n_BRB1_10100)
  );
  FD   ddram_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_we_n),
    .Q(ddram_we_n_BRB1_10102)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_n5006 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_10104 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [31]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_10105 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_10106 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_10107 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3461),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_10108 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [30]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1_10109 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB3_10110 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3441),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB4_10111 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [29]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1_10112 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB3_10113 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3401),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB4_10114 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [28]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1_10115 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB3_10116 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3381),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB4_10117 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [27]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1_10118 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB3_10119 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N336),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB4_10120 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [26]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1_10121 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB3_10122 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N332),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB4_10123 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [25]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1_10124 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB3_10125 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N330),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB4_10126 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [24]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1_10127 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB3_10128 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N328),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB4_10129 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [23]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1_10130 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB3_10131 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N326),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB4_10132 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [22]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1_10133 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB3_10134 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N324),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB4_10135 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [21]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1_10136 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB3_10137 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N322),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB4_10138 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [20]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1_10139 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB3_10140 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N320),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB4_10141 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [19]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1_10142 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB3_10143 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N318),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB4_10144 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [18]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1_10145 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB3_10146 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N316),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB4_10147 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [17]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1_10148 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB3_10149 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N374),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB4_10150 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [16]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1_10151 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB3_10152 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N372),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB4_10153 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [15]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1_10154 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB3_10155 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N370),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB4_10156 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [14]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1_10157 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB3_10158 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3681),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB4_10159 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [13]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1_10160 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB3_10161 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3661),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB4_10162 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [12]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1_10163 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB3_10164 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3641),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB4_10165 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [11]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1_10166 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB3_10167 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3561),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB4_10168 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [10]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1_10169 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB3_10170 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N334),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB4_10171 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [9]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1_10172 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB3_10173 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3621),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB4_10174 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [8]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1_10175 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB3_10176 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3601),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB4_10177 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [7]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1_10178 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB3_10179 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3581),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB4_10180 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [6]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1_10181 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB3_10182 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3541),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB4_10183 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [5]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1_10184 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB3_10185 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3521),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB4_10186 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [4]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1_10187 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB3_10188 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3501),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB4_10189 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [3]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1_10190 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB3_10191 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3481),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB4_10192 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/_zz_115_ [2]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1_10193 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB3_10194 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(N3421),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB4_10195 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_10196 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_10197 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_10198 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_10199)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o7_9334),
    .Q(new_master_wdata_ready0_BRB1_10200)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o8_9335),
    .Q(new_master_wdata_ready0_BRB2_10201)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o9_9336),
    .Q(new_master_wdata_ready0_BRB3_10202)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o5_9332),
    .Q(new_master_wdata_ready0_BRB4_10203)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o6_9333),
    .Q(new_master_wdata_ready0_BRB5_10204)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1_10205 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/n07011 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_10206 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_10207 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5043_inv ),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_10208 )
  );
  LUT4 #(
    .INIT ( 16'hBFFF ))
  half_rate_phy_dfi_p1_wrdata_en1_SW0 (
    .I0(basesoc_interface_adr_5_2_10413),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10414 ),
    .I2(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ),
    .O(N651)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAEAFAEAAAEAA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_257),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_1202),
    .I2(phase_sel_3_10420),
    .I3(basesoc_sdram_storage_full_0_3_10418),
    .I4(N651),
    .I5(basesoc_interface_we_1294),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  FD   half_rate_phy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_ras_n_BRB1_10210)
  );
  FD   half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB2_10211)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N4291),
    .Q(half_rate_phy_record0_ras_n_BRB3_10212)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10219),
    .Q(half_rate_phy_record0_ras_n_BRB4_10213)
  );
  FD   half_rate_phy_record0_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB2_10214)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N4311),
    .Q(half_rate_phy_record0_cas_n_BRB3_10215)
  );
  FD   half_rate_phy_record0_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB2_10216)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N4331),
    .Q(half_rate_phy_record0_we_n_BRB3_10217)
  );
  FD   ddram_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_cas_n_BRB0_10087),
    .Q(ddram_cas_n_BRB3_10218)
  );
  FD   ddram_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_cas_n_BRB1_10088),
    .Q(ddram_cas_n_BRB4_10219)
  );
  FD   ddram_cas_n_BRB6 (
    .C(sdram_half_clk),
    .D(N445),
    .Q(ddram_cas_n_BRB6_10221)
  );
  FD   ddram_cas_n_BRB7 (
    .C(sdram_half_clk),
    .D(N446),
    .Q(ddram_cas_n_BRB7_10222)
  );
  FD   ddram_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(N450),
    .Q(ddram_ras_n_BRB5_10224)
  );
  FD   ddram_we_n_BRB5 (
    .C(sdram_half_clk),
    .D(N455),
    .Q(ddram_we_n_BRB5_10226)
  );
  FDR   \VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_inc_glue_ce_9934 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0_10227 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1  (
    .C(sys_clk),
    .D(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1_10228 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_10199),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_10229)
  );
  FD   half_rate_phy_record1_cas_n_BRB6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_cas_n_1279),
    .Q(half_rate_phy_record1_cas_n_BRB6_10230)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_cas_n_BRB7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .Q(half_rate_phy_record1_cas_n_BRB7_10231)
  );
  FD   half_rate_phy_record1_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_ras_n_1280),
    .Q(half_rate_phy_record1_ras_n_BRB1_10232)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .Q(half_rate_phy_record1_ras_n_BRB4_10233)
  );
  FD   half_rate_phy_record1_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_dfi_p1_we_n_1281),
    .Q(half_rate_phy_record1_we_n_BRB1_10234)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .Q(half_rate_phy_record1_we_n_BRB4_10235)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_record1_cas_n_BRB8 (
    .C(sdram_half_clk),
    .D(phase_sel_4_10423),
    .Q(half_rate_phy_record1_cas_n_BRB8_10236)
  );
  FD   half_rate_phy_record1_cas_n_BRB9 (
    .C(sdram_half_clk),
    .D(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .Q(half_rate_phy_record1_cas_n_BRB9_10237)
  );
  FD   half_rate_phy_record1_cas_n_BRB10 (
    .C(sdram_half_clk),
    .D(basesoc_interface_we_1294),
    .Q(half_rate_phy_record1_cas_n_BRB10_10238)
  );
  FD   half_rate_phy_record1_cas_n_BRB11 (
    .C(sdram_half_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ),
    .Q(half_rate_phy_record1_cas_n_BRB11_10239)
  );
  FD   half_rate_phy_record1_cas_n_BRB12 (
    .C(sdram_half_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(half_rate_phy_record1_cas_n_BRB12_10240)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_10229),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_10241)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_10241),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_10253)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N757),
    .Q(new_master_rdata_valid3_BRB1_10254)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N758),
    .Q(new_master_rdata_valid3_BRB2_10255)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N759),
    .Q(new_master_rdata_valid3_BRB3_10256)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N760),
    .Q(new_master_rdata_valid3_BRB4_10257)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N761),
    .Q(new_master_rdata_valid3_BRB5_10258)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N766),
    .Q(new_master_rdata_valid2_BRB6_10259)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N767),
    .Q(new_master_rdata_valid2_BRB7_10260)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N768),
    .Q(new_master_rdata_valid2_BRB8_10261)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N769),
    .Q(new_master_rdata_valid2_BRB9_10262)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N774),
    .Q(half_rate_phy_rddata_sr_1_BRB4_10267)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N775),
    .Q(half_rate_phy_rddata_sr_1_BRB5_10268)
  );
  FD   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .D(N8541),
    .Q(half_rate_phy_rddata_sr_2_BRB11_10324)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_10330),
    .Q(wr_data_en_d_257)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_7755 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT5 #(
    .INIT ( 32'h0000AAAC ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_7893 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_10062 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101901 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(sys_rst),
    .O(_n10190)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101961 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(sys_rst),
    .O(_n10196)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101781 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(sys_rst),
    .O(_n10178)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101721 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(sys_rst),
    .O(_n10172)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101601 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(sys_rst),
    .O(_n10160)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n102021 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(sys_rst),
    .O(_n10202)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101661 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(sys_rst),
    .O(_n10166)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  _n101841 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(sys_rst),
    .O(_n10184)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF8 ))
  \VexRiscv/decode_arbitration_isStuck10  (
    .I0(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ),
    .I1(\VexRiscv/_zz_223__6197 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_9433 ),
    .I3(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .I4(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/decode_arbitration_isStuck )
  );
  LUT6 #(
    .INIT ( 64'hCCCC0000CC8C0000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o1 (
    .I0(basesoc_sdram_trrdcon_ready_2354),
    .I1(_n6906),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h5040000050500000 ))
  \VexRiscv/Mmux_execute_arbitration_isStuckByOthers11  (
    .I0(\VexRiscv/execute_to_memory_MEMORY_STORE_8081 ),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .I2(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I5(basesoc_vexriscv_dbus_ack),
    .O(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I1(basesoc_sdram_bankmachine3_row_opened_2321),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I1(basesoc_sdram_bankmachine1_row_opened_2311),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I1(basesoc_sdram_bankmachine5_row_opened_2331),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I1(basesoc_sdram_bankmachine6_row_opened_2336),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I1(basesoc_sdram_bankmachine2_row_opened_2316),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I1(basesoc_sdram_bankmachine7_row_opened_2341),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I1(basesoc_sdram_bankmachine4_row_opened_2326),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  basesoc_sdram_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I1(basesoc_sdram_bankmachine0_row_opened_2306),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F030AAAAAA22 ))
  \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1  (
    .I0(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I1(\VexRiscv/_n5040<1>113 ),
    .I2(\VexRiscv/_zz_379_ [17]),
    .I3(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I4(\VexRiscv/execute_arbitration_haltItself ),
    .I5(\VexRiscv/execute_arbitration_isStuck_inv ),
    .O(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_10077 )
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(sys_rst),
    .I4(_n10895_inv),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2307),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9867)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine1_cmd_ready),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(sys_rst),
    .I4(_n10905_inv),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2312),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9871)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(sys_rst),
    .I4(_n10915_inv),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2317),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9873)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine3_cmd_ready),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(sys_rst),
    .I4(_n10925_inv),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2322),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9875)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine4_cmd_ready),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(sys_rst),
    .I4(_n10935_inv),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2327),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9879)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine5_cmd_ready),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(sys_rst),
    .I4(_n10945_inv),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2332),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9883)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(sys_rst),
    .I4(_n10955_inv),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2337),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9886)
  );
  LUT6 #(
    .INIT ( 64'hFF7FFF7FFF7F0000 ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine7_cmd_ready),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(sys_rst),
    .I4(_n10965_inv),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2342),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9888)
  );
  LUT5 #(
    .INIT ( 32'h45444044 ))
  \VexRiscv/execute_LightShifterPlugin_isActive_rstpot  (
    .I0(\VexRiscv/decode_arbitration_isFlushed ),
    .I1(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/_zz_223__6197 ),
    .I4(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_rstpot_10065 )
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n10977_inv),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I2(sys_rst),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_ready_2355),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_9890)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1713_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(spiflash_dq_oe_2303),
    .O(spiflash_dq_oe_glue_set_9865)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2304),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_1714_o ),
    .O(spiflash_cs_n_glue_rst_9866)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_287_o),
    .I1(basesoc_zero_old_trigger_929),
    .I2(basesoc_zero_clear),
    .I3(basesoc_zero_pending_2294),
    .O(basesoc_zero_pending_glue_set_9857)
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_clear),
    .I1(suart_tx_pending_2299),
    .I2(suart_tx_old_trigger_997),
    .I3(suart_tx_trigger),
    .O(suart_tx_pending_glue_set_9860)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_998),
    .I1(suart_rx_fifo_readable_2302),
    .I2(suart_rx_clear),
    .I3(suart_rx_pending_2300),
    .O(suart_rx_pending_glue_set_9863)
  );
  LUT6 #(
    .INIT ( 64'hFFAA2AAA2AAA2AAA ))
  \VexRiscv/CsrPlugin_interrupt_code_3_rstpot  (
    .I0(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .I1(\VexRiscv/CsrPlugin_mie_MSIE_7887 ),
    .I2(\VexRiscv/CsrPlugin_mip_MSIP_8492 ),
    .I3(\VexRiscv/CsrPlugin_mstatus_MIE_7891 ),
    .I4(\VexRiscv/CsrPlugin_mip_MEIP_8584 ),
    .I5(\VexRiscv/CsrPlugin_mie_MEIE_7889 ),
    .O(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_10073 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \VexRiscv/CsrPlugin_interrupt_valid_glue_set  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MIE_7891 ),
    .I1(\VexRiscv/CsrPlugin_mie_MEIE_7889 ),
    .I2(\VexRiscv/CsrPlugin_mip_MEIP_8584 ),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_7887 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_8492 ),
    .O(\VexRiscv/CsrPlugin_interrupt_valid_glue_set_9933 )
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1296),
    .I1(opsisi2c_state_FSM_FFd4_1298),
    .I2(opsisi2c_state_FSM_FFd3_1297),
    .I3(opsisi2c_state_FSM_FFd1_1295),
    .I4(opsis_i2c_data_bit_1488),
    .I5(opsis_i2c_data_drv_2295),
    .O(opsis_i2c_sda_drv_reg_glue_set_9895)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_31__SW1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .O(N9201)
  );
  LUT6 #(
    .INIT ( 64'h7DFF7DAA28FF7DAA ))
  \VexRiscv/_zz_31_  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(N9201),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/_zz_172_1_9727 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/_zz_31__7275 )
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<11>  (
    .I0(\VexRiscv/_zz_156_ [11]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [11])
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  suart_rx_fifo_readable_glue_set (
    .I0(suart_rx_clear),
    .I1(suart_rx_fifo_readable_2302),
    .I2(n0185),
    .O(suart_rx_fifo_readable_glue_set_9862)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2296),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .O(suart_tx_busy_glue_set_9859)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I3(sys_rst),
    .I4(\basesoc_interface_adr[0] ),
    .O(opsis_i2c_slave_addr_re_rstpot_10068)
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<5>  (
    .I0(\VexRiscv/_zz_156_ [5]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<6>  (
    .I0(\VexRiscv/_zz_156_ [6]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<7>  (
    .I0(\VexRiscv/_zz_156_ [7]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<8>  (
    .I0(\VexRiscv/_zz_156_ [8]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<9>  (
    .I0(\VexRiscv/_zz_156_ [9]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_288__Madd_lut<10>  (
    .I0(\VexRiscv/_zz_156_ [10]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  suart_tx_fifo_readable_glue_set (
    .I0(suart_sink_ready_933),
    .I1(suart_tx_fifo_readable_2301),
    .I2(n0164),
    .O(suart_tx_fifo_readable_glue_set_9894)
  );
  LUT5 #(
    .INIT ( 32'h2F222222 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I4(\VexRiscv/_zz_114__7895 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9936 )
  );
  LUT6 #(
    .INIT ( 64'h08807DF5088028A0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_RS1 [1]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h0015581011101010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT102  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT103_8963 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .I3(sys_rst),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_10069)
  );
  LUT6 #(
    .INIT ( 64'h5557555500020000 ))
  \VexRiscv/memory_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/_n5224_inv ),
    .I1(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I2(\VexRiscv/decode_arbitration_isFlushed ),
    .I3(\VexRiscv/execute_arbitration_haltItself ),
    .I4(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I5(\VexRiscv/memory_arbitration_isValid_7853 ),
    .O(\VexRiscv/memory_arbitration_isValid_rstpot_10063 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(Mcount_suart_tx_fifo_level0_lut[3]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<2>  (
    .I0(\VexRiscv/_zz_115_ [2]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<3>  (
    .I0(\VexRiscv/_zz_115_ [3]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<4>  (
    .I0(\VexRiscv/_zz_115_ [4]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<11>  (
    .I0(\VexRiscv/_zz_115_ [11]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<12>  (
    .I0(\VexRiscv/_zz_115_ [12]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<13>  (
    .I0(\VexRiscv/_zz_115_ [13]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<14>  (
    .I0(\VexRiscv/_zz_115_ [14]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<15>  (
    .I0(\VexRiscv/_zz_115_ [15]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<16>  (
    .I0(\VexRiscv/_zz_115_ [16]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<17>  (
    .I0(\VexRiscv/_zz_115_ [17]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<18>  (
    .I0(\VexRiscv/_zz_115_ [18]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut<19>  (
    .I0(\VexRiscv/_zz_115_ [19]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_25_o_equal_413_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_predictionJumpInterface_payload_lut [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<0>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__1_7813 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .O(\VexRiscv/Madd__zz_313__lut [0])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<1>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__2_7814 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .O(\VexRiscv/Madd__zz_313__lut [1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<2>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__3_7815 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .O(\VexRiscv/Madd__zz_313__lut [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<3>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__4_7816 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .O(\VexRiscv/Madd__zz_313__lut [3])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<4>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__5_7817 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .O(\VexRiscv/Madd__zz_313__lut [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<5>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__6_7818 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .O(\VexRiscv/Madd__zz_313__lut [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<6>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__7_7819 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .O(\VexRiscv/Madd__zz_313__lut [6])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<7>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__8_7820 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .O(\VexRiscv/Madd__zz_313__lut [7])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<8>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__9_7821 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .O(\VexRiscv/Madd__zz_313__lut [8])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<9>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__10_7822 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .O(\VexRiscv/Madd__zz_313__lut [9])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<10>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__11_7823 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .O(\VexRiscv/Madd__zz_313__lut [10])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<11>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__12_7824 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .O(\VexRiscv/Madd__zz_313__lut [11])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<12>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__13_7825 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .O(\VexRiscv/Madd__zz_313__lut [12])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<13>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__14_7826 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .O(\VexRiscv/Madd__zz_313__lut [13])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<14>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__15_7827 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .O(\VexRiscv/Madd__zz_313__lut [14])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<15>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__16_7828 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .O(\VexRiscv/Madd__zz_313__lut [15])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<16>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__17_7829 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .O(\VexRiscv/Madd__zz_313__lut [16])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<17>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__18_7830 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .O(\VexRiscv/Madd__zz_313__lut [17])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<18>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__19_7831 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .O(\VexRiscv/Madd__zz_313__lut [18])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<19>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__20_7832 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .O(\VexRiscv/Madd__zz_313__lut [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<20>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__21_7833 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .O(\VexRiscv/Madd__zz_313__lut [20])
  );
  LUT3 #(
    .INIT ( 8'hF2 ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_2295),
    .I1(opsis_i2c_data_drv_stop),
    .I2(opsis_i2c_data_drv_en),
    .O(opsis_i2c_data_drv_glue_set_9858)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .I1(refresher_state_FSM_FFd2_1300),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(multiplexer_state_FSM_FFd1_1334),
    .I4(multiplexer_state_FSM_FFd2_1335),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_9856)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  opsisi2c_storage_full_rstpot (
    .I0(opsisi2c_storage_full_2207),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_10056)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2277),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_10057)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_zz_161__rstpot  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ),
    .I1(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .I2(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(\VexRiscv/_zz_161__rstpot_10076 )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<21>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__22_7834 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .O(\VexRiscv/Madd__zz_313__lut [21])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<22>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__23_7835 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .O(\VexRiscv/Madd__zz_313__lut [22])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<23>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__24_7836 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .O(\VexRiscv/Madd__zz_313__lut [23])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<24>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__25_7837 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .O(\VexRiscv/Madd__zz_313__lut [24])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<25>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__26_7838 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .O(\VexRiscv/Madd__zz_313__lut [25])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<26>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__27_7839 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .O(\VexRiscv/Madd__zz_313__lut [26])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<27>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__28_7840 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .O(\VexRiscv/Madd__zz_313__lut [27])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<28>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__29_7841 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .O(\VexRiscv/Madd__zz_313__lut [28])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<29>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__30_7842 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .O(\VexRiscv/Madd__zz_313__lut [29])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<30>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/_zz_322__31_7843 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .O(\VexRiscv/Madd__zz_313__lut [30])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<31>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_31_7844 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .O(\VexRiscv/Madd__zz_313__lut [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Madd__zz_327__Madd_lut<0>  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/_zz_322__1_7813 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .O(\VexRiscv/Madd__zz_327__Madd_lut [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5326),
    .I1(spiflash_clk_5327),
    .O(spiflash_clk_rstpot_10053)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \VexRiscv/CsrPlugin_mip_MEIP_rstpot1  (
    .I0(\VexRiscv/_zz_200_ [1]),
    .I1(\VexRiscv/externalInterruptArray_regNext [1]),
    .I2(\VexRiscv/_zz_200_ [0]),
    .I3(\VexRiscv/externalInterruptArray_regNext [0]),
    .O(\VexRiscv/CsrPlugin_mip_MEIP_rstpot )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n10134),
    .I4(opsis_i2c_data_bit_1488),
    .O(opsis_i2c_data_bit_rstpot_10061)
  );
  LUT6 #(
    .INIT ( 64'h0A0A00000C0A0C00 ))
  \VexRiscv/execute_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_arbitration_isValid ),
    .I2(\VexRiscv/decode_arbitration_isFlushed ),
    .I3(\VexRiscv/_n5040 ),
    .I4(N9221),
    .I5(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/execute_arbitration_isValid_rstpot_10064 )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine0_row_opened_2306),
    .I1
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(n0506),
    .I4(basesoc_sdram_bankmachine0_row_close),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(N9241)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_4961),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd2_4962),
    .I3(N9241),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I5(bankmachine0_state_FSM_FFd1_1302),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_2311),
    .I1
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(N9261)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_4956),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd2_4957),
    .I3(N9261),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I5(bankmachine1_state_FSM_FFd1_1304),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_2316),
    .I1
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(n0681),
    .I4(basesoc_sdram_bankmachine2_row_close),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(N9281)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_4966),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd2_4967),
    .I3(N9281),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I5(bankmachine2_state_FSM_FFd1_1306),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_2321),
    .I1
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(n0768),
    .I4(basesoc_sdram_bankmachine3_row_close),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(N9301)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_4971),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd2_4972),
    .I3(N9301),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I5(bankmachine3_state_FSM_FFd1_1308),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine4_row_opened_2326),
    .I1
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(N9321)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(bankmachine4_state_FSM_FFd3_4976),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd2_4977),
    .I3(N9321),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I5(bankmachine4_state_FSM_FFd1_1310),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine5_row_opened_2331),
    .I1
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(N9341)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(bankmachine5_state_FSM_FFd3_4981),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd2_4982),
    .I3(N9341),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I5(bankmachine5_state_FSM_FFd1_1312),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine6_row_opened_2336),
    .I1
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(n1029),
    .I4(basesoc_sdram_bankmachine6_row_close),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(N9361)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(bankmachine6_state_FSM_FFd3_4986),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd2_4987),
    .I3(N9361),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I5(bankmachine6_state_FSM_FFd1_1314),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine7_row_opened_2341),
    .I1
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(n1116),
    .I4(basesoc_sdram_bankmachine7_row_close),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(N9381)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(bankmachine7_state_FSM_FFd3_4991),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd2_4992),
    .I3(N9381),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I5(bankmachine7_state_FSM_FFd1_1316),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N9401)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I3(N9401),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1332),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .O(N9421)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I3(N9421),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1331),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h1010111000000100 ))
  wr_data_en_d_rstpot (
    .I0(phase_sel_255),
    .I1(sys2x_rst),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ),
    .I4(N9461),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1202),
    .O(wr_data_en_d_rstpot_10330)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n10160),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_trccon_count[1]),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9868)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n10160),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .I2(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine0_trascon_count[1]),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9869)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n10166),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_trccon_count[1]),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9870)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n10166),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .I2(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine1_trascon_count[1]),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9872)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10172),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_trccon_count[1]),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9874)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10172),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .I2(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine2_trascon_count[1]),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9876)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10178),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_trccon_count[1]),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9877)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10178),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .I2(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine3_trascon_count[1]),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9878)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10184),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_trccon_count[1]),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9880)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10184),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .I2(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine4_trascon_count[1]),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9881)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10190),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .I2(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine5_trascon_count[1]),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9882)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10190),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_trccon_count[1]),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9884)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10196),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_trccon_count[1]),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9885)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10196),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .I2(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine6_trascon_count[1]),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9887)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10202),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_trccon_count[1]),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9889)
  );
  LUT4 #(
    .INIT ( 16'h4454 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10202),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .I2(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I3(basesoc_sdram_bankmachine7_trascon_count[1]),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9891)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_238),
    .I1(half_rate_phy_phase_half_182),
    .I2(half_rate_phy_phase_sys_323),
    .O(half_rate_phy_phase_sel_rstpot_10070)
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \VexRiscv/_zz_203__rstpot  (
    .I0(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .I1(basesoc_vexriscv_ibus_ack),
    .I2(\VexRiscv/_zz_202_ [1]),
    .I3(\VexRiscv/_zz_202_ [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .I5(\VexRiscv/_zz_202_ [0]),
    .O(\VexRiscv/_zz_203__rstpot_10074 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_4951),
    .I1(_n6517[23]),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I3(basesoc_slave_sel[4]),
    .I4(rhs_array_muxed47),
    .I5(cache_state_FSM_FFd1_1337),
    .O(\cache_state_FSM_FFd3-In2_9315 )
  );
  LUT6 #(
    .INIT ( 64'h55565556999A559A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<2>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h6A59AA596A6AAA6A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<3>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h6A59AA596A6AAA6A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<4>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<12>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<13>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<14>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<15>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<16>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<17>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<18>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18])
  );
  LUT6 #(
    .INIT ( 64'h6A66AA566A66AAA6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<19>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .I4(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_sdram_cmd_payload_we_rstpot (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(refresher_state_FSM_FFd2_1300),
    .I2(multiplexer_state_FSM_FFd1_1334),
    .I3(sys_rst),
    .I4(multiplexer_state_FSM_FFd3_1336),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .O(basesoc_sdram_cmd_payload_we_rstpot_10067)
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready2_6021),
    .I2(basesoc_port_cmd_ready14_6014),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready4),
    .I2(litedramwishbone2native_state_FSM_FFd3_3012),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_3012),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAEA ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o5_SW0 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_9144),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_9142),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_9143),
    .O(N948)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o5 (
    .I0(rhs_array_muxed6),
    .I1(_n6906),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I5(N948),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11343_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [31]),
    .I4(\VexRiscv/Mmux_decode_RS1134 ),
    .I5(\VexRiscv/_zz_35_ [31]),
    .O(N950)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1253_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [31]),
    .I4(\VexRiscv/Mmux_decode_RS125 ),
    .I5(\VexRiscv/_zz_35_ [31]),
    .O(N952)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1143_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [21]),
    .I4(\VexRiscv/Mmux_decode_RS114 ),
    .I5(\VexRiscv/_zz_35_ [21]),
    .O(N954)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11233_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [21]),
    .I4(\VexRiscv/Mmux_decode_RS1123 ),
    .I5(\VexRiscv/_zz_35_ [21]),
    .O(N956)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11311_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [20]),
    .I4(\VexRiscv/Mmux_decode_RS113 ),
    .I5(\VexRiscv/_zz_35_ [20]),
    .O(N958)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11223_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [20]),
    .I4(\VexRiscv/Mmux_decode_RS1122 ),
    .I5(\VexRiscv/_zz_35_ [20]),
    .O(N960)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11110_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [19]),
    .I4(\VexRiscv/Mmux_decode_RS111 ),
    .I5(\VexRiscv/_zz_35_ [19]),
    .O(N962)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11203_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [19]),
    .I4(\VexRiscv/Mmux_decode_RS1120 ),
    .I5(\VexRiscv/_zz_35_ [19]),
    .O(N964)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1103_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [18]),
    .I4(\VexRiscv/Mmux_decode_RS110 ),
    .I5(\VexRiscv/_zz_35_ [18]),
    .O(N966)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11193_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [18]),
    .I4(\VexRiscv/Mmux_decode_RS1119 ),
    .I5(\VexRiscv/_zz_35_ [18]),
    .O(N968)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11183_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [17]),
    .I4(\VexRiscv/Mmux_decode_RS1118 ),
    .I5(\VexRiscv/_zz_35_ [17]),
    .O(N970)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS193_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [17]),
    .I4(\VexRiscv/Mmux_decode_RS19 ),
    .I5(\VexRiscv/_zz_35_ [17]),
    .O(N972)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11173_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [16]),
    .I4(\VexRiscv/Mmux_decode_RS1117 ),
    .I5(\VexRiscv/_zz_35_ [16]),
    .O(N974)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS183_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [16]),
    .I4(\VexRiscv/Mmux_decode_RS18 ),
    .I5(\VexRiscv/_zz_35_ [16]),
    .O(N976)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11163_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [15]),
    .I4(\VexRiscv/Mmux_decode_RS1116 ),
    .I5(\VexRiscv/_zz_35_ [15]),
    .O(N9781)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS173_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [15]),
    .I4(\VexRiscv/Mmux_decode_RS17 ),
    .I5(\VexRiscv/_zz_35_ [15]),
    .O(N9801)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11143_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [13]),
    .I4(\VexRiscv/Mmux_decode_RS1114 ),
    .I5(\VexRiscv/_zz_35_ [13]),
    .O(N9821)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS153_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [13]),
    .I4(\VexRiscv/Mmux_decode_RS15 ),
    .I5(\VexRiscv/_zz_35_ [13]),
    .O(N9841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11133_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [12]),
    .I4(\VexRiscv/Mmux_decode_RS1113 ),
    .I5(\VexRiscv/_zz_35_ [12]),
    .O(N9861)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS143_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [12]),
    .I4(\VexRiscv/Mmux_decode_RS14 ),
    .I5(\VexRiscv/_zz_35_ [12]),
    .O(N9881)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11123_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [11]),
    .I4(\VexRiscv/Mmux_decode_RS11121_9689 ),
    .I5(\VexRiscv/_zz_35_ [11]),
    .O(N9901)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS135_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [11]),
    .I4(\VexRiscv/Mmux_decode_RS13 ),
    .I5(\VexRiscv/_zz_35_ [11]),
    .O(N9921)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11113_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [10]),
    .I4(\VexRiscv/Mmux_decode_RS1111_9685 ),
    .I5(\VexRiscv/_zz_35_ [10]),
    .O(N9941)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1212_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [10]),
    .I4(\VexRiscv/Mmux_decode_RS12 ),
    .I5(\VexRiscv/_zz_35_ [10]),
    .O(N9961)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11413_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [9]),
    .I4(\VexRiscv/Mmux_decode_RS1141_9678 ),
    .I5(\VexRiscv/_zz_35_ [9]),
    .O(N9981)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1323_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [9]),
    .I4(\VexRiscv/Mmux_decode_RS132 ),
    .I5(\VexRiscv/_zz_35_ [9]),
    .O(N10001)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11403_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [8]),
    .I4(\VexRiscv/Mmux_decode_RS1140 ),
    .I5(\VexRiscv/_zz_35_ [8]),
    .O(N10021)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1313_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [8]),
    .I4(\VexRiscv/Mmux_decode_RS1311_9712 ),
    .I5(\VexRiscv/_zz_35_ [8]),
    .O(N10041)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11393_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [7]),
    .I4(\VexRiscv/Mmux_decode_RS1139_9697 ),
    .I5(\VexRiscv/_zz_35_ [7]),
    .O(N10061)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1303_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [7]),
    .I4(\VexRiscv/Mmux_decode_RS130 ),
    .I5(\VexRiscv/_zz_35_ [7]),
    .O(N10081)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11383_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [6]),
    .I4(\VexRiscv/Mmux_decode_RS1138 ),
    .I5(\VexRiscv/_zz_35_ [6]),
    .O(N10101)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1293_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [6]),
    .I4(\VexRiscv/Mmux_decode_RS129 ),
    .I5(\VexRiscv/_zz_35_ [6]),
    .O(N1012)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11373_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [5]),
    .I4(\VexRiscv/Mmux_decode_RS1137 ),
    .I5(\VexRiscv/_zz_35_ [5]),
    .O(N1014)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1283_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [5]),
    .I4(\VexRiscv/Mmux_decode_RS128 ),
    .I5(\VexRiscv/_zz_35_ [5]),
    .O(N1016)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11363_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [4]),
    .I4(\VexRiscv/Mmux_decode_RS1136 ),
    .I5(\VexRiscv/_zz_35_ [4]),
    .O(N1018)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1273_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [4]),
    .I4(\VexRiscv/Mmux_decode_RS127 ),
    .I5(\VexRiscv/_zz_35_ [4]),
    .O(N1020)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11353_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [3]),
    .I4(\VexRiscv/Mmux_decode_RS1135 ),
    .I5(\VexRiscv/_zz_35_ [3]),
    .O(N1022)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1263_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [3]),
    .I4(\VexRiscv/Mmux_decode_RS126 ),
    .I5(\VexRiscv/_zz_35_ [3]),
    .O(N1024)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11323_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [2]),
    .I4(\VexRiscv/Mmux_decode_RS1132 ),
    .I5(\VexRiscv/_zz_35_ [2]),
    .O(N1026)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS1233_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [2]),
    .I4(\VexRiscv/Mmux_decode_RS123 ),
    .I5(\VexRiscv/_zz_35_ [2]),
    .O(N1028)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11212_SW0  (
    .I0(\VexRiscv/_zz_242_261 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/_zz_79_ [1]),
    .I4(\VexRiscv/Mmux_decode_RS112 ),
    .I5(\VexRiscv/_zz_35_ [1]),
    .O(N1030)
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \VexRiscv/Mmux_decode_RS11215_SW0  (
    .I0(\VexRiscv/_zz_242_110 ),
    .I1(\VexRiscv/_zz_160_ ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/_zz_79_ [1]),
    .I4(\VexRiscv/Mmux_decode_RS11211 ),
    .I5(\VexRiscv/_zz_35_ [1]),
    .O(N1032)
  );
  LUT5 #(
    .INIT ( 32'hCCD4AAB2 ))
  \VexRiscv/Mmux_execute_SrcPlugin_less11  (
    .I0(\VexRiscv/_zz_151_ [31]),
    .I1(\VexRiscv/_zz_156_ [31]),
    .I2(\VexRiscv/_zz_288_ [31]),
    .I3(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I4(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_8077 ),
    .O(\VexRiscv/execute_SrcPlugin_less )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>24 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>25 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready3_5842),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(litedramwishbone2native_state_FSM_FFd3_3012),
    .I3(basesoc_port_cmd_ready4),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>24 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>25 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready3_5842),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>19 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>30 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT6 #(
    .INIT ( 64'h4544CFCCEFEECFCC ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1111  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/_zz_234__7797 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/n07011 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I5(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \VexRiscv/decode_arbitration_isFlushed1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I2(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/_zz_235_ ),
    .I5(\VexRiscv/_zz_234__7797 ),
    .O(\VexRiscv/decode_arbitration_isFlushed )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[2]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_36_272  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .I4(\VexRiscv/_zz_151_ [4]),
    .I5(\VexRiscv/_zz_151_ [2]),
    .O(\VexRiscv/Mmux__zz_36_271_9634 )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o131_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [0]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .O(N1541)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o122_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .O(N1561)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o130_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [1]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .O(N1581)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o121_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [10]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .O(N1601)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o125_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .O(N1641)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o126_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [6]),
    .O(N1661)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o127_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [5]),
    .O(N1681)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o128_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [4]),
    .O(N1701)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o129_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [2]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [3]),
    .O(N1721)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o124_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [7]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .O(N1741)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o11_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(N1761)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o13_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .O(N178)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o15_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .O(N180)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o16_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [26]),
    .O(N182)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o118_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .O(N184)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o117_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [14]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .O(N186)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o116_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [15]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .O(N188)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o115_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [16]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .O(N190)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o112_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .O(N192)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o120_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [11]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .O(N194)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o18_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .O(N196)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o114_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [17]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .O(N198)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o110_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .O(N200)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o19_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [22]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [23]),
    .O(N202)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o113_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [18]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [19]),
    .O(N204)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o17_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [24]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [25]),
    .O(N206)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o111_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [20]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [21]),
    .O(N208)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o119_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [12]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [13]),
    .O(N2101)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o14_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [27]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [28]),
    .O(N2121)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o12_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [29]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [30]),
    .O(N2141)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o123_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [8]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_accumulator [9]),
    .O(N2161)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[1]),
    .O(\Result<1>10 )
  );
  LUT6 #(
    .INIT ( 64'hAFFFEFFF05550111 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT21  (
    .I0(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I2(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I3(\VexRiscv/_zz_225_ ),
    .I4(\VexRiscv/n07011 ),
    .I5(\VexRiscv/execute_to_memory_MEMORY_STORE_8081 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n10329_inv1 (
    .I0(suart_tx_busy_2296),
    .I1(suart_sink_ready_933),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_uart_clk_txen_964),
    .O(_n10329_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(_n11158111_FRB_5884),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \VexRiscv/execute_arbitration_isStuck_inv261  (
    .I0(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ),
    .I1(\VexRiscv/_zz_223__6197 ),
    .I2(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .I3(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/execute_arbitration_isStuck_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AFFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n6906),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(basesoc_sdram_trrdcon_ready_2354),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281251  (
    .I0(\VexRiscv/memory_to_writeBack_PC [3]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [3])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281291  (
    .I0(\VexRiscv/memory_to_writeBack_PC [7]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [7])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281311  (
    .I0(\VexRiscv/memory_to_writeBack_PC [9]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [9])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281301  (
    .I0(\VexRiscv/memory_to_writeBack_PC [8]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [8])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128131  (
    .I0(\VexRiscv/memory_to_writeBack_PC [12]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [12])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [14]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [14])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128125  (
    .I0(\VexRiscv/memory_to_writeBack_PC [11]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [11])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281241  (
    .I0(\VexRiscv/memory_to_writeBack_PC [31]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [31])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281231  (
    .I0(\VexRiscv/memory_to_writeBack_PC [30]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [30])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281211  (
    .I0(\VexRiscv/memory_to_writeBack_PC [29]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [29])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281201  (
    .I0(\VexRiscv/memory_to_writeBack_PC [28]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [28])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [27]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [27])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [26]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [26])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [25]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [25])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [24]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [24])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [23]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [23])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281221  (
    .I0(\VexRiscv/memory_to_writeBack_PC [2]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [2])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281271  (
    .I0(\VexRiscv/memory_to_writeBack_PC [5]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [5])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281261  (
    .I0(\VexRiscv/memory_to_writeBack_PC [4]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [4])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281281  (
    .I0(\VexRiscv/memory_to_writeBack_PC [6]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [6])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [16]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [16])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [17]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [17])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [18]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [18])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [15]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [15])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [22]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [22])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281131  (
    .I0(\VexRiscv/memory_to_writeBack_PC [21]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [21])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281121  (
    .I0(\VexRiscv/memory_to_writeBack_PC [20]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [20])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux1281101  (
    .I0(\VexRiscv/memory_to_writeBack_PC [19]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [19])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [13]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [13])
  );
  LUT4 #(
    .INIT ( 16'hE2AA ))
  \VexRiscv/mux128111  (
    .I0(\VexRiscv/memory_to_writeBack_PC [10]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I2(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [10])
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10503_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2335),
    .O(_n10503_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10521_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2340),
    .O(_n10521_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10467_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2325),
    .O(_n10467_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10449_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2320),
    .O(_n10449_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10413_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2310),
    .O(_n10413_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10539_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2345),
    .O(_n10539_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10431_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2315),
    .O(_n10431_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10485_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2330),
    .O(_n10485_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n6906),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8972 )
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n6906),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_9146),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_9148),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_9150),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_9152),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n6906),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_9192),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_9194),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o6_9196),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_9198),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000002000000 ))
  \VexRiscv/_n5218_inv1  (
    .I0(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8043 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/_zz_224_ ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o ),
    .I5(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/_n5218_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_2306),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674),
    .O(N76)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2316),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766),
    .O(N841)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2326),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858),
    .O(N9210)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2336),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950),
    .O(N10010)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0D0D0D0D0D000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(rhs_array_muxed6),
    .I1(_n6906),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_31  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [11]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [11]),
    .O(\VexRiscv/_zz_156_ [11])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [12]),
    .O(\VexRiscv/_zz_156_ [12])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [13]),
    .O(\VexRiscv/_zz_156_ [13])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .O(\VexRiscv/_zz_156_ [14])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/_zz_156_ [15])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/_zz_156_ [16])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/_zz_156_ [17])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/_zz_156_ [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_2311),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2321),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine5_row_opened_2331),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hFFFF77F7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2341),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(refresher_state_FSM_FFd2_1300),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996),
    .O(N1041)
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/_zz_156_ [19])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_392_o2),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed6),
    .I3(_n6906),
    .I4(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n6906),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_9305 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_9308 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_9312 )
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/_zz_156_ [20])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/_zz_156_ [21])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/_zz_156_ [22])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/_zz_156_ [23])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/_zz_156_ [24])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_181  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/_zz_156_ [25])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/_zz_156_ [26])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/_zz_156_ [27])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/_zz_156_ [28])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/_zz_156_ [29])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/_zz_156_ [30])
  );
  LUT5 #(
    .INIT ( 32'hF791E680 ))
  \VexRiscv/Mmux__zz_156_251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_PC [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/_zz_156_ [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0768<3>1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0768)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  basesoc_port_cmd_ready32_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(N54)
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \VexRiscv/_n5228_inv11  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_shared_ack),
    .I2(\VexRiscv/_zz_202_ [0]),
    .I3(\VexRiscv/_zz_202_ [1]),
    .I4(\VexRiscv/_zz_202_ [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .O(\VexRiscv/_n5228_inv )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o12 (
    .I0(cache_state_FSM_FFd3_4951),
    .I1(rhs_array_muxed49),
    .I2(cache_state_FSM_FFd2_4952),
    .I3(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I4(rhs_array_muxed47),
    .I5(basesoc_slave_sel[4]),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/_n5040<1>10  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(\VexRiscv/_n5040<1>9_9529 )
  );
  LUT6 #(
    .INIT ( 64'h1111111110111111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1101  (
    .I0(_n11038),
    .I1(_n11025),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 )
  );
  LUT6 #(
    .INIT ( 64'h1000000011111111 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1890_o1_SW0  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_8543 ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I4(\VexRiscv/_n5040<1>12_9532 ),
    .I5(\VexRiscv/decode_arbitration_isValid ),
    .O(N140)
  );
  LUT6 #(
    .INIT ( 64'hFFFF2AAAFFFFFFFF ))
  \VexRiscv/_n5043_inv1  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I3(\VexRiscv/_n5040<1>12_9532 ),
    .I4(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I5(\VexRiscv/_n5006 ),
    .O(\VexRiscv/_n5043_inv )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(\basesoc_slave_sel<0><28>11_5995 ),
    .I1(\basesoc_slave_sel<0><28>13_9125 ),
    .I2(rhs_array_muxed44[27]),
    .I3(\basesoc_slave_sel<0><28>12_9124 ),
    .I4(rhs_array_muxed44[22]),
    .O(basesoc_slave_sel[1])
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_36_261  (
    .I0(\VexRiscv/_zz_156_ [31]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_151_ [31]),
    .O(\VexRiscv/Mmux__zz_36_26 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n110441 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11044)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n110581 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n11058)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>3  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>1_6185 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_631_o )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \VexRiscv/_zz_198_1  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_7941 ),
    .I1(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_7939 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_RS2 [31]),
    .I4(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I5(\VexRiscv/decode_to_execute_IS_MUL_7945 ),
    .O(\VexRiscv/_zz_198_ )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFEE ))
  \VexRiscv/_zz_247_21  (
    .I0(\VexRiscv/_zz_202_ [2]),
    .I1(\VexRiscv/_zz_202_ [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8799 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I4(\VexRiscv/_zz_202_ [1]),
    .O(basesoc_vexriscv_ibus_cyc)
  );
  LUT5 #(
    .INIT ( 32'h20FF20AA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT224  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT122_5876 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT222_8952 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT223_8953 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \VexRiscv/Mmux__zz_79_10111  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .I4(\VexRiscv/writeBack_DBusSimplePlugin_rspShifted [15]),
    .O(\VexRiscv/Mmux__zz_79_1011 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_160_1101  (
    .I0(N2921),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I5(\VexRiscv/_zz_160_ ),
    .O(\VexRiscv/_zz_160_110 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_160_2611  (
    .I0(N2901),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I5(\VexRiscv/_zz_160_ ),
    .O(\VexRiscv/_zz_160_261 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_161_2611  (
    .I0(N2941),
    .I1(\VexRiscv/_zz_162_ [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/_zz_162_ [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I5(\VexRiscv/_zz_161__8544 ),
    .O(\VexRiscv/_zz_161_261 )
  );
  LUT6 #(
    .INIT ( 64'hBEFFFFBEFFFFFFFF ))
  \VexRiscv/_zz_161_1101  (
    .I0(N3021),
    .I1(\VexRiscv/_zz_162_ [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/_zz_162_ [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I5(\VexRiscv/_zz_161__8544 ),
    .O(\VexRiscv/_zz_161_110 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1281  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .I2(\VexRiscv/decode_to_execute_RS1 [8]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude161  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I4(\VexRiscv/decode_to_execute_RS1 [14]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out13 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude132  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out10 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1231  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/decode_to_execute_RS1 [30]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1221  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/decode_to_execute_RS1 [29]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1211  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/decode_to_execute_RS1 [28]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1201  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/decode_to_execute_RS1 [27]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1191  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/decode_to_execute_RS1 [26]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1181  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_RS1 [25]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1171  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/decode_to_execute_RS1 [24]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1161  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/decode_to_execute_RS1 [23]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1251  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .I2(\VexRiscv/decode_to_execute_RS1 [5]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hEBABEAAA41014000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1131  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/decode_to_execute_RS1 [3]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1261  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .I2(\VexRiscv/decode_to_execute_RS1 [6]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1271  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .I2(\VexRiscv/decode_to_execute_RS1 [7]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude181  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/decode_to_execute_RS1 [16]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude191  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/decode_to_execute_RS1 [17]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1101  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/decode_to_execute_RS1 [18]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude171  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/decode_to_execute_RS1 [15]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1151  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/decode_to_execute_RS1 [22]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out21 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1311  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_RS1 [31]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/execute_LightShifterPlugin_shiftInput [31])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1141  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_RS1 [21]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1121  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/decode_to_execute_RS1 [20]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out19 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1111  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/decode_to_execute_RS1 [19]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out18 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude151  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/decode_to_execute_RS1 [13]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out12 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1301  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude141  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_RS1 [12]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out11 )
  );
  LUT5 #(
    .INIT ( 32'h888888D8 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude1291  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .I2(\VexRiscv/decode_to_execute_RS1 [9]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT11  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[0]),
    .I5(spiflash_sr[0]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT21  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[1]),
    .I5(spiflash_sr[1]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT31  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[2]),
    .I5(spiflash_sr[2]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT41  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[3]),
    .I5(spiflash_sr[3]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT51  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[0]),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT61  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[1]),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT71  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[2]),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT81  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[3]),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1294),
    .I2(basesoc_interface_dat_w[0]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ),
    .O(basesoc_zero_clear)
  );
  LUT5 #(
    .INIT ( 32'h55559555 ))
  \Mcount_suart_tx_fifo_level0_lut<3>1  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_interface_we_1294),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(suart_tx_trigger),
    .O(Mcount_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I3(bankmachine2_state_FSM_FFd3_4966),
    .I4(bankmachine2_state_FSM_FFd1_1306),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I3(bankmachine1_state_FSM_FFd3_4956),
    .I4(bankmachine1_state_FSM_FFd1_1304),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I3(bankmachine0_state_FSM_FFd3_4961),
    .I4(bankmachine0_state_FSM_FFd1_1302),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I3(bankmachine7_state_FSM_FFd3_4991),
    .I4(bankmachine7_state_FSM_FFd1_1316),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I3(bankmachine4_state_FSM_FFd3_4976),
    .I4(bankmachine4_state_FSM_FFd1_1310),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I3(bankmachine3_state_FSM_FFd3_4971),
    .I4(bankmachine3_state_FSM_FFd1_1308),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574121  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/n2574 [1])
  );
  LUT3 #(
    .INIT ( 8'h56 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0_10227 ),
    .I2(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1_10228 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT_lut<2>_6780 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1231  (
    .I0(\VexRiscv/decode_to_execute_PC [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574231  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [2]),
    .O(\VexRiscv/n2574 [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1261  (
    .I0(\VexRiscv/decode_to_execute_PC [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [3])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574261  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [3]),
    .O(\VexRiscv/n2574 [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1271  (
    .I0(\VexRiscv/decode_to_execute_PC [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574271  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [4]),
    .O(\VexRiscv/n2574 [4])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574281  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [5]),
    .O(\VexRiscv/n2574 [5])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574291  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [6]),
    .O(\VexRiscv/n2574 [6])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10369_inv1 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_readable_2302),
    .I2(suart_rx_clear),
    .I3(n0185),
    .O(_n10369_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_rx_fifo_do_read1 (
    .I0(n0185),
    .I1(suart_rx_fifo_readable_2302),
    .I2(suart_rx_clear),
    .O(suart_rx_fifo_do_read)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574301  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/n2574 [7])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574311  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/n2574 [8])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574321  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [9]),
    .O(\VexRiscv/n2574 [9])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257421  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [10]),
    .O(\VexRiscv/n2574 [10])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257431  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [11]),
    .O(\VexRiscv/n2574 [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src141  (
    .I0(\VexRiscv/decode_to_execute_PC [12]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [12])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257441  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [12]),
    .O(\VexRiscv/n2574 [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src151  (
    .I0(\VexRiscv/decode_to_execute_PC [13]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [13])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257451  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [13]),
    .O(\VexRiscv/n2574 [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src161  (
    .I0(\VexRiscv/decode_to_execute_PC [14]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [14])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257461  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [14]),
    .O(\VexRiscv/n2574 [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src171  (
    .I0(\VexRiscv/decode_to_execute_PC [15]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [15])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257471  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/n2574 [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src181  (
    .I0(\VexRiscv/decode_to_execute_PC [16]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [16])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257481  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/n2574 [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src191  (
    .I0(\VexRiscv/decode_to_execute_PC [17]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [17])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257491  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/n2574 [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1101  (
    .I0(\VexRiscv/decode_to_execute_PC [18]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [18])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574101  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/n2574 [18])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_cy<3>11  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [2]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I4(\VexRiscv/_zz_218_ ),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [3]),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(bankmachine6_state_FSM_FFd1_1314),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I3(bankmachine5_state_FSM_FFd3_4981),
    .I4(bankmachine5_state_FSM_FFd1_1312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_736_o111 (
    .I0(suart_tx_bitcount[1]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_uart_clk_txen_964),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_736_o11)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \VexRiscv/_zz_205_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I1(\VexRiscv/_zz_114__7895 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_zz_205_ )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11110010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT195  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT195_8960 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1111  (
    .I0(\VexRiscv/decode_to_execute_PC [19]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574111  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/n2574 [19])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574131  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/n2574 [20])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574141  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/n2574 [21])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574151  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/n2574 [22])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574161  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/n2574 [23])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N261),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574171  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/n2574 [24])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N261),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574181  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/n2574 [25])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574191  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/n2574 [26])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574201  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/n2574 [27])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574211  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/n2574 [28])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574221  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/n2574 [29])
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<0>1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<32>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7845 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .O(\VexRiscv/Madd__zz_313__lut [32])
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n2574241  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/n2574 [30])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1<0>_mand1_6370 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1<1>_mand1_6367 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_tx_fifo_do_read1 (
    .I0(n0164),
    .I1(suart_tx_fifo_readable_2301),
    .I2(suart_sink_ready_933),
    .O(suart_tx_fifo_do_read)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_we_1294),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1294),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_update_value_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT211 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(basesoc_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1294),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1131  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1337),
    .I2(litedramwishbone2native_state_FSM_FFd2_3011),
    .I3(new_master_rdata_valid4_1210),
    .O(\Mmux_basesoc_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1338),
    .I1(new_master_wdata_ready1_1208),
    .I2(litedramwishbone2native_state_FSM_FFd2_3011),
    .I3(new_master_rdata_valid4_1210),
    .I4(cache_state_FSM_FFd1_1337),
    .O(\Mmux_basesoc_data_port_dat_w<0>111_5906 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1337),
    .I1(litedramwishbone2native_state_FSM_FFd1_1338),
    .I2(new_master_wdata_ready1_1208),
    .I3(litedramwishbone2native_state_FSM_FFd2_3011),
    .I4(new_master_rdata_valid4_1210),
    .O(basesoc_write_from_slave)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Madd__zz_313__lut<33>  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_rs2 [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_rs1_32_7845 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .O(\VexRiscv/Madd__zz_313__lut [33])
  );
  LUT5 #(
    .INIT ( 32'hD78282D7 ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_xor<1>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .I3(\VexRiscv/_zz_156_ [0]),
    .I4(\VexRiscv/_zz_156_ [1]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF1110BBBA1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT251  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25_9351 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(rhs_array_muxed44[12]),
    .I1(rhs_array_muxed44[10]),
    .I2(rhs_array_muxed44[13]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[9]),
    .O(N4221)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_287_o_12[31]),
    .I1(\basesoc_zero_trigger_INV_287_o<31>1_8897 ),
    .I2(\basesoc_zero_trigger_INV_287_o<31>2_8898 ),
    .I3(\basesoc_zero_trigger_INV_287_o<31>3_8899 ),
    .I4(\basesoc_zero_trigger_INV_287_o<31>4_8900 ),
    .I5(\basesoc_zero_trigger_INV_287_o<31>5_8901 ),
    .O(basesoc_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o )
  );
  LUT6 #(
    .INIT ( 64'h5555555540444040 ))
  \VexRiscv/_zz_366_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(N384),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_366_ )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \VexRiscv/Msub_execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT_xor<0>11  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/_zz_156_ [0]),
    .I2(\VexRiscv/execute_LightShifterPlugin_amplitudeReg [0]),
    .O(\VexRiscv/execute_LightShifterPlugin_amplitude[4]_GND_21_o_sub_759_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(_n11158111_FRB_5884),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(_n11158111_FRB_5884),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h4444444444404444 ))
  _n10314_inv1 (
    .I0(opsis_i2c_scl_r_931),
    .I1(opsis_i2c_scl_i_1477),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[1]),
    .O(_n10314_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[1] ),
    .I5(_n11158111_FRB_5884),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \VexRiscv/Mmux_lastStageRegFileWrite_valid11  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/_zz_149__8585 ),
    .O(\VexRiscv/lastStageRegFileWrite_valid )
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT31  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT41  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT31  (
    .I0(opsis_i2c_scl_i_1477),
    .I1(opsis_i2c_scl_r_931),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6666666266666666 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[5]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h1010101010001010 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT11  (
    .I0(opsis_i2c_counter[0]),
    .I1(opsis_i2c_scl_r_931),
    .I2(opsis_i2c_scl_i_1477),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[2]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_tx_busy_2296),
    .I2(suart_sink_ready_933),
    .I3(suart_tx_fifo_readable_2301),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_sink_ready_933),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT81  (
    .I0(suart_sink_ready_933),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(memdat_1[7]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_sink_ready_933),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_sink_ready_933),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_fifo_readable_2301),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \VexRiscv/_zz_28_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_28_ )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<5>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [5])
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<4>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [4])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>12  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [3])
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT10_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(N316)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT11_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(N318)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT13_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(N320)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT14_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(N322)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT15_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(N324)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT16_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(N326)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT17_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(N328)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT18_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(N330)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT19_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(N332)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT2_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(N334)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT20_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(N336)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT21_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(N3381)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT22_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(N3401)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT23_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(N3421)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT24_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(N3441)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT25_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(N3461)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT26_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(N3481)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT27_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(N3501)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT28_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(N3521)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT29_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(N3541)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT3_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .O(N3561)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT30_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .O(N3581)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT31_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .O(N3601)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT32_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .O(N3621)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT4_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(N3641)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT5_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(N3661)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT6_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(N3681)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT7_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(N370)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT8_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(N372)
  );
  LUT5 #(
    .INIT ( 32'hEAAA2AAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_BranchPlugin_branchExceptionPort_payload_badAddr[31]_mux_773_OUT9_SW0  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(N374)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1387),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_10054)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [8]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/_zz_202_ [2]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [4]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [5]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [9]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [10]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT6 #(
    .INIT ( 64'h6666666644400400 ))
  \VexRiscv/execute_DBusSimplePlugin_skipCmd1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I3(\VexRiscv/_zz_288_ [1]),
    .I4(\VexRiscv/_zz_151_ [1]),
    .I5(\VexRiscv/execute_SrcPlugin_addSub [0]),
    .O(\VexRiscv/execute_DBusSimplePlugin_skipCmd )
  );
  LUT4 #(
    .INIT ( 16'h004F ))
  \VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I2(\VexRiscv/_zz_114__7895 ),
    .I3(\VexRiscv/decode_arbitration_isStuck ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ )
  );
  LUT6 #(
    .INIT ( 64'h000030FFAAAABAFF ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7849 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I3(\VexRiscv/_zz_114__7895 ),
    .I4(\VexRiscv/decode_arbitration_isStuck ),
    .I5(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9932 )
  );
  LUT6 #(
    .INIT ( 64'h000000000EEE0000 ))
  \VexRiscv/IBusCachedPlugin_fetchPc_inc_glue_ce  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB1_10228 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_inc_BRB0_10227 ),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/_zz_102_<4>1 ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_inc_glue_ce_9934 )
  );
  LUT6 #(
    .INIT ( 64'hBBBCBBBB00070000 ))
  _n10478_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\n0853<3>1 ),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(rhs_array_muxed44[9]),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10478_inv)
  );
  LUT6 #(
    .INIT ( 64'h595555550C000000 ))
  _n10514_inv1 (
    .I0(n1029),
    .I1(_n6517[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I4(basesoc_port_cmd_ready2_6021),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n10514_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h595555550C000000 ))
  _n10532_inv1 (
    .I0(n1116),
    .I1(_n6517[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready2_6021),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10532_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n10442_inv1 (
    .I0(n0681),
    .I1(basesoc_port_cmd_ready14_6014),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10442_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n10406_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3012),
    .I1(n0506),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n10406_inv)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEF11FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(multiplexer_state_FSM_FFd1_1334),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_6125 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8973 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1318),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1302),
    .I3(bankmachine0_state_FSM_FFd2_4962),
    .I4(bankmachine0_state_FSM_FFd3_4961),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I1(basesoc_sdram_cmd_valid_mmx_out6),
    .I2(bankmachine6_state_FSM_FFd1_1314),
    .I3(bankmachine6_state_FSM_FFd2_4987),
    .I4(bankmachine6_state_FSM_FFd3_4986),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_9169)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(bankmachine4_state_FSM_FFd1_1310),
    .I3(bankmachine4_state_FSM_FFd2_4977),
    .I4(bankmachine4_state_FSM_FFd3_4976),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_9171)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(bankmachine2_state_FSM_FFd1_1306),
    .I3(bankmachine2_state_FSM_FFd2_4967),
    .I4(bankmachine2_state_FSM_FFd3_4966),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_9173)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_389_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(refresher_state_FSM_FFd2_1300),
    .I2(basesoc_sdram_generator_done_1165),
    .I3(refresher_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_cmd_payload_cas_1163),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_390_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(refresher_state_FSM_FFd2_1300),
    .I2(basesoc_sdram_generator_done_1165),
    .I3(refresher_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_cmd_payload_ras_1284),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_391_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(refresher_state_FSM_FFd2_1300),
    .I2(basesoc_sdram_generator_done_1165),
    .I3(refresher_state_FSM_FFd1_1301),
    .I4(basesoc_sdram_cmd_payload_we_1164),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF80FF80FF80 ))
  \VexRiscv/_n5175_inv1  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .I3(\VexRiscv/_zz_234__7797 ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5175_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF7F007F7F7F7F7F ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o121  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4471 [0])
  );
  LUT6 #(
    .INIT ( 64'hFF7F007F7F7F7F7F ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1916_o131  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/zz_236_[1]_PWR_25_o_equal_711_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4471 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_394_o1 (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o),
    .I4(multiplexer_state_FSM_FFd2_1335),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed19_INV_394_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_392_o1 (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .I4(multiplexer_state_FSM_FFd2_1335),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed17_INV_392_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_393_o1 (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o),
    .I4(multiplexer_state_FSM_FFd2_1335),
    .I5(multiplexer_state_FSM_FFd1_1334),
    .O(array_muxed18_INV_393_o)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_6134 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_9306 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF2F222022 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I2(_n6906),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_9314 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext21  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [1]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I4(\VexRiscv/_zz_218_ ),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF7AAAAAAA2 ))
  \VexRiscv/Mmux_dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1921_o1  (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I1(N1481),
    .I2(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .I3(\VexRiscv/decode_arbitration_isFlushed ),
    .I4(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I5(basesoc_vexriscv_dbus_ack),
    .O(\VexRiscv/dBus_cmd_halfPipe_ready_dBus_cmd_valid_MUX_1921_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0222 ))
  \VexRiscv/Mmux__zz_36_111  (
    .I0(\VexRiscv/Mmux__zz_36_12_9440 ),
    .I1(\VexRiscv/_zz_223__6197 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/Mmux__zz_36_1 ),
    .O(\VexRiscv/_zz_36_ [0])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub16  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [0]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_288_ [0]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [0])
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1319),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_6088 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1320),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_6100 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1321),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1322),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'h8888888888808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6136 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd3_1329),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2_9201 )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFAF88A8 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1333),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9203 ),
    .I2(rhs_array_muxed6),
    .I3(_n6906),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In3_9202 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_9303 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .O(N401)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1325),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9406 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I5(\VexRiscv/_zz_288_ [30]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [30])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_254  (
    .I0(\VexRiscv/Mmux__zz_36_252_9601 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_shiftInput [31]),
    .I5(\VexRiscv/_n8177 [30]),
    .O(\VexRiscv/_zz_36_ [30])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11333  (
    .I0(\VexRiscv/Mmux_decode_RS11331_9729 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [30]),
    .O(\VexRiscv/decode_RS2 [30])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1243  (
    .I0(\VexRiscv/Mmux_decode_RS1241_9731 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [30]),
    .O(\VexRiscv/decode_RS1 [30])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I5(\VexRiscv/_zz_288_ [29]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [29])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_234  (
    .I0(\VexRiscv/Mmux__zz_36_232_9605 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ),
    .I5(\VexRiscv/_n8177 [29]),
    .O(\VexRiscv/_zz_36_ [29])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11314  (
    .I0(\VexRiscv/Mmux_decode_RS11312_9733 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [29]),
    .O(\VexRiscv/decode_RS2 [29])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1223  (
    .I0(\VexRiscv/Mmux_decode_RS1221_9735 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [29]),
    .O(\VexRiscv/decode_RS1 [29])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I5(\VexRiscv/_zz_288_ [28]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [28])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_224  (
    .I0(\VexRiscv/Mmux__zz_36_223_9609 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out28 ),
    .I5(\VexRiscv/_n8177 [28]),
    .O(\VexRiscv/_zz_36_ [28])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11303  (
    .I0(\VexRiscv/Mmux_decode_RS11301_9737 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [28]),
    .O(\VexRiscv/decode_RS2 [28])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1215  (
    .I0(\VexRiscv/Mmux_decode_RS1212_9739 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [28]),
    .O(\VexRiscv/decode_RS1 [28])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I5(\VexRiscv/_zz_288_ [27]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [27])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_216  (
    .I0(\VexRiscv/Mmux__zz_36_213_9613 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out27 ),
    .I5(\VexRiscv/_n8177 [27]),
    .O(\VexRiscv/_zz_36_ [27])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11293  (
    .I0(\VexRiscv/Mmux_decode_RS11291_9741 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [27]),
    .O(\VexRiscv/decode_RS2 [27])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1203  (
    .I0(\VexRiscv/Mmux_decode_RS1201_9743 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [27]),
    .O(\VexRiscv/decode_RS1 [27])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I5(\VexRiscv/_zz_288_ [26]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [26])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_204  (
    .I0(\VexRiscv/Mmux__zz_36_202_9617 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out26 ),
    .I5(\VexRiscv/_n8177 [26]),
    .O(\VexRiscv/_zz_36_ [26])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11283  (
    .I0(\VexRiscv/Mmux_decode_RS11281_9745 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [26]),
    .O(\VexRiscv/decode_RS2 [26])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1193  (
    .I0(\VexRiscv/Mmux_decode_RS1191_9747 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [26]),
    .O(\VexRiscv/decode_RS1 [26])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub181  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I5(\VexRiscv/_zz_288_ [25]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [25])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_194  (
    .I0(\VexRiscv/Mmux__zz_36_192_9621 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out25 ),
    .I5(\VexRiscv/_n8177 [25]),
    .O(\VexRiscv/_zz_36_ [25])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11273  (
    .I0(\VexRiscv/Mmux_decode_RS11271_9749 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [25]),
    .O(\VexRiscv/decode_RS2 [25])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1183  (
    .I0(\VexRiscv/Mmux_decode_RS1181_9751 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [25]),
    .O(\VexRiscv/decode_RS1 [25])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I5(\VexRiscv/_zz_288_ [24]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [24])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_184  (
    .I0(\VexRiscv/Mmux__zz_36_182_9625 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out24 ),
    .I5(\VexRiscv/_n8177 [24]),
    .O(\VexRiscv/_zz_36_ [24])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11263  (
    .I0(\VexRiscv/Mmux_decode_RS11261_9753 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [24]),
    .O(\VexRiscv/decode_RS2 [24])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1173  (
    .I0(\VexRiscv/Mmux_decode_RS1171_9755 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [24]),
    .O(\VexRiscv/decode_RS1 [24])
  );
  LUT6 #(
    .INIT ( 64'hAABAAA9A55455565 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I3(rhs_array_muxed44[9]),
    .I4(\n0853<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I5(\VexRiscv/_zz_288_ [23]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [23])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_174  (
    .I0(\VexRiscv/Mmux__zz_36_172_9629 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out23 ),
    .I5(\VexRiscv/_n8177 [23]),
    .O(\VexRiscv/_zz_36_ [23])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11253  (
    .I0(\VexRiscv/Mmux_decode_RS11251_9757 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [23]),
    .O(\VexRiscv/decode_RS2 [23])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1163  (
    .I0(\VexRiscv/Mmux_decode_RS1161_9759 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [23]),
    .O(\VexRiscv/decode_RS1 [23])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1327),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(bankmachine1_state_FSM_FFd1_1304),
    .I3(bankmachine1_state_FSM_FFd2_4957),
    .I4(bankmachine1_state_FSM_FFd3_4956),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_9191)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1326),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1302),
    .I3(bankmachine0_state_FSM_FFd2_4962),
    .I4(bankmachine0_state_FSM_FFd3_4961),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_9193)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(bankmachine4_state_FSM_FFd1_1310),
    .I3(bankmachine4_state_FSM_FFd2_4977),
    .I4(bankmachine4_state_FSM_FFd3_4976),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_9195)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1328),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(bankmachine2_state_FSM_FFd1_1306),
    .I3(bankmachine2_state_FSM_FFd2_4967),
    .I4(bankmachine2_state_FSM_FFd3_4966),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_9197)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_6149 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I5(basesoc_sdram_choose_req_grant_SF90),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In4_9203 )
  );
  LUT6 #(
    .INIT ( 64'h0202020002000200 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1324),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1323),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_9309 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_164  (
    .I0(\VexRiscv/Mmux__zz_36_162 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out22 ),
    .I5(\VexRiscv/_n8177 [22]),
    .O(\VexRiscv/_zz_36_ [22])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11243  (
    .I0(\VexRiscv/Mmux_decode_RS11241_9719 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [22]),
    .O(\VexRiscv/decode_RS2 [22])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS1153  (
    .I0(\VexRiscv/Mmux_decode_RS1151_9721 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [22]),
    .O(\VexRiscv/decode_RS1 [22])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/_zz_288_ [21]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [21])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/_zz_288_ [20]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [20])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_288_ [19]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [19])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_288_ [18]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [18])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I5(\VexRiscv/_zz_288_ [17]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [17])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_288_ [16]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [16])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_288_ [15]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [15])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I5(\VexRiscv/_zz_288_ [14]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [14])
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEAFF2A2A2A ))
  \VexRiscv/Mmux__zz_36_64  (
    .I0(\VexRiscv/Mmux__zz_36_62_9596 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/Mmux__zz_36_101_6196 ),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ),
    .I5(\VexRiscv/_n8177 [14]),
    .O(\VexRiscv/_zz_36_ [14])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS11153  (
    .I0(\VexRiscv/Mmux_decode_RS11151_9724 ),
    .I1(\VexRiscv/_zz_169_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [14]),
    .O(\VexRiscv/decode_RS2 [14])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAA2AAAAAAA ))
  \VexRiscv/Mmux_decode_RS163  (
    .I0(\VexRiscv/Mmux_decode_RS161_9726 ),
    .I1(\VexRiscv/_zz_168_ ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_7852 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_7938 ),
    .I5(\VexRiscv/_zz_36_ [14]),
    .O(\VexRiscv/decode_RS1 [14])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_zz_288_ [13]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [13])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/_zz_288_ [12]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [12])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub31  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/_zz_288_ [11]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [11])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData261  (
    .I0(\VexRiscv/_zz_151_ [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8184 ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I2(_n6517[0]),
    .I3(basesoc_port_cmd_ready2_6021),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready131),
    .I2(_n6517[0]),
    .I3(basesoc_port_cmd_ready2_6021),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT74  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub21  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/_zz_288_ [10]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [10])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub311  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/_zz_288_ [8]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub301  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/_zz_288_ [7]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [7])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub291  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/_zz_288_ [6]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [6])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub281  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/_zz_288_ [5]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [5])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub271  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_288_ [4]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [4])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub261  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_288_ [3]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [3])
  );
  LUT6 #(
    .INIT ( 64'hDF5FDD5D8A0A8808 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub231  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/decode_to_execute_RS1 [2]),
    .I5(\VexRiscv/_zz_288_ [2]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [2])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl2_4370)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl3_4371)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl6 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl6_4374)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl7 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl7_4375)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl10 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl10_4378)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl11 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl11_4379)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl14 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl14_4382)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl15 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl15_4383)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl18 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl18_4386)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl19 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl19_4387)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl22 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl22_4390)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl23 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl23_4391)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl26 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl26_4394)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl27 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl27_4395)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl30_4398)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl31_4399)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl34 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl34_4402)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl35 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl35_4403)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl38 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl38_4406)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl39 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl39_4407)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl42 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl42_4410)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl43 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl43_4411)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl46 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl46_4414)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl47 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl47_4415)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl50 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl50_4418)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl51 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl51_4419)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl54 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl54_4422)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl55 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl55_4423)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl58 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl58_4426)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl59 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl59_4427)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl62_4430)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl63_4431)
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \basesoc_slave_sel<0><28>111  (
    .I0(rhs_array_muxed44[26]),
    .I1(rhs_array_muxed44[25]),
    .I2(rhs_array_muxed44[24]),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [30]),
    .O(\basesoc_slave_sel<0><28>11_5995 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \basesoc_slave_sel<0><28>12  (
    .I0(rhs_array_muxed44[16]),
    .I1(rhs_array_muxed44[14]),
    .I2(rhs_array_muxed44[13]),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [17]),
    .O(\basesoc_slave_sel<0><28>13_9125 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl_4368)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl1_4369)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl4 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl4_4372)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl5 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl5_4373)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl8 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl8_4376)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl9 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl9_4377)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl12 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl12_4380)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl13 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl13_4381)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl16 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl16_4384)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl17 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl17_4385)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl20 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl20_4388)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl21 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl21_4389)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl24 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl24_4392)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl25 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl25_4393)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl28_4396)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl29_4397)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl32 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl32_4400)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl33 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl33_4401)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl36 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl36_4404)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl37 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl37_4405)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl40 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl40_4408)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl41 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl41_4409)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl44 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl44_4412)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl45 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl45_4413)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl48 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl48_4416)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl49 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl49_4417)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl52 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl52_4420)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl53 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl53_4421)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl56 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl56_4424)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl57 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl57_4425)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl60_4428)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl61_4429)
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData61  (
    .I0(\VexRiscv/_zz_151_ [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [14]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [14])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData241  (
    .I0(\VexRiscv/_zz_151_ [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [30]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [30])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData221  (
    .I0(\VexRiscv/_zz_151_ [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [29]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [29])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData211  (
    .I0(\VexRiscv/_zz_151_ [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [28]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [28])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData201  (
    .I0(\VexRiscv/_zz_151_ [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [27]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [27])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData191  (
    .I0(\VexRiscv/_zz_151_ [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [26]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [26])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData181  (
    .I0(\VexRiscv/_zz_151_ [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [25]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [25])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData171  (
    .I0(\VexRiscv/_zz_151_ [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [24]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [24])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData161  (
    .I0(\VexRiscv/_zz_151_ [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [23]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [23])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData271  (
    .I0(\VexRiscv/_zz_151_ [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8183 [4]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [4])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData81  (
    .I0(\VexRiscv/_zz_151_ [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [16]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [16])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData91  (
    .I0(\VexRiscv/_zz_151_ [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [17]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [17])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData101  (
    .I0(\VexRiscv/_zz_151_ [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [18]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [18])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData71  (
    .I0(\VexRiscv/_zz_151_ [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [15]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [15])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData151  (
    .I0(\VexRiscv/_zz_151_ [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [22]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [22])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData141  (
    .I0(\VexRiscv/_zz_151_ [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [21]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [21])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData131  (
    .I0(\VexRiscv/_zz_151_ [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [20]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [20])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData111  (
    .I0(\VexRiscv/_zz_151_ [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [19]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [19])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData51  (
    .I0(\VexRiscv/_zz_151_ [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [13]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [13])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9300 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_4951),
    .I1(cache_state_FSM_FFd2_4952),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(basesoc_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'hABFF541000105410 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_n8180 [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [12])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData251  (
    .I0(\VexRiscv/_zz_151_ [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8177 [31]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [31])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData231  (
    .I0(\VexRiscv/_zz_151_ [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8185 [2]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [2])
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(rhs_array_muxed44[23]),
    .I1(\basesoc_slave_sel<0><28>11_5995 ),
    .I2(rhs_array_muxed44[27]),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24]),
    .O(basesoc_slave_sel[3])
  );
  LUT5 #(
    .INIT ( 32'h70700070 ))
  \VexRiscv/Mmux__zz_36_1011  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I2(\VexRiscv/_zz_223__6197 ),
    .I3(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .O(\VexRiscv/Mmux__zz_36_101_6196 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_131  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/_zz_79_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_251  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/_zz_79_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_141  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/_zz_79_ [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_151  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/_zz_79_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_241  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/_zz_79_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_221  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/_zz_79_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_211  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/_zz_79_ [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_201  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/_zz_79_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_191  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/_zz_79_ [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_181  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/_zz_79_ [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_171  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/_zz_79_ [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_161  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/_zz_79_ [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_81  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/_zz_79_ [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_91  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/_zz_79_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_111  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/_zz_79_ [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF77788888000 ))
  \VexRiscv/Mmux__zz_79_101  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/Mmux__zz_79_1011 ),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/_zz_79_ [18])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT105  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT104_8964 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT105_8965 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10321 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT106_8966 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_33  (
    .I0(\VexRiscv/_zz_156_ [11]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [11]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_3 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \VexRiscv/_n8177<31>  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I1(N2301),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .I3(\VexRiscv/_zz_200_ [31]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(\VexRiscv/_n8177 [31])
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \VexRiscv/_n8185<2>  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I1(N250),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .I3(\VexRiscv/_zz_200_ [2]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(\VexRiscv/_n8185 [2])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_282  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out2 ),
    .O(\VexRiscv/Mmux__zz_36_281_9642 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_302  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out6 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out4 ),
    .O(\VexRiscv/Mmux__zz_36_301_9646 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_82  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out16 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out14 ),
    .O(\VexRiscv/Mmux__zz_36_81_9650 )
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_92  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out17 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out15 ),
    .O(\VexRiscv/Mmux__zz_36_91_9654 )
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o2  (
    .I0(\VexRiscv/_zz_205_ ),
    .I1(\VexRiscv/_zz_234__7797 ),
    .I2(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o1_9715 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I5(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(\VexRiscv/zz_112__IBusCachedPlugin_iBusRsp_stages_0_output_valid_MUX_1867_o2_9716 )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1110  (
    .I0(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I2(spiflash_sr[8]),
    .I3(spiflash_clk_5327),
    .I4(opsis_i2c_samp_carry_5326),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_789_o )
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_5327),
    .I3(opsis_i2c_samp_carry_5326),
    .I4(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_788_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux27101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .I3(_n7496),
    .I4(_n6983),
    .I5(_n6987),
    .O(\multiplexer_state_FSM_FFd2-In2_9317 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_331  (
    .I0(\VexRiscv/_zz_156_ [9]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [9]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_33_9447 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_24  (
    .I0(\VexRiscv/_zz_156_ [10]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [10]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_2 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_311  (
    .I0(\VexRiscv/_zz_156_ [7]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [7]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_311_9464 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_321  (
    .I0(\VexRiscv/_zz_156_ [8]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [8]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_321_9517 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_291  (
    .I0(\VexRiscv/_zz_156_ [5]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [5]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_29 )
  );
  LUT6 #(
    .INIT ( 64'h88868888AAADAAAA ))
  \VexRiscv/Mmux__zz_36_301  (
    .I0(\VexRiscv/_zz_156_ [6]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_RS1 [6]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Mmux__zz_36_30 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21  (
    .I0(\VexRiscv/_zz_115_ [10]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421  (
    .I0(\VexRiscv/_zz_115_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481  (
    .I0(\VexRiscv/_zz_115_ [3]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501  (
    .I0(\VexRiscv/_zz_115_ [4]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521  (
    .I0(\VexRiscv/_zz_115_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541  (
    .I0(\VexRiscv/_zz_115_ [6]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561  (
    .I0(\VexRiscv/_zz_115_ [7]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581  (
    .I0(\VexRiscv/_zz_115_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601  (
    .I0(\VexRiscv/_zz_115_ [9]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 )
  );
  LUT6 #(
    .INIT ( 64'h0000004040004040 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(rhs_array_muxed44[27]),
    .I1(\basesoc_slave_sel<0><28>11_5995 ),
    .I2(rhs_array_muxed44[23]),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [24]),
    .O(basesoc_slave_sel[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n10383_inv11 (
    .I0(opsis_i2c_samp_carry_5326),
    .I1(rhs_array_muxed47),
    .I2(basesoc_slave_sel[3]),
    .I3(spiflash_clk_5327),
    .I4(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I5(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .O(_n10383_inv)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_301  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(\VexRiscv/writeBack_DBusSimplePlugin_rspFormated [7]),
    .O(\VexRiscv/_zz_79_ [7])
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc101  (
    .I0(\VexRiscv/_zz_115_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc121  (
    .I0(\VexRiscv/_zz_115_ [15]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc141  (
    .I0(\VexRiscv/_zz_115_ [16]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc14 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc161  (
    .I0(\VexRiscv/_zz_115_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc16 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc181  (
    .I0(\VexRiscv/_zz_115_ [18]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc18 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc201  (
    .I0(\VexRiscv/_zz_115_ [19]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc20 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc221  (
    .I0(\VexRiscv/_zz_115_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc241  (
    .I0(\VexRiscv/_zz_115_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc24 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc261  (
    .I0(\VexRiscv/_zz_115_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc26 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc281  (
    .I0(\VexRiscv/_zz_115_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc28 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc301  (
    .I0(\VexRiscv/_zz_115_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc30 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc321  (
    .I0(\VexRiscv/_zz_115_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc32 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc341  (
    .I0(\VexRiscv/_zz_115_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc34 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc361  (
    .I0(\VexRiscv/_zz_115_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc36 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc381  (
    .I0(\VexRiscv/_zz_115_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc38 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41  (
    .I0(\VexRiscv/_zz_115_ [11]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc401  (
    .I0(\VexRiscv/_zz_115_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc40 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc441  (
    .I0(\VexRiscv/_zz_115_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc461  (
    .I0(\VexRiscv/_zz_115_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc46 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc61  (
    .I0(\VexRiscv/_zz_115_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc6 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc81  (
    .I0(\VexRiscv/_zz_115_ [13]),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc8 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_26  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N308),
    .O(\VexRiscv/_zz_79_ [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_28  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N310),
    .O(\VexRiscv/_zz_79_ [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_27  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N312),
    .O(\VexRiscv/_zz_79_ [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_29  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N314),
    .O(\VexRiscv/_zz_79_ [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_12  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N386),
    .O(\VexRiscv/_zz_79_ [1])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10362_inv1 (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_readable_2301),
    .I2(suart_sink_ready_933),
    .I3(n0164),
    .O(_n10362_inv)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(_n11044),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(_n11058),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<0>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_5906 ),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_data [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[21]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8873 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8874 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[20]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8877 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8878 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[19]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8881 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8882 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[18]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8885 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8886 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[17]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT21_8889 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22_8890 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11_8893 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12_8894 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_29_2572),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8917 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8918 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8919 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_28_2573),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8923 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8924 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8925 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_27_2574),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8929 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8930 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8931 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_26_2575),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8935 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8936 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8937 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_25_2576),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8941 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8942 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8943 )
  );
  LUT6 #(
    .INIT ( 64'h1414141414041414 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT21  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[1]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_736_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .I1(suart_sink_ready_933),
    .I2(suart_tx_busy_2296),
    .I3(suart_tx_fifo_readable_2301),
    .O(GND_1_o_GND_1_o_MUX_736_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT23  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8970 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA4888 ))
  \VexRiscv/zz_198__execute_RS2[31]_AND_1243_o8  (
    .I0(\VexRiscv/_zz_198_ ),
    .I1(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o7_9676 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [31]),
    .I3(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/zz_198__execute_RS2[31]_AND_1243_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(_n11038),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(_n11025),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1106211),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1294),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT331 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1106211),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n1106211),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT211 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(basesoc_interface_we_1294),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n10326_inv1 (
    .I0(suart_uart_clk_txen_964),
    .I1(suart_tx_busy_2296),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_tx_bitcount[1]),
    .I5(suart_sink_valid_suart_sink_ready_AND_993_o),
    .O(_n10326_inv)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT331 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[1] ),
    .I5(_n1106211),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \VexRiscv/_n5079_inv1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value[5]_PWR_25_o_equal_795_o ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .O(\VexRiscv/_n5079_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[6]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[5]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[4]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[3]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[2]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[7]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT72  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT62  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT52  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT42  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT32  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h5555555DFFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(rhs_array_muxed44[9]),
    .O(N1034)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .I5(N1034),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hABABAAAB01010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63_SW0  (
    .I0(_n11044),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I4(dna_status[1]),
    .I5(dna_status[33]),
    .O(N1036)
  );
  LUT5 #(
    .INIT ( 32'h0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[41]),
    .I3(N1036),
    .I4(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hABABAAAB01010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT243_SW0  (
    .I0(_n11044),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT241 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I4(dna_status[7]),
    .I5(dna_status[39]),
    .O(N1038)
  );
  LUT5 #(
    .INIT ( 32'h0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT243  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[47]),
    .I3(N1038),
    .I4(dna_status[55]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16 )
  );
  LUT6 #(
    .INIT ( 64'hABABAAAB01010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT153_SW0  (
    .I0(_n11044),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT151 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I4(dna_status[4]),
    .I5(dna_status[36]),
    .O(N1040)
  );
  LUT5 #(
    .INIT ( 32'h0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT153  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[44]),
    .I3(N1040),
    .I4(dna_status[52]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'hABABAAAB01010001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT123_SW0  (
    .I0(_n11044),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I4(dna_status[3]),
    .I5(dna_status[35]),
    .O(N1042)
  );
  LUT5 #(
    .INIT ( 32'h0415AEBF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT123  (
    .I0(_n11058),
    .I1(_n110511_FRB_5882),
    .I2(dna_status[43]),
    .I3(N1042),
    .I4(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hFEEE5444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25_SW0  (
    .I0(_n11044),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT110 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_9390 ),
    .I4(dna_status[32]),
    .O(N1044)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25  (
    .I0(_n11058),
    .I1(dna_status[40]),
    .I2(_n110511_FRB_5882),
    .I3(N1044),
    .I4(dna_status[48]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \VexRiscv/_n8180<12>_SW1  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MPP [1]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_720_o ),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_25_o_equal_626_o<11>1_6276 ),
    .I3(\VexRiscv/_zz_200_ [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .O(N1046)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88800800 ))
  \VexRiscv/_n8180<12>  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o<11>2 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/CsrPlugin_mepc [12]),
    .I4(\VexRiscv/CsrPlugin_mtval [12]),
    .I5(N1046),
    .O(\VexRiscv/_n8180 [12])
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(bankmachine7_state_FSM_FFd3_4991),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(\multiplexer_state_FSM_FFd2-In1_9316 ),
    .I3(\multiplexer_state_FSM_FFd2-In2_9317 ),
    .I4(\multiplexer_state_FSM_FFd2-In3_9318 ),
    .O(N1048)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine7_state_FSM_FFd2_4992),
    .I1(bankmachine7_state_FSM_FFd1_1316),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .I3(bankmachine6_state_FSM_FFd3_4986),
    .I4(N1048),
    .I5(_n6965),
    .O(\multiplexer_state_FSM_FFd2-In5_9319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \VexRiscv/_n5040<1>4_SW0  (
    .I0(\VexRiscv/_n5040<1>2 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(N1050)
  );
  LUT6 #(
    .INIT ( 64'h0010011155555555 ))
  \VexRiscv/_n5040<1>4  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(N1050),
    .O(\VexRiscv/_n5040<1>3_9523 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_tx_fifo_level0_cy<2>12  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[2]),
    .O(Mcount_suart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2354),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o),
    .I2(sys_rst),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I4(basesoc_sdram_trrdcon_count_2353),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_9892)
  );
  LUT3 #(
    .INIT ( 8'h78 ))
  \VexRiscv/Mmux_n257411  (
    .I0(\VexRiscv/decode_to_execute_RS2 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I2(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/n2574 [0])
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[3]),
    .I2(Mcount_suart_rx_fifo_level0_cy[2]),
    .I3(suart_rx_fifo_level0[4]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2298),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_747_o1),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_9861)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_3012),
    .I4(basesoc_port_cmd_ready4),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'hFFEEFFEEFFEEEFFE ))
  basesoc_sdram_time0_2_glue_set (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1336),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_time0[0]),
    .I5(basesoc_sdram_time0[1]),
    .O(basesoc_sdram_time0_2_glue_set_9928)
  );
  LUT6 #(
    .INIT ( 64'hF7F700F780800080 ))
  suart_tx_glue_rst (
    .I0(suart_uart_clk_txen_964),
    .I1(suart_tx_busy_2296),
    .I2(\suart_tx_reg[0]_PWR_1_o_MUX_728_o ),
    .I3(suart_sink_valid_suart_sink_ready_AND_993_o),
    .I4(sys_rst),
    .I5(suart_tx_2297),
    .O(suart_tx_glue_rst_9896)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2278),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_10059)
  );
  LUT4 #(
    .INIT ( 16'hF88F ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o),
    .I2(basesoc_sdram_trrdcon_count_2353),
    .I3(basesoc_sdram_trrdcon_ready_2354),
    .O(basesoc_sdram_trrdcon_count_glue_set_9919)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFDDD22022000 ))
  \VexRiscv/Mmux__zz_36_292  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .I4(\VexRiscv/_zz_151_ [4]),
    .I5(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out5 ),
    .O(\VexRiscv/Mmux__zz_36_291_9638 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT331 ),
    .I1(basesoc_interface_we_1294),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_264  (
    .I0(\VexRiscv/Mmux__zz_36_262 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [31]),
    .O(\VexRiscv/_zz_36_ [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_interface_we_1294),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(suart_tx_trigger),
    .I5(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1330),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_6152 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_6151 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_6150 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_9199 )
  );
  LUT5 #(
    .INIT ( 32'h11011111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1111  (
    .I0(_n11038),
    .I1(_n11025),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT111 )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  Mmux_rhs_array_muxed4711 (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(rhs_array_muxed47)
  );
  LUT6 #(
    .INIT ( 64'h7708080808080808 ))
  \VexRiscv/Mmux_n2571261  (
    .I0(\VexRiscv/decode_to_execute_IS_RS1_SIGNED_7939 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_DIV_7941 ),
    .I3(\VexRiscv/decode_to_execute_RS2 [31]),
    .I4(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_7937 ),
    .I5(\VexRiscv/decode_to_execute_IS_MUL_7945 ),
    .O(\VexRiscv/n2571 [32])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_134  (
    .I0(\VexRiscv/Mmux__zz_36_132_9437 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8185 [1]),
    .O(\VexRiscv/_zz_36_ [1])
  );
  LUT6 #(
    .INIT ( 64'h1111111110101110 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory11  (
    .I0(\VexRiscv/_zz_234__7797 ),
    .I1(\VexRiscv/_zz_235_ ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8541 ),
    .I3(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I4(\VexRiscv/n07011 ),
    .I5(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  basesoc_sdram_choose_req_grant_SF901 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_6154 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_392_o2),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready32_6012),
    .I1(litedramwishbone2native_state_FSM_FFd3_3012),
    .I2(rhs_array_muxed44[9]),
    .I3(_n6517[0]),
    .I4(rhs_array_muxed44[10]),
    .I5(basesoc_port_cmd_ready42_9399),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n110311 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11031)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I2(\VexRiscv/_zz_114__7895 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .O(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid )
  );
  LUT6 #(
    .INIT ( 64'hEAFFEAEE40554044 ))
  \VexRiscv/Mmux_execute_LightShifterPlugin_amplitude121  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [2]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1294),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_slave_sel<0><28>2  (
    .I0(rhs_array_muxed44[22]),
    .I1(\basesoc_slave_sel<0><28>12_9124 ),
    .I2(\basesoc_slave_sel<0><28>11_5995 ),
    .I3(rhs_array_muxed44[27]),
    .I4(\basesoc_slave_sel<0><28>13_9125 ),
    .O(basesoc_slave_sel[0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1281  (
    .I0(\VexRiscv/decode_to_execute_PC [5]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1291  (
    .I0(\VexRiscv/decode_to_execute_PC [6]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1301  (
    .I0(\VexRiscv/decode_to_execute_PC [7]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1311  (
    .I0(\VexRiscv/decode_to_execute_PC [8]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1321  (
    .I0(\VexRiscv/decode_to_execute_PC [9]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src121  (
    .I0(\VexRiscv/decode_to_execute_PC [10]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src131  (
    .I0(\VexRiscv/decode_to_execute_PC [11]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [11])
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_lut<0>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_div_counter_value[5]__zz_320_[5]_add_649_OUT_lut<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1131  (
    .I0(\VexRiscv/decode_to_execute_PC [20]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1141  (
    .I0(\VexRiscv/decode_to_execute_PC [21]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1151  (
    .I0(\VexRiscv/decode_to_execute_PC [22]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1161  (
    .I0(\VexRiscv/decode_to_execute_PC [23]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1171  (
    .I0(\VexRiscv/decode_to_execute_PC [24]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1181  (
    .I0(\VexRiscv/decode_to_execute_PC [25]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1191  (
    .I0(\VexRiscv/decode_to_execute_PC [26]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1201  (
    .I0(\VexRiscv/decode_to_execute_PC [27]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1211  (
    .I0(\VexRiscv/decode_to_execute_PC [28]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1221  (
    .I0(\VexRiscv/decode_to_execute_PC [29]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1241  (
    .I0(\VexRiscv/decode_to_execute_PC [30]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [30])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_334  (
    .I0(\VexRiscv/Mmux__zz_36_332 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8181 [9]),
    .O(\VexRiscv/_zz_36_ [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20AA2020 ))
  \VexRiscv/Mmux_execute_arbitration_isStuckByOthers12  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I4(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I5(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .O(\VexRiscv/execute_arbitration_isStuckByOthers )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_9168),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_9170),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_9172),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_9174),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1055 ))
  \VexRiscv/_n5129_inv1  (
    .I0(\VexRiscv/decode_arbitration_isStuck ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I3(\VexRiscv/_zz_114__7895 ),
    .I4(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/_n5129_inv )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA02002222 ))
  \VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o1  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_booted_8586 ),
    .I1(\VexRiscv/decode_arbitration_isStuck ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I4(\VexRiscv/_zz_114__7895 ),
    .I5(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_booted_IBusCachedPlugin_fetchPc_output_ready_AND_1226_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  \VexRiscv/execute_CsrPlugin_writeEnable1  (
    .I0(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_8043 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I5(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .O(\VexRiscv/execute_CsrPlugin_writeEnable )
  );
  LUT6 #(
    .INIT ( 64'h0000000000002A0A ))
  \VexRiscv/Mmux_IBusCachedPlugin_injector_nextPcCalc_valids_1_GND_21_o_MUX_1874_o11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_7849 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I2(\VexRiscv/_zz_114__7895 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I4(\VexRiscv/decode_arbitration_isStuck ),
    .I5(\VexRiscv/IBusCachedPlugin_fetcherflushIt ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_GND_21_o_MUX_1874_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10460_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n10460_inv)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o)
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub121  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [1]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_288_ [1]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [1])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I5(\VexRiscv/_zz_288_ [31]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [31])
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_6090 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6050 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_6092 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_6094 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6052 )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I5(\VexRiscv/_zz_288_ [22]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_154  (
    .I0(\VexRiscv/Mmux__zz_36_152_9474 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [21]),
    .O(\VexRiscv/_zz_36_ [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_144  (
    .I0(\VexRiscv/Mmux__zz_36_142_9469 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [20]),
    .O(\VexRiscv/_zz_36_ [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_115  (
    .I0(\VexRiscv/Mmux__zz_36_113_9457 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [19]),
    .O(\VexRiscv/_zz_36_ [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_104  (
    .I0(\VexRiscv/Mmux__zz_36_103_9451 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [18]),
    .O(\VexRiscv/_zz_36_ [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_94  (
    .I0(\VexRiscv/Mmux__zz_36_92_9655 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [17]),
    .O(\VexRiscv/_zz_36_ [17])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o11 (
    .I0(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .I1(basesoc_grant_2356),
    .I2(cache_state_FSM_FFd2_4952),
    .I3(cache_state_FSM_FFd3_4951),
    .I4(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_84  (
    .I0(\VexRiscv/Mmux__zz_36_82_9651 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [16]),
    .O(\VexRiscv/_zz_36_ [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_74  (
    .I0(\VexRiscv/Mmux__zz_36_72_9480 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [15]),
    .O(\VexRiscv/_zz_36_ [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_54  (
    .I0(\VexRiscv/Mmux__zz_36_52_9477 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8177 [13]),
    .O(\VexRiscv/_zz_36_ [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_44  (
    .I0(\VexRiscv/Mmux__zz_36_42_9463 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8180 [12]),
    .O(\VexRiscv/_zz_36_ [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_36  (
    .I0(\VexRiscv/Mmux__zz_36_32 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8180 [11]),
    .O(\VexRiscv/_zz_36_ [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_212  (
    .I0(\VexRiscv/Mmux__zz_36_22 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8181 [10]),
    .O(\VexRiscv/_zz_36_ [10])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub321  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/_zz_288_ [9]),
    .O(\VexRiscv/execute_SrcPlugin_addSub [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_324  (
    .I0(\VexRiscv/Mmux__zz_36_323_9519 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8181 [8]),
    .O(\VexRiscv/_zz_36_ [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_314  (
    .I0(\VexRiscv/Mmux__zz_36_313_9466 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8182 ),
    .O(\VexRiscv/_zz_36_ [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_304  (
    .I0(\VexRiscv/Mmux__zz_36_302_9647 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8183 [6]),
    .O(\VexRiscv/_zz_36_ [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_294  (
    .I0(\VexRiscv/Mmux__zz_36_292_9639 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8183 [5]),
    .O(\VexRiscv/_zz_36_ [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_284  (
    .I0(\VexRiscv/Mmux__zz_36_282_9643 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8183 [4]),
    .O(\VexRiscv/_zz_36_ [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_274  (
    .I0(\VexRiscv/Mmux__zz_36_272_9635 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8184 ),
    .O(\VexRiscv/_zz_36_ [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_36_244  (
    .I0(\VexRiscv/Mmux__zz_36_242_9443 ),
    .I1(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I2(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I3(\VexRiscv/_n8185 [2]),
    .O(\VexRiscv/_zz_36_ [2])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  suart_tx_fifo_wrport_we1 (
    .I0(basesoc_interface_we_1294),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(suart_tx_trigger),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData16  (
    .I0(\VexRiscv/_zz_151_ [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8185 [0]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [0])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData121  (
    .I0(\VexRiscv/_zz_151_ [1]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8185 [1]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o11  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(rhs_array_muxed47),
    .I2(basesoc_slave_sel[3]),
    .I3(spiflash_clk_5327),
    .I4(opsis_i2c_samp_carry_5326),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o )
  );
  LUT4 #(
    .INIT ( 16'h9AAA ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_lut<0>1  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_lut<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux__zz_79_1  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I3(N388),
    .O(\VexRiscv/_zz_79_ [0])
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[1]),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_source_valid_965),
    .O(\Result<2>10 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_port_cmd_ready14_6014),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT5 #(
    .INIT ( 32'hFFFDAAA8 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_8850 ),
    .I1(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I3(\VexRiscv/_zz_112__7896 ),
    .I4(\VexRiscv/_zz_205_ ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9937 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \VexRiscv/execute_arbitration_isValid_rstpot_SW0  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/Mmux_execute_arbitration_haltItself11 ),
    .I2(\VexRiscv/Mmux_execute_LightShifterPlugin_isActive_GND_21_o_MUX_1888_o11_9423 ),
    .I3(\VexRiscv/_zz_223__6197 ),
    .O(N9221)
  );
  LUT5 #(
    .INIT ( 32'h00808080 ))
  \VexRiscv/_n50081  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I4(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .O(\VexRiscv/_n5008 )
  );
  LUT6 #(
    .INIT ( 64'h00F7005500F700F7 ))
  \VexRiscv/execute_arbitration_isStuckByOthers_inv1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I3(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .O(\VexRiscv/execute_arbitration_isStuckByOthers_inv )
  );
  LUT6 #(
    .INIT ( 64'h5554555555555555 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[4]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[5]),
    .I5(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h7A00700000000000 ))
  \VexRiscv/mux12812  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/_zz_151_ [0]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I4(\VexRiscv/_n8185 [0]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [0])
  );
  LUT6 #(
    .INIT ( 64'h7A00700000000000 ))
  \VexRiscv/mux1281111  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/_zz_151_ [1]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_628_o ),
    .I4(\VexRiscv/_n8185 [1]),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n4404 [1])
  );
  LUT5 #(
    .INIT ( 32'hAA80FFFF ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetcherflushIt1_SW0  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I2(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I3(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I4(\VexRiscv/_n5040 ),
    .O(N2981)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<4><28>1  (
    .I0(rhs_array_muxed44[28]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [28]),
    .O(basesoc_slave_sel[4])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_4  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N1521),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [12]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/_zz_35_ [12])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_32  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2201),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [9]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .O(\VexRiscv/_zz_35_ [9])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_31  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2221),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [8]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .O(\VexRiscv/_zz_35_ [8])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_15  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2241),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [22]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/_zz_35_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_6  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2261),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [14]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/_zz_35_ [14])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_24  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2321),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [30]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/_zz_35_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_22  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2341),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [29]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/_zz_35_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_21  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2361),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [28]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/_zz_35_ [28])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_20  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2381),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [27]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/_zz_35_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_19  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2401),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [26]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/_zz_35_ [26])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_18  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2421),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [25]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/_zz_35_ [25])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_17  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N244),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [24]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/_zz_35_ [24])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_16  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N246),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [23]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/_zz_35_ [23])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_8  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N260),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [16]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/_zz_35_ [16])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_9  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N262),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [17]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/_zz_35_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_3  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N272),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [11]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .O(\VexRiscv/_zz_35_ [11])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_5  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2741),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [13]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/_zz_35_ [13])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_11  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2761),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [19]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/_zz_35_ [19])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_10  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2781),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [18]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/_zz_35_ [18])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_2  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2801),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [10]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/_zz_35_ [10])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_14  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2821),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [21]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/_zz_35_ [21])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_13  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2841),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [20]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/_zz_35_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_25  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2861),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [31]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/_zz_35_ [31])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_7  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N1501),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [15]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/_zz_35_ [15])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N2181),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [0]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/_zz_35_ [0])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_23  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N248),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [2]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/_zz_35_ [2])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_26  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N252),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [3]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/_zz_35_ [3])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_28  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N254),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [5]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(\VexRiscv/_zz_35_ [5])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_27  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N256),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [4]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/_zz_35_ [4])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_29  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N258),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [6]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(\VexRiscv/_zz_35_ [6])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_30  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N268),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [7]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .O(\VexRiscv/_zz_35_ [7])
  );
  LUT6 #(
    .INIT ( 64'hFDFF7577A8882000 ))
  \VexRiscv/Mmux__zz_35_12  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I2(N270),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_div_result [1]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/_zz_35_ [1])
  );
  LUT6 #(
    .INIT ( 64'h0080008022A20080 ))
  _n11158111 (
    .I0(rhs_array_muxed44[2]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [6]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [7]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .O(N438)
  );
  LUT6 #(
    .INIT ( 64'h0001000100000001 ))
  \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot  (
    .I0(\VexRiscv/_zz_235_ ),
    .I1(\VexRiscv/_zz_234__7797 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(sys_rst_basesoc_vexriscv_reset_OR_692_o),
    .I4(\VexRiscv/_n5006 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_8541 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_rstpot_10075 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1334),
    .I4(multiplexer_state_FSM_FFd2_1335),
    .I5(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_time1_3_glue_set_9925)
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<5>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/decode_to_execute_PC [5]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<6>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/decode_to_execute_PC [6]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<7>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/decode_to_execute_PC [7]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<8>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/decode_to_execute_PC [8]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<9>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/decode_to_execute_PC [9]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<10>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/decode_to_execute_PC [10]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_PC [31]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1335),
    .I4(multiplexer_state_FSM_FFd1_1334),
    .I5(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_time0_3_glue_set_9929)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1335),
    .I4(multiplexer_state_FSM_FFd1_1334),
    .I5(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_time0_4_glue_set_9930)
  );
  LUT6 #(
    .INIT ( 64'h007A007000000000 ))
  \VexRiscv/CsrPlugin_mip_MSIP_rstpot  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/_zz_151_ [3]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_21_o_equal_630_o_inv ),
    .I4(\VexRiscv/_n8184 ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_10071 )
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_288__Madd_lut<0>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/_zz_156_ [0]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_288__Madd_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/_zz_156_ [1]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<12>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/_zz_156_ [12]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<13>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/_zz_156_ [13]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<14>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I4(\VexRiscv/_zz_156_ [14]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<15>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/_zz_156_ [15]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<16>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/_zz_156_ [16]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<17>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/_zz_156_ [17]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [17])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<18>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/_zz_156_ [18]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [18])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<19>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/_zz_156_ [19]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [19])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_156_ [20]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/_zz_156_ [21]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [21])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/_zz_156_ [22]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [22])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/_zz_156_ [23]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [23])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/_zz_156_ [24]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [24])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/_zz_156_ [25]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [25])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/_zz_156_ [26]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [26])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/_zz_156_ [27]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [27])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/_zz_156_ [28]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [28])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/_zz_156_ [29]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/_zz_156_ [30]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [30])
  );
  LUT6 #(
    .INIT ( 64'hB3A24C5D4C5DB3A2 ))
  \VexRiscv/Madd__zz_288__Madd_lut<2>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .I4(\VexRiscv/_zz_156_ [2]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_288__Madd_lut<3>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/_zz_156_ [3]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h981067EF67EF9810 ))
  \VexRiscv/Madd__zz_288__Madd_lut<4>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [4]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/_zz_156_ [4]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_288__Madd_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/_zz_156_ [31]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_8001 ),
    .O(\VexRiscv/Madd__zz_288__Madd_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAABAAAAAAA8AAA ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(opsis_i2c_fx2_reset_storage_full_2191),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_10055)
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  wr_data_en_d_rstpot_SW0 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I1(basesoc_interface_we_1294),
    .I2(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I3(\basesoc_interface_adr[5] ),
    .O(N9461)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1101  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11343  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_262 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [31]),
    .I5(N950),
    .O(\VexRiscv/decode_RS2 [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1253  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_262 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [31]),
    .I5(N952),
    .O(\VexRiscv/decode_RS1 [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1143  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_152_9474 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [21]),
    .I5(N954),
    .O(\VexRiscv/decode_RS1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11233  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_152_9474 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [21]),
    .I5(N956),
    .O(\VexRiscv/decode_RS2 [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11311  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_142_9469 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [20]),
    .I5(N958),
    .O(\VexRiscv/decode_RS1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11223  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_142_9469 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [20]),
    .I5(N960),
    .O(\VexRiscv/decode_RS2 [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11110  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_113_9457 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [19]),
    .I5(N962),
    .O(\VexRiscv/decode_RS1 [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11203  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_113_9457 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [19]),
    .I5(N964),
    .O(\VexRiscv/decode_RS2 [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1103  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_103_9451 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [18]),
    .I5(N966),
    .O(\VexRiscv/decode_RS1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11193  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_103_9451 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [18]),
    .I5(N968),
    .O(\VexRiscv/decode_RS2 [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11183  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_92_9655 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [17]),
    .I5(N970),
    .O(\VexRiscv/decode_RS2 [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS193  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_92_9655 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [17]),
    .I5(N972),
    .O(\VexRiscv/decode_RS1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11173  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_82_9651 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [16]),
    .I5(N974),
    .O(\VexRiscv/decode_RS2 [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS183  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_82_9651 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [16]),
    .I5(N976),
    .O(\VexRiscv/decode_RS1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11163  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_72_9480 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [15]),
    .I5(N9781),
    .O(\VexRiscv/decode_RS2 [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS173  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_72_9480 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [15]),
    .I5(N9801),
    .O(\VexRiscv/decode_RS1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11143  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_52_9477 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [13]),
    .I5(N9821),
    .O(\VexRiscv/decode_RS2 [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS153  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_52_9477 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8177 [13]),
    .I5(N9841),
    .O(\VexRiscv/decode_RS1 [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11133  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_42_9463 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8180 [12]),
    .I5(N9861),
    .O(\VexRiscv/decode_RS2 [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS143  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_42_9463 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8180 [12]),
    .I5(N9881),
    .O(\VexRiscv/decode_RS1 [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11123  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_32 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8180 [11]),
    .I5(N9901),
    .O(\VexRiscv/decode_RS2 [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS135  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_32 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8180 [11]),
    .I5(N9921),
    .O(\VexRiscv/decode_RS1 [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11113  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_22 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [10]),
    .I5(N9941),
    .O(\VexRiscv/decode_RS2 [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1212  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_22 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [10]),
    .I5(N9961),
    .O(\VexRiscv/decode_RS1 [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11413  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_332 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [9]),
    .I5(N9981),
    .O(\VexRiscv/decode_RS2 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1323  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_332 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [9]),
    .I5(N10001),
    .O(\VexRiscv/decode_RS1 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11403  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_323_9519 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [8]),
    .I5(N10021),
    .O(\VexRiscv/decode_RS2 [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1313  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_323_9519 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8181 [8]),
    .I5(N10041),
    .O(\VexRiscv/decode_RS1 [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11393  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_313_9466 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8182 ),
    .I5(N10061),
    .O(\VexRiscv/decode_RS2 [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1303  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_313_9466 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8182 ),
    .I5(N10081),
    .O(\VexRiscv/decode_RS1 [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11383  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_302_9647 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [6]),
    .I5(N10101),
    .O(\VexRiscv/decode_RS2 [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1293  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_302_9647 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [6]),
    .I5(N1012),
    .O(\VexRiscv/decode_RS1 [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11373  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_292_9639 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [5]),
    .I5(N1014),
    .O(\VexRiscv/decode_RS2 [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1283  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_292_9639 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [5]),
    .I5(N1016),
    .O(\VexRiscv/decode_RS1 [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11363  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_282_9643 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [4]),
    .I5(N1018),
    .O(\VexRiscv/decode_RS2 [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1273  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_282_9643 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8183 [4]),
    .I5(N1020),
    .O(\VexRiscv/decode_RS1 [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11353  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_272_9635 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8184 ),
    .I5(N1022),
    .O(\VexRiscv/decode_RS2 [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1263  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_272_9635 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8184 ),
    .I5(N1024),
    .O(\VexRiscv/decode_RS1 [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11323  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_242_9443 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8185 [2]),
    .I5(N1026),
    .O(\VexRiscv/decode_RS2 [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS1233  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_242_9443 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8185 [2]),
    .I5(N1028),
    .O(\VexRiscv/decode_RS1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11212  (
    .I0(\VexRiscv/Mmux_decode_RS1142 ),
    .I1(\VexRiscv/Mmux__zz_36_132_9437 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8185 [1]),
    .I5(N1030),
    .O(\VexRiscv/decode_RS1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \VexRiscv/Mmux_decode_RS11215  (
    .I0(\VexRiscv/Mmux_decode_RS11101_6198 ),
    .I1(\VexRiscv/Mmux__zz_36_132_9437 ),
    .I2(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I3(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I4(\VexRiscv/_n8185 [1]),
    .I5(N1032),
    .O(\VexRiscv/decode_RS2 [1])
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(_n6517[0]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>30 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(_n6517[0]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h0010000010101000 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o11 (
    .I0(basesoc_rom_bus_ack_870),
    .I1(rhs_array_muxed44[22]),
    .I2(\basesoc_slave_sel<0><28>1 ),
    .I3(basesoc_grant_2356),
    .I4(basesoc_vexriscv_ibus_cyc),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o)
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_PC [20]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_PC [21]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_PC [22]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_PC [23]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_PC [24]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .I4(\VexRiscv/decode_to_execute_PC [25]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_PC [26]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_PC [27]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_PC [28]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_PC [29]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_PC [30]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_8083 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30])
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n10541_inv1 (
    .I0(rhs_array_muxed10),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1334),
    .I3(multiplexer_state_FSM_FFd2_1335),
    .I4(multiplexer_state_FSM_FFd3_1336),
    .I5(basesoc_sdram_twtrcon_ready_2355),
    .O(_n10541_inv)
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd2_1335),
    .I2(multiplexer_state_FSM_FFd1_1334),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(rhs_array_muxed6),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT5 #(
    .INIT ( 32'h55956AAA ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<11>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src2 [11]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/decode_to_execute_PC [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_5888 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_1294),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1011 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0020202020202020 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_7894 ),
    .I1(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I2(\VexRiscv/_zz_225_ ),
    .I3(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I5(\VexRiscv/memory_arbitration_isValid_7853 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF2F ))
  \VexRiscv/_n5224_inv1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I1(\VexRiscv/n07011 ),
    .I2(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I3(\VexRiscv/_zz_234__7797 ),
    .I4(\VexRiscv/DBusSimplePlugin_memoryExceptionPort_valid ),
    .I5(\VexRiscv/_zz_235_ ),
    .O(\VexRiscv/_n5224_inv )
  );
  LUT6 #(
    .INIT ( 64'h2002202020202020 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_div_counter_valueNext11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_counter_willOverflow_6251 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I5(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_div_counter_valueNext [0])
  );
  LUT6 #(
    .INIT ( 64'h0000020002000200 ))
  \VexRiscv/Mmux_writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1909_o11  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I2(\VexRiscv/_zz_234__7797 ),
    .I3(\VexRiscv/_n5006 ),
    .I4(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I5(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(\VexRiscv/writeBack_arbitration_isValid_memory_arbitration_isValid_MUX_1909_o )
  );
  LUT5 #(
    .INIT ( 32'h88882888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext11  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I2(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [0])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData321  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8181 [9]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [9]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [9])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData311  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8181 [8]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [8]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [8])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData31  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8180 [11]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [11]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [11])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData281  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8183 [5]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [5]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [5])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData291  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8183 [6]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [6]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [6])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData21  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8181 [10]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [10]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [10])
  );
  LUT6 #(
    .INIT ( 64'h88858888888F8888 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData301  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I1(\VexRiscv/_n8182 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [7]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [7])
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT651  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [64]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [33]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<64> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT641  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [63]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [32]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<63> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT631  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [62]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [31]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<62> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT621  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [61]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [30]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<61> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT611  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [60]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [29]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<60> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT601  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [59]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [28]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<59> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT591  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [58]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [27]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<58> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT581  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [57]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [26]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<57> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT571  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [56]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [25]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<56> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT561  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [55]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [24]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<55> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  _n10298_inv11 (
    .I0(basesoc_slave_sel[2]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I3(basesoc_vexriscv_ibus_cyc),
    .I4(basesoc_counter[1]),
    .I5(basesoc_counter[0]),
    .O(_n10298_inv)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT551  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [54]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [23]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<54> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT541  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [53]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [22]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<53> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT531  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [52]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [21]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<52> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT521  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [51]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [20]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<51> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_MUX_2182_o135_SW0  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [0]),
    .O(N1621)
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT511  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [50]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [19]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<50> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT501  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [49]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [18]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<49> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT491  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [48]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [17]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<48> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT481  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [47]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [16]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<47> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT471  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [46]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [15]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<46> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT461  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [45]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [14]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<45> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT451  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [44]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [13]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<44> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT441  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [43]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [12]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<43> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT431  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [42]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [11]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<42> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT421  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [41]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [10]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<41> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT411  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [40]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [9]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<40> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT401  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [39]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [8]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<39> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT391  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [38]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [7]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<38> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT381  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [37]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [6]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<37> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT371  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [36]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [5]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<36> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT361  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [35]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [4]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<35> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT351  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [34]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [3]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<34> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT341  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [33]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [2]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<33> )
  );
  LUT5 #(
    .INIT ( 32'hAEAAA2AA ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT331  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_accumulator [32]),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/_zz_313_ [1]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_accumulator[64]_memory_MulDivIterativePlugin_accumulator[64]_mux_793_OUT<32> )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready3_5842),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT3 #(
    .INIT ( 8'h2B ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(basesoc_grant_glue_set_9893)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT6  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[0]),
    .I5(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_port_cmd_ready2_6021),
    .I3(basesoc_port_cmd_ready14_6014),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \VexRiscv/_n5006<1>1  (
    .I0(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .I1(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I2(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I3(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I4(\VexRiscv/memory_arbitration_isValid_7853 ),
    .O(\VexRiscv/_n5006 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_6153 )
  );
  LUT4 #(
    .INIT ( 16'hFBF1 ))
  basesoc_wait_inv11 (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(basesoc_wait_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000008080008080 ))
  \basesoc_slave_sel<0><28>13  (
    .I0(\basesoc_slave_sel<0><28>13_9125 ),
    .I1(\basesoc_slave_sel<0><28>11_5995 ),
    .I2(\basesoc_slave_sel<0><28>12_9124 ),
    .I3(basesoc_grant_2356),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [29]),
    .O(\basesoc_slave_sel<0><28>1 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \VexRiscv/Mmux_CsrPlugin_jumpInterface_valid11  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .I2(\VexRiscv/_zz_234__7797 ),
    .O(\VexRiscv/CsrPlugin_jumpInterface_valid )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_rx_fifo_level0_cy<2>12  (
    .I0(suart_source_valid_965),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h8AAABAAA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_2305),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_5997 ),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_9864)
  );
  LUT6 #(
    .INIT ( 64'h4555FF5545554555 ))
  \VexRiscv/_n5072_inv1  (
    .I0(\VexRiscv/Mmux_execute_arbitration_isStuckByOthers1 ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_div_done_8424 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_7940 ),
    .I3(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_willOverflowIfInc ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .O(\VexRiscv/_n5072_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd3_1336),
    .I4(basesoc_sdram_time1[3]),
    .I5(array_muxed17_INV_392_o2),
    .O(basesoc_sdram_time1_2_glue_set_9924)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1302),
    .I1(bankmachine0_state_FSM_FFd2_4962),
    .I2(bankmachine0_state_FSM_FFd3_4961),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I4(basesoc_sdram_bankmachine0_row_opened_2306),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_9897)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1304),
    .I1(bankmachine1_state_FSM_FFd2_4957),
    .I2(bankmachine1_state_FSM_FFd3_4956),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I4(basesoc_sdram_bankmachine1_row_opened_2311),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_9898)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1306),
    .I1(bankmachine2_state_FSM_FFd2_4967),
    .I2(bankmachine2_state_FSM_FFd3_4966),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I4(basesoc_sdram_bankmachine2_row_opened_2316),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_9899)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1308),
    .I1(bankmachine3_state_FSM_FFd2_4972),
    .I2(bankmachine3_state_FSM_FFd3_4971),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I4(basesoc_sdram_bankmachine3_row_opened_2321),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_9900)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1310),
    .I1(bankmachine4_state_FSM_FFd2_4977),
    .I2(bankmachine4_state_FSM_FFd3_4976),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I4(basesoc_sdram_bankmachine4_row_opened_2326),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_9901)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1312),
    .I1(bankmachine5_state_FSM_FFd2_4982),
    .I2(bankmachine5_state_FSM_FFd3_4981),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I4(basesoc_sdram_bankmachine5_row_opened_2331),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_9902)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1314),
    .I1(bankmachine6_state_FSM_FFd2_4987),
    .I2(bankmachine6_state_FSM_FFd3_4986),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I4(basesoc_sdram_bankmachine6_row_opened_2336),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_9903)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1316),
    .I1(bankmachine7_state_FSM_FFd2_4992),
    .I2(bankmachine7_state_FSM_FFd3_4991),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I4(basesoc_sdram_bankmachine7_row_opened_2341),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_9904)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sram_we<2>1  (
    .I0(basesoc_slave_sel[1]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I3(rhs_array_muxed46[2]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sram_we<3>1  (
    .I0(basesoc_slave_sel[1]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I3(rhs_array_muxed46[3]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sram_we<1>1  (
    .I0(basesoc_slave_sel[1]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I3(rhs_array_muxed46[1]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1336),
    .I5(array_muxed17_INV_392_o2),
    .O(basesoc_sdram_time1_1_glue_set_9923)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \basesoc_sram_we<0>1  (
    .I0(basesoc_grant_2356),
    .I1(\VexRiscv/dBus_cmd_halfPipe_regs_payload_wr_486 ),
    .I2(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [1]),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [0]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I5(basesoc_slave_sel[1]),
    .O(basesoc_sram_we[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .I4(array_muxed17_INV_392_o2),
    .I5(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_time1_0_glue_set_9922)
  );
  LUT6 #(
    .INIT ( 64'h0001000100014445 ))
  \basesoc_csrbankarray_csrbank0_sel<13>11  (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_grant_2356),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [13]),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_payload_address [15]),
    .O(N4211)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \VexRiscv/Mmux_decode_RS11102  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/_zz_165_ ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I4(N388),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/Mmux_decode_RS11102_9680 )
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  \VexRiscv/Mmux_decode_RS11432  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_8582 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I2(\VexRiscv/_zz_164_ ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I4(N388),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/Mmux_decode_RS11431_9682 )
  );
  LUT6 #(
    .INIT ( 64'h0010000010101000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_871),
    .I1(sys_rst),
    .I2(basesoc_slave_sel[1]),
    .I3(basesoc_grant_2356),
    .I4(basesoc_vexriscv_ibus_cyc),
    .I5(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(basesoc_sram_bus_ack_rstpot_10066)
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[0]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[1]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[2]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[3]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[4]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[5]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[7]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[8]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[10]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[11]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[12]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[13]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hFBFFF1FF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_grant_2356),
    .I1(basesoc_vexriscv_ibus_cyc),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[15]),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h01110010 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2356),
    .I3(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I4(basesoc_vexriscv_ibus_cyc),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9905)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2309),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_open),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9906)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9907)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2314),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_open),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9908)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9909)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2324),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_open),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9910)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9911)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2319),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_open),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9912)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9913)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2334),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_open),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9914)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9915)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2329),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_open),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9916)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9917)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2339),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_open),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9918)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9920)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2344),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_open),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9921)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1335),
    .I3(multiplexer_state_FSM_FFd1_1334),
    .I4(multiplexer_state_FSM_FFd3_1336),
    .O(basesoc_sdram_time0_0_glue_set_9926)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  basesoc_sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1335),
    .I1(multiplexer_state_FSM_FFd1_1334),
    .I2(multiplexer_state_FSM_FFd3_1336),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[1]),
    .I5(basesoc_sdram_time0[0]),
    .O(basesoc_sdram_time0_1_glue_set_9927)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_cy<3>11  (
    .I0(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I2(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [3]),
    .I3(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I4(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .O(\VexRiscv/Madd_memory_MulDivIterativePlugin_mul_counter_value[5]__zz_312_[5]_add_645_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h2888888888888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext31  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [2]),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I5(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [2])
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \VexRiscv/Mmux_memory_MulDivIterativePlugin_mul_counter_valueNext21  (
    .I0(\VexRiscv/execute_arbitration_isStuckByOthers ),
    .I1(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [1]),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_7944 ),
    .I4(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_value [0]),
    .O(\VexRiscv/memory_MulDivIterativePlugin_mul_counter_valueNext [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000700070007 ))
  \VexRiscv/_zz_102_<4>11  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I2(\VexRiscv/_zz_234__7797 ),
    .I3(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I5(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_8583 ),
    .O(\VexRiscv/_zz_102_<4>1 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT31  (
    .I0(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I2(\VexRiscv/execute_to_memory_BRANCH_DO_8076 ),
    .I3(\VexRiscv/execute_to_memory_ALIGNEMENT_FAULT_8177 ),
    .I4(\VexRiscv/execute_to_memory_MEMORY_ENABLE_8002 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_BranchPlugin_branchExceptionPort_payload_code[3]_mux_772_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_965),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .I5(suart_rx_fifo_level0[4]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h55554000 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_8847 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .I3(basesoc_vexriscv_ibus_ack),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_8799 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .O(\VexRiscv/Madd_zz_199_[32]__zz_331_[32]_add_802_OUT_cy<0>_rt_10396 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_333_[31]_add_805_OUT_cy<0>_rt_10397 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_10398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_10399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_10400)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_10401),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_10402),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_10403),
    .Q(half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_10404),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_10405),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_10406),
    .Q(half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record0_bank_0_rstpot_10401)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record0_bank_1_rstpot_10402)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[2]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record0_bank_2_rstpot_10403)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record1_bank_0_rstpot_10404)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record1_bank_1_rstpot_10405)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCAACCF0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[2]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(phase_sel_3_10420),
    .I4(basesoc_sdram_storage_full_0_3_10418),
    .I5(_n10148),
    .O(half_rate_phy_record1_bank_2_rstpot_10406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_10407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_10408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_10409)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10069),
    .Q(basesoc_interface_we_1_10410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N4221),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10411 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_10412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_10413)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2  (
    .C(sys_clk),
    .D(N4221),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10414 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_10415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_2_10416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_10417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_10418)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_10419)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_10420)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_2_10421)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_4_10422)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_4 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_4_10423)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_10069),
    .Q(basesoc_interface_we_2_10424)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73  (
    .I0(N1054),
    .I1(N1055),
    .S(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF5FF5E614FEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(N1054)
  );
  LUT6 #(
    .INIT ( 64'h1115104452004212 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(N1055)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1_SW0  (
    .I0(N1056),
    .I1(N1057),
    .S(\basesoc_interface_adr[2] ),
    .O(N1010)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux100_112_5386),
    .I3(mux100_122_5384),
    .I4(mux100_111_5388),
    .I5(mux100_10_5390),
    .O(N1056)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux100_121_5385),
    .I3(mux100_13_5383),
    .I4(mux100_12_5387),
    .I5(mux100_11_5389),
    .O(N1057)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0  (
    .I0(N1058),
    .I1(N1059),
    .S(\basesoc_interface_adr[2] ),
    .O(N243)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5458),
    .I3(mux107_133_5449),
    .I4(mux107_125_5451),
    .I5(mux107_111_5460),
    .O(N1058)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5457),
    .I3(mux107_14_5448),
    .I4(mux107_132_5450),
    .I5(mux107_121_5459),
    .O(N1059)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1060),
    .I1(N10611),
    .S(multiplexer_state_FSM_FFd2_1335),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8088 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1336),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_max_time1),
    .I3(basesoc_sdram_write_available),
    .I4(multiplexer_state_FSM_FFd1_1334),
    .I5(\multiplexer_state_FSM_FFd2-In5_9319 ),
    .O(N1060)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1334),
    .I1(multiplexer_state_FSM_FFd3_1336),
    .I2(refresher_state_FSM_FFd1_1301),
    .I3(basesoc_sdram_generator_done_1165),
    .I4(\multiplexer_state_FSM_FFd2-In5_9319 ),
    .I5(basesoc_sdram_twtrcon_ready_2355),
    .O(N10611)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0  (
    .I0(N1062),
    .I1(N1063),
    .S(\basesoc_interface_adr[2] ),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5494),
    .I3(mux106_133_5485),
    .I4(mux106_125_5487),
    .I5(mux106_111_5496),
    .O(N1062)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5493),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5486),
    .I4(mux106_121_5495),
    .O(N1063)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13  (
    .I0(N1064),
    .I1(N1065),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full[0]),
    .I3(basesoc_load_storage_full_24_2577),
    .I4(basesoc_load_storage_full_8_2593),
    .O(N1064)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_16_2617),
    .I3(basesoc_reload_storage_full[0]),
    .I4(basesoc_reload_storage_full_8_2625),
    .I5(basesoc_reload_storage_full_24_2609),
    .O(N1065)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83  (
    .I0(N1066),
    .I1(N1067),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_23_2176),
    .I3(basesoc_ctrl_storage_full_15_2181),
    .I4(basesoc_ctrl_storage_full_31_2170),
    .O(N1066)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[23]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[31]),
    .I4(basesoc_ctrl_storage_full_7_2185),
    .O(N1067)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85  (
    .I0(N1068),
    .I1(N1069),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_reload_storage_full_23_2610),
    .I3(basesoc_load_storage_full_31_2570),
    .I4(basesoc_reload_storage_full_31_2602),
    .O(N1068)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full[7]),
    .I3(basesoc_reload_storage_full[7]),
    .I4(basesoc_reload_storage_full_15_2618),
    .I5(basesoc_load_storage_full_15_2586),
    .O(N1069)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT19  (
    .I0(N1070),
    .I1(N1071),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8904 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT16_8906 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15_8905 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8903 ),
    .O(N1070)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT19_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I1(basesoc_eventmanager_storage_full_2278),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(\basesoc_interface_adr[3] ),
    .O(N1071)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_263  (
    .I0(N1072),
    .I1(N1073),
    .S(\VexRiscv/_zz_223__6197 ),
    .O(\VexRiscv/Mmux__zz_36_262 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_263_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/_zz_288_ [31]),
    .I2(\VexRiscv/_zz_151_ [31]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_26 ),
    .O(N1072)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/Mmux__zz_36_263_G  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out29 ),
    .I3(\VexRiscv/execute_LightShifterPlugin_shiftInput [31]),
    .O(N1073)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_163  (
    .I0(N1074),
    .I1(N1075),
    .S(\VexRiscv/_zz_223__6197 ),
    .O(\VexRiscv/Mmux__zz_36_162 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_163_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/_zz_288_ [22]),
    .I2(\VexRiscv/_zz_151_ [22]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_16 ),
    .O(N1074)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux__zz_36_163_G  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out20 ),
    .O(N1075)
  );
  MUXF7   \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc103  (
    .I0(N1076),
    .I1(N1077),
    .S(\VexRiscv/_zz_102_<4>1 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc103_F  (
    .I0(\VexRiscv/CsrPlugin_mepc [14]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc10 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [12]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(N1076)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc103_G  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<14> ),
    .I1(\VexRiscv/_zz_114__7895 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [14]),
    .O(N1077)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_333  (
    .I0(N1078),
    .I1(N1079),
    .S(\VexRiscv/_zz_223__6197 ),
    .O(\VexRiscv/Mmux__zz_36_332 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_333_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/_zz_288_ [9]),
    .I2(\VexRiscv/_zz_151_ [9]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_33_9447 ),
    .O(N1078)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \VexRiscv/Mmux__zz_36_333_G  (
    .I0(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out9 ),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out7 ),
    .O(N1079)
  );
  MUXF7   \VexRiscv/Mmux__zz_36_133  (
    .I0(N1080),
    .I1(N1081),
    .S(\VexRiscv/_zz_223__6197 ),
    .O(\VexRiscv/Mmux__zz_36_132_9437 )
  );
  LUT6 #(
    .INIT ( 64'hE4FF00E4E40000E4 ))
  \VexRiscv/Mmux__zz_36_133_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_8010 ),
    .I1(\VexRiscv/_zz_288_ [1]),
    .I2(\VexRiscv/_zz_151_ [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I5(\VexRiscv/Mmux__zz_36_131 ),
    .O(N1080)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \VexRiscv/Mmux__zz_36_133_G  (
    .I0(\VexRiscv/execute_SHIFT_CTRL[1]_INV_508_o ),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .I2(\VexRiscv/execute_LightShifterPlugin_isActive_7892 ),
    .I3(\VexRiscv/_zz_151_ [0]),
    .I4(\VexRiscv/execute_LightShifterPlugin_isActive_mmx_out1 ),
    .O(N1081)
  );
  MUXF7   \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1  (
    .I0(N1082),
    .I1(N1083),
    .S(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch )
  );
  LUT6 #(
    .INIT ( 64'h00A400A410B400A4 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1_F  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .O(N1082)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch1_G  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(N1083)
  );
  MUXF7   \VexRiscv/Mmux__zz_79_23  (
    .I0(N1084),
    .I1(N1085),
    .S(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .O(\VexRiscv/_zz_79_ [2])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_79_23_F  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .O(N1084)
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_79_23_G  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_8581 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .O(N1085)
  );
  MUXF7   \VexRiscv/Mmux_execute_arbitration_haltItself12  (
    .I0(N1086),
    .I1(N1087),
    .S(\VexRiscv/execute_DBusSimplePlugin_skipCmd ),
    .O(\VexRiscv/Mmux_execute_arbitration_haltItself11 )
  );
  LUT6 #(
    .INIT ( 64'h8880AAAA88808880 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself12_F  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .I4(\VexRiscv/dBus_cmd_halfPipe_regs_ready_8426 ),
    .I5(\VexRiscv/decode_to_execute_MEMORY_ENABLE_8003 ),
    .O(N1086)
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \VexRiscv/Mmux_execute_arbitration_haltItself12_G  (
    .I0(\VexRiscv/execute_arbitration_isValid_7854 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_8174 ),
    .I2(\VexRiscv/memory_arbitration_isValid_7853 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_8536 ),
    .O(N1087)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163  (
    .I0(N1088),
    .I1(N1089),
    .S(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_9347 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000104454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_F  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(N1088)
  );
  LUT6 #(
    .INIT ( 64'h5455575554555457 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT163_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT10 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(N1089)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73  (
    .I0(N1090),
    .I1(N1091),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_22_2177),
    .I3(basesoc_ctrl_storage_full_14_2286),
    .I4(basesoc_ctrl_storage_full_30_2171),
    .O(N1090)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[22]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[30]),
    .I4(basesoc_ctrl_storage_full_6_2290),
    .O(N1091)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75  (
    .I0(N1092),
    .I1(N1093),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full[6]),
    .I3(basesoc_load_storage_full_30_2571),
    .I4(basesoc_load_storage_full_14_2587),
    .O(N1092)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_22_2611),
    .I3(basesoc_reload_storage_full[6]),
    .I4(basesoc_reload_storage_full_14_2619),
    .I5(basesoc_reload_storage_full_30_2603),
    .O(N1093)
  );
  MUXF7   \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc123  (
    .I0(N1094),
    .I1(N1095),
    .S(\VexRiscv/_zz_102_<4>1 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFF88F888F888F8 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc123_F  (
    .I0(\VexRiscv/CsrPlugin_mepc [15]),
    .I1(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc12 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/CsrPlugin_mtvec_base [13]),
    .I5(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .O(N1094)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc123_G  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_257_[31]_add_392_OUT<15> ),
    .I1(\VexRiscv/_zz_114__7895 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_8848 ),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_8620 ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_payload [15]),
    .O(N1095)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> )
  );
  INV   \Madd_n6118_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6118_lut[2] )
  );
  INV   \Madd_n6118_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6118_lut[4] )
  );
  INV   \Madd_n6118_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6118_lut[5] )
  );
  INV   \Madd_n6118_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6118_lut[7] )
  );
  INV   \Madd_n6118_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6118_lut[9] )
  );
  INV   \Madd_n6118_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6118_lut[10] )
  );
  INV   \Madd_n6118_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6118_lut[11] )
  );
  INV   \Madd_n6118_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6118_lut[12] )
  );
  INV   \Madd_n6118_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6118_lut[13] )
  );
  INV   \Madd_n6118_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6118_lut[14] )
  );
  INV   \Madd_n6118_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6118_lut[15] )
  );
  INV   \Madd_n6118_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6118_lut[17] )
  );
  INV   \Madd_n6118_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6118_lut[18] )
  );
  INV   \Madd_n6118_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6118_lut[20] )
  );
  INV   \Madd_n6118_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6118_lut[23] )
  );
  INV   \Madd_n6122_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6122_lut[2] )
  );
  INV   \Madd_n6122_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6122_lut[4] )
  );
  INV   \Madd_n6122_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6122_lut[5] )
  );
  INV   \Madd_n6122_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6122_lut[7] )
  );
  INV   \Madd_n6122_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6122_lut[9] )
  );
  INV   \Madd_n6122_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6122_lut[10] )
  );
  INV   \Madd_n6122_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6122_lut[11] )
  );
  INV   \Madd_n6122_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6122_lut[12] )
  );
  INV   \Madd_n6122_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6122_lut[13] )
  );
  INV   \Madd_n6122_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6122_lut[14] )
  );
  INV   \Madd_n6122_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6122_lut[15] )
  );
  INV   \Madd_n6122_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6122_lut[17] )
  );
  INV   \Madd_n6122_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6122_lut[18] )
  );
  INV   \Madd_n6122_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6122_lut[20] )
  );
  INV   \Madd_n6122_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6122_lut[23] )
  );
  INV   \Madd_n6194_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5326),
    .O(Madd_n6194_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \VexRiscv/Msub__zz_195__lut<32>_INV_0  (
    .I(\VexRiscv/memory_MulDivIterativePlugin_accumulator [31]),
    .O(\VexRiscv/Msub__zz_195__lut [32])
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_432_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_432_o)
  );
  INV   phase_sel_INV_33_o1_INV_0 (
    .I(phase_sel_255),
    .O(phase_sel_INV_33_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2302),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_10086),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3583)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3584)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2191),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2207),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2409),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \VexRiscv/Mcount__zz_202__xor<0>11_INV_0  (
    .I(\VexRiscv/_zz_202_ [0]),
    .O(\VexRiscv/Result [0])
  );
  INV   \VexRiscv/CsrPlugin_exception_inv1_INV_0  (
    .I(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_8540 ),
    .O(\VexRiscv/CsrPlugin_exception_inv )
  );
  INV   \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2017_o1_INV_0  (
    .I(\VexRiscv/CsrPlugin_hadException_8539 ),
    .O(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_2017_o )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<0>11_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<0>11_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result [0])
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/_zz_12_1_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6517[23], _n6517[22], _n6517[21], _n6517[20], _n6517[19], _n6517[18]
, _n6517[17], _n6517[16], _n6517[15], _n6517[14], _n6517[13], _n6517[12], _n6517[11], _n6517[10], _n6517[9], _n6517[8], _n6517[7], _n6517[6], 
_n6517[5], _n6517[4], _n6517[3], _n6517[2], _n6517[1], _n6517[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], rhs_array_muxed44[29], 
rhs_array_muxed44[28], rhs_array_muxed44[27], rhs_array_muxed44[26], rhs_array_muxed44[25], rhs_array_muxed44[24], rhs_array_muxed44[23], 
rhs_array_muxed44[22], rhs_array_muxed44[21], rhs_array_muxed44[20], rhs_array_muxed44[19], rhs_array_muxed44[18], rhs_array_muxed44[17], 
rhs_array_muxed44[16], rhs_array_muxed44[15], rhs_array_muxed44[14], rhs_array_muxed44[13], rhs_array_muxed44[12], rhs_array_muxed44[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4371, write_ctrl2_4370, write_ctrl1_4369, write_ctrl_4368}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4375, write_ctrl6_4374, write_ctrl5_4373, write_ctrl4_4372}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4379, write_ctrl10_4378, write_ctrl9_4377, write_ctrl8_4376}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4383, write_ctrl14_4382, write_ctrl13_4381, write_ctrl12_4380}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4387, write_ctrl18_4386, write_ctrl17_4385, write_ctrl16_4384}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4391, write_ctrl22_4390, write_ctrl21_4389, write_ctrl20_4388}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4395, write_ctrl26_4394, write_ctrl25_4393, write_ctrl24_4392}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4399, write_ctrl30_4398, write_ctrl29_4397, write_ctrl28_4396}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4403, write_ctrl34_4402, write_ctrl33_4401, write_ctrl32_4400}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4407, write_ctrl38_4406, write_ctrl37_4405, write_ctrl36_4404}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4411, write_ctrl42_4410, write_ctrl41_4409, write_ctrl40_4408}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4415, write_ctrl46_4414, write_ctrl45_4413, write_ctrl44_4412}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4419, write_ctrl50_4418, write_ctrl49_4417, write_ctrl48_4416}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4423, write_ctrl54_4422, write_ctrl53_4421, write_ctrl52_4420}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4427, write_ctrl58_4426, write_ctrl57_4425, write_ctrl56_4424}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4431, write_ctrl62_4430, write_ctrl61_4429, write_ctrl60_4428}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile1  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_215_ [15], \VexRiscv/_zz_215_ [14], \VexRiscv/_zz_215_ [13], \VexRiscv/_zz_215_ [12], \VexRiscv/_zz_215_ [11], 
\VexRiscv/_zz_215_ [10], \VexRiscv/_zz_215_ [9], \VexRiscv/_zz_215_ [8], \VexRiscv/_zz_215_ [7], \VexRiscv/_zz_215_ [6], \VexRiscv/_zz_215_ [5], 
\VexRiscv/_zz_215_ [4], \VexRiscv/_zz_215_ [3], \VexRiscv/_zz_215_ [2], \VexRiscv/_zz_215_ [1], \VexRiscv/_zz_215_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_79_ [31], \VexRiscv/_zz_79_ [30], \VexRiscv/_zz_79_ [29], \VexRiscv/_zz_79_ [28], \VexRiscv/_zz_79_ [27], 
\VexRiscv/_zz_79_ [26], \VexRiscv/_zz_79_ [25], \VexRiscv/_zz_79_ [24], \VexRiscv/_zz_79_ [23], \VexRiscv/_zz_79_ [22], \VexRiscv/_zz_79_ [21], 
\VexRiscv/_zz_79_ [20], \VexRiscv/_zz_79_ [19], \VexRiscv/_zz_79_ [18], \VexRiscv/_zz_79_ [17], \VexRiscv/_zz_79_ [16]}),
    .DIADI({\VexRiscv/_zz_79_ [15], \VexRiscv/_zz_79_ [14], \VexRiscv/_zz_79_ [13], \VexRiscv/_zz_79_ [12], \VexRiscv/_zz_79_ [11], 
\VexRiscv/_zz_79_ [10], \VexRiscv/_zz_79_ [9], \VexRiscv/_zz_79_ [8], \VexRiscv/_zz_79_ [7], \VexRiscv/_zz_79_ [6], \VexRiscv/_zz_79_ [5], 
\VexRiscv/_zz_79_ [4], \VexRiscv/_zz_79_ [3], \VexRiscv/_zz_79_ [2], \VexRiscv/_zz_79_ [1], \VexRiscv/_zz_79_ [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/_zz_94_ [24], \VexRiscv/_zz_94_ [23], \VexRiscv/_zz_94_ [22], \VexRiscv/_zz_94_ [21], \VexRiscv/_zz_94_ [20], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_215_ [31], \VexRiscv/_zz_215_ [30], \VexRiscv/_zz_215_ [29], \VexRiscv/_zz_215_ [28], \VexRiscv/_zz_215_ [27], 
\VexRiscv/_zz_215_ [26], \VexRiscv/_zz_215_ [25], \VexRiscv/_zz_215_ [24], \VexRiscv/_zz_215_ [23], \VexRiscv/_zz_215_ [22], \VexRiscv/_zz_215_ [21], 
\VexRiscv/_zz_215_ [20], \VexRiscv/_zz_215_ [19], \VexRiscv/_zz_215_ [18], \VexRiscv/_zz_215_ [17], \VexRiscv/_zz_215_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_214_ [15], \VexRiscv/_zz_214_ [14], \VexRiscv/_zz_214_ [13], \VexRiscv/_zz_214_ [12], \VexRiscv/_zz_214_ [11], 
\VexRiscv/_zz_214_ [10], \VexRiscv/_zz_214_ [9], \VexRiscv/_zz_214_ [8], \VexRiscv/_zz_214_ [7], \VexRiscv/_zz_214_ [6], \VexRiscv/_zz_214_ [5], 
\VexRiscv/_zz_214_ [4], \VexRiscv/_zz_214_ [3], \VexRiscv/_zz_214_ [2], \VexRiscv/_zz_214_ [1], \VexRiscv/_zz_214_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_79_ [31], \VexRiscv/_zz_79_ [30], \VexRiscv/_zz_79_ [29], \VexRiscv/_zz_79_ [28], \VexRiscv/_zz_79_ [27], 
\VexRiscv/_zz_79_ [26], \VexRiscv/_zz_79_ [25], \VexRiscv/_zz_79_ [24], \VexRiscv/_zz_79_ [23], \VexRiscv/_zz_79_ [22], \VexRiscv/_zz_79_ [21], 
\VexRiscv/_zz_79_ [20], \VexRiscv/_zz_79_ [19], \VexRiscv/_zz_79_ [18], \VexRiscv/_zz_79_ [17], \VexRiscv/_zz_79_ [16]}),
    .DIADI({\VexRiscv/_zz_79_ [15], \VexRiscv/_zz_79_ [14], \VexRiscv/_zz_79_ [13], \VexRiscv/_zz_79_ [12], \VexRiscv/_zz_79_ [11], 
\VexRiscv/_zz_79_ [10], \VexRiscv/_zz_79_ [9], \VexRiscv/_zz_79_ [8], \VexRiscv/_zz_79_ [7], \VexRiscv/_zz_79_ [6], \VexRiscv/_zz_79_ [5], 
\VexRiscv/_zz_79_ [4], \VexRiscv/_zz_79_ [3], \VexRiscv/_zz_79_ [2], \VexRiscv/_zz_79_ [1], \VexRiscv/_zz_79_ [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/_zz_94_ [19], \VexRiscv/_zz_94_ [18], \VexRiscv/_zz_94_ [17], \VexRiscv/_zz_94_ [16], \VexRiscv/_zz_94_ [15], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_214_ [31], \VexRiscv/_zz_214_ [30], \VexRiscv/_zz_214_ [29], \VexRiscv/_zz_214_ [28], \VexRiscv/_zz_214_ [27], 
\VexRiscv/_zz_214_ [26], \VexRiscv/_zz_214_ [25], \VexRiscv/_zz_214_ [24], \VexRiscv/_zz_214_ [23], \VexRiscv/_zz_214_ [22], \VexRiscv/_zz_214_ [21], 
\VexRiscv/_zz_214_ [20], \VexRiscv/_zz_214_ [19], \VexRiscv/_zz_214_ [18], \VexRiscv/_zz_214_ [17], \VexRiscv/_zz_214_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .DOADO({\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]}),
    .DOPADOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25]}),
    .DIADI({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \VexRiscv/IBusCachedPlugin_fetchPc_pc [10], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [9], \VexRiscv/IBusCachedPlugin_fetchPc_pc [8], \VexRiscv/IBusCachedPlugin_fetchPc_pc [7], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [6], \VexRiscv/IBusCachedPlugin_fetchPc_pc [5], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [22], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]}),
    .DIPADIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas  (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .RSTB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({\VexRiscv/_zz_203__8493 , \VexRiscv/_zz_203__8493 , \VexRiscv/_zz_203__8493 , \VexRiscv/_zz_203__8493 }),
    .DOA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<9>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<8>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<6>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<5>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<3>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<2>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOA<0>_UNCONNECTED }),
    .ADDRA({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0], \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\VexRiscv/IBusCachedPlugin_fetchPc_pc [10], \VexRiscv/IBusCachedPlugin_fetchPc_pc [9], \VexRiscv/IBusCachedPlugin_fetchPc_pc [8], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [7], \VexRiscv/IBusCachedPlugin_fetchPc_pc [6], \VexRiscv/IBusCachedPlugin_fetchPc_pc [5], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [4], \VexRiscv/IBusCachedPlugin_fetchPc_pc [3], \VexRiscv/IBusCachedPlugin_fetchPc_pc [2], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<9>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<8>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<6>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<5>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<3>_UNCONNECTED , \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<2>_UNCONNECTED 
, \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas_DOPB<0>_UNCONNECTED }),
    .DOB({\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] 
, \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] , \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15], \VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] 
, \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] }),
    .WEB({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DIA({\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [31], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [30], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [29], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [28], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [27], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [26], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [25], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [24], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [23], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [22], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [21], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [20], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [19], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [18], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [17], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [16], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [15], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [14], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [13], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [12], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [11], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [10], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [9], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [8], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [7], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [6], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [5], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [4], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [3], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [2], 
\VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [1], \VexRiscv/memory_to_writeBack_MEMORY_READ_DATA [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000020C0000043000080D009008F040B0230030CC0000000003FFFFFFFF0000 ),
    .INIT_01 ( 256'h0040000003F30000020F400000D00000001000F04C0000CD010004100000F40C ),
    .INIT_02 ( 256'h0403FCD04104033040030CCC000000000C0D033C0000C0004002C00000000000 ),
    .INIT_03 ( 256'h5403000110447001110500C00543015C00890C080009F4C000020C0000040100 ),
    .INIT_04 ( 256'h0030003F0010C008000000000003400200010243C530000005030000C015C000 ),
    .INIT_05 ( 256'h0103100C43101010101010410C40051010C411D451451D080000003C00000004 ),
    .INIT_06 ( 256'h2000F0020E00100340040C3200C3048C03C0CEF31040CC003030000008008320 ),
    .INIT_07 ( 256'h40E00082080230C0D001000E0010301038002082008C2CB07100C20C0080C200 ),
    .INIT_08 ( 256'h0020002800208123002300000C000E000038002082008C080301000E00103800 ),
    .INIT_09 ( 256'hBC48B122C48BC122204820812081082082081220489122084891238104898020 ),
    .INIT_0A ( 256'h300820A008A2CB22AAA0CF000003C3000212020328D13848EC123F048F0C3048 ),
    .INIT_0B ( 256'hF31CCCC000000C0C0003000000000000030C0E30C01000000000000000000030 ),
    .INIT_0C ( 256'hF0300CF44000030440300000F00CC000CCC3000C0034044C4C0000013003C100 ),
    .INIT_0D ( 256'hC0000F0030C000CCC0003C00340000330C0000CC100003C03003C10030C03000 ),
    .INIT_0E ( 256'h130C0C000003CC0C00010CC300330000000C0000300000F300000000FC0010C0 ),
    .INIT_0F ( 256'h00000003F33CCC00000000010000C00D000003C00000003000003F000000030C ),
    .INIT_10 ( 256'h0003000000C03003C0C000000000000400F040D030D30340C00033034C0D03C0 ),
    .INIT_11 ( 256'h0000031030C0000007000000000C0000000030013C00000000000320CE000C00 ),
    .INIT_12 ( 256'h00003000CC0000300000000C0003000030003000300030030000300030000F00 ),
    .INIT_13 ( 256'h300000000002008F018C171000300000C00003003C02000F300003CC00C003C0 ),
    .INIT_14 ( 256'h00820CC0082300220020000C30800020BB00000100300000C000300000000802 ),
    .INIT_15 ( 256'h4000003F00000C080033033008003000333C0CC200300030300C000C020030CC ),
    .INIT_16 ( 256'h00000C00000020000030200000000000004700F0010000003D0C000000010C00 ),
    .INIT_17 ( 256'h000000040C000C040001000FC00000C00030F00C31C03CCCCCCC000000000000 ),
    .INIT_18 ( 256'h0100000F3F70030CCF0CC3C22C13300003C0C0030404000043007400020000C0 ),
    .INIT_19 ( 256'h15454515454551530000001401000400100C100F00000D31400C04004000000C ),
    .INIT_1A ( 256'h04050540505551104044100454406AAA81541141445051141040541515154151 ),
    .INIT_1B ( 256'h0015400555401454001540050054001105004000500055551410555015400114 ),
    .INIT_1C ( 256'h5114511044005501541110155455545400545110010014551440150000500151 ),
    .INIT_1D ( 256'h0001554411114451111541154515145504550444115401500550055401540154 ),
    .INIT_1E ( 256'h0000000010001000000000414541544045100555051141145540545441440045 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000155501555000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4000000000000000000000 ),
    .INIT_22 ( 256'hE1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E1E1E1E1E1E1E ),
    .INIT_23 ( 256'h00000000000000000000000000000010000000000011E1E1E1E1E1E1E1E1E1E1 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000F0080073000000DC01C00F080F1C30033CCC000000003FFFFFFFF0000 ),
    .INIT_01 ( 256'h0200000003E10000000F000400C0010000C000F0040000CC000000000000F30C ),
    .INIT_02 ( 256'h00039DC10410053400030CCC00000000000C033C000000000000C00000000000 ),
    .INIT_03 ( 256'h20030030E03CF030E0CC10C02503094C02880C280008F0C000000C0000040200 ),
    .INIT_04 ( 256'h0030000F0000C004000000000083C000C0010003C830000008030000C00FC000 ),
    .INIT_05 ( 256'h1B09B003CDF0F0F0F0E0E38E37810330E374D0441041063C5555556C00000008 ),
    .INIT_06 ( 256'h0000D0000C002003000C0C24000010000584DCF2A280C8443030400020020983 ),
    .INIT_07 ( 256'h00400082081030004001000800102010200030C3080C0C30B000C00C0000C000 ),
    .INIT_08 ( 256'h203020340000031320220300080C01003004001041004C0C0300000500001400 ),
    .INIT_09 ( 256'h2C4C113044C18130B2ACB28AA28A88E38E34211884521100844313410C484130 ),
    .INIT_0A ( 256'h00000000000002000000540555548300AF0713030CC2380CD4133D04CE04104C ),
    .INIT_0B ( 256'h3320C80400000C084003000001555510034C18300000000000010888000058B2 ),
    .INIT_0C ( 256'hF0300CF00000030000300000F00CC000CCC3000C00020084800003020003C280 ),
    .INIT_0D ( 256'h80000F0030C000CCC0003C00300000330C0000CC000003C03003C00030C03000 ),
    .INIT_0E ( 256'h020C0C000003CC0C00010CC300330000000C0000100000F300000000EC000080 ),
    .INIT_0F ( 256'h08001003F33CCC10100000040000C00C000083C11000001000003F0000000108 ),
    .INIT_10 ( 256'h0003020000C03203C0C000000000000000F000C030830300800033030C0C03C0 ),
    .INIT_11 ( 256'h0020030830C0000002000000000C0000000030001C000B0002000300EC000C80 ),
    .INIT_12 ( 256'h00023000CC8030300000C00C0002000030003000300030030000300030000F00 ),
    .INIT_13 ( 256'h300000000000000F000C033000000000C00003147C06540B200003CC00C003C0 ),
    .INIT_14 ( 256'h00000CC0000300330000000C30C00000FF00C00000300000C000F00000000000 ),
    .INIT_15 ( 256'h1000003D000008000162022000003000323808C000300030300C000C000030CC ),
    .INIT_16 ( 256'h00000C00000000400030010154000020028900F0010000003C08040000040C00 ),
    .INIT_17 ( 256'h0000000044000C000000000FC00020C80030E00820802C88888840C000030000 ),
    .INIT_18 ( 256'h0010000E2F3001044D0483433803100003C0C0020000000003003000020000C0 ),
    .INIT_19 ( 256'h2A8A8A2AAA0ABA830000000000000000000C000F00000C30000C00000000000C ),
    .INIT_1A ( 256'h23BB8CBBB8755A1A6A8A9AA8966A800009ACB3AEECEBAB3EAAC0A8EF1A3A82B3 ),
    .INIT_1B ( 256'h3FDABFCABA8FEEEAF0A082A60A882B638D2D8FF997F0BABAB8FAFA40E903FCB0 ),
    .INIT_1C ( 256'h2328B232882CEE83A83ABC3AA8EAA89FC0A86EFC0328E8AA2BF02ECFF9EBF2AA ),
    .INIT_1D ( 256'hBF3AAA8AA333CCB2332EAB2BAB0AA8EFA8AFA8AEBA2AA2EA8FBA8BAAA3EAA2AA ),
    .INIT_1E ( 256'h5000010005000505500202CD0E0ABA8ABAA8EAA22AB2822AEEE2EEB2CBACFFAE ),
    .INIT_1F ( 256'h00000000000000000000000000000000000000000003FAAF1500F04000400555 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h6C693939393C6C6C6C693939393393939396C6C6C6C000000000000000000000 ),
    .INIT_22 ( 256'hC6C393939396C6C6C6C3939393993939393C6C6C6C6393939396C6C6C6CC6C6C ),
    .INIT_23 ( 256'h000000000000000000000000000000200000000000093939393C6C6C6C66C6C6 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000F00C0032000010E802800F080F123010044100000000BFFFFFFFF0002 ),
    .INIT_01 ( 256'h5744015556510000000E000400C0010000C000E0000000CD00000C020000EB00 ),
    .INIT_02 ( 256'h30030CD0410400340000888C000C00000001133C00004000C000C00801010155 ),
    .INIT_03 ( 256'h380300204038B03040C500C00503014C00885C080008D04014400C0000104100 ),
    .INIT_04 ( 256'h00300035C00070000000000000030000400300C3C330000006070000C000C000 ),
    .INIT_05 ( 256'h0F0CE00C40101040407072CA22028000C33CE0081040020C55556A9C00000008 ),
    .INIT_06 ( 256'hE00040220A007403001048390083244C04C49DA11040CC5D77340101040208C3 ),
    .INIT_07 ( 256'h9070000000F33080D0041003005410641C00000038CC2DA1D000C67C1290E200 ),
    .INIT_08 ( 256'h6060641800104B23113000000044010020140000003C4C080004100000540001 ),
    .INIT_09 ( 256'h0C885221484A4312926083CDF38DC410000CA3148C933200CCF0339040828220 ),
    .INIT_0A ( 256'hE000000010000208000810080000C200432F330328B120C8940236008E0C3048 ),
    .INIT_0B ( 256'hB0381CC000010C0C500300000000003791D82C2440600000100300000220F793 ),
    .INIT_0C ( 256'hF0300CF00000030000300000F00CC00CCCC3000C00C200404C0001023003C300 ),
    .INIT_0D ( 256'h40000E0030C000CCC0003C00300000330C0000CC000003C33003C00030C03000 ),
    .INIT_0E ( 256'h020C00000002FC0C100308DF0033040D037C0010500000F300300000FC000001 ),
    .INIT_0F ( 256'h00003001D1344C10000300000002E00C800003C000015691AAA05F0000000108 ),
    .INIT_10 ( 256'h0003120000C03303808000955AAAA01001F000C030C30300C00003000C0C00C0 ),
    .INIT_11 ( 256'h3020034830C000000200000000000000000000001C000D0010000300DC010C40 ),
    .INIT_12 ( 256'h00033000CC8000300000430C0002003030303030303030330030303030300F00 ),
    .INIT_13 ( 256'h200010003000000F000C030000300004800003002003000F300003C0000003C0 ),
    .INIT_14 ( 256'h00000FC0000300330300000C20C80300FF10100000300100C000310200C00000 ),
    .INIT_15 ( 256'h0030003B000008000011013000003000033F0C40003000203F0F0004000030CC ),
    .INIT_16 ( 256'h00100D11C10010000030210144000020028900F0000000003808000000000000 ),
    .INIT_17 ( 256'h10000000C4000C100000000FC00120C50013B00C20803C88888C400003143441 ),
    .INIT_18 ( 256'h0010000C0F1002199E1843833402100003808003000000000300300011000040 ),
    .INIT_19 ( 256'h1D8CC43D4F0F53C300000000000000030000000F00000C30000C00142082200C ),
    .INIT_1A ( 256'h8DC485AC48BFF323F0CF30CCFCC0C0000C64107A041E81013042CCF00304C902 ),
    .INIT_1B ( 256'h3FEDCFC4EACFF42CF27FC90B24FC92B2440ACFF28BF2411F049D643210CA031C ),
    .INIT_1C ( 256'h9038C301CC9071014C930C05CC1F4CE3C20CFCCC02049C9327303B0FF233F160 ),
    .INIT_1D ( 256'h3F03DF0C311000420013F124FC1BF810CC58CC00131F036C004C044B001303F8 ),
    .INIT_1E ( 256'h00000800000000500AAAA306834FC04965B00DBB3311093F178374140CC4FFC7 ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000024E4424E4400000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hB1E4B1EB4E14B1EB4E1B4E14B1EE1B41E4B1E4BE1B4000000000000000000000 ),
    .INIT_22 ( 256'h4E1B4E14B1EB4E14B1E4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E1B41E4BB4E14 ),
    .INIT_23 ( 256'h0000000000000000000000000000001000000000003E1B41E4B1E4BE1B44B1EB ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000442550190ED00000824809008B000010302748100055AAFF45550AAAA0003 ),
    .INIT_01 ( 256'h5600FD5502330081125CC00008100300958200806000550940001C0055408E04 ),
    .INIT_02 ( 256'h500240E186280C20024204C0004C0448085131280440C511CA0280900102FC01 ),
    .INIT_03 ( 256'h14030110400C3050400A0080052201480088D8095408A4E24112510000008302 ),
    .INIT_04 ( 256'h2031001D0400C0040000040000034001400342830500801547020000C00C8000 ),
    .INIT_05 ( 256'h2428E00DC490C02848BCF042128040004224F004620933007FFFD03401000C28 ),
    .INIT_06 ( 256'h60418001040074204018442220C0048814053E37720000517120830410034C03 ),
    .INIT_07 ( 256'h507000420C8321901006120200642044000010422C00E0E19574CF385294F310 ),
    .INIT_08 ( 256'h50407430000001021100030200080F0010140020830048080006120300642401 ),
    .INIT_09 ( 256'hEC0061038CC30133522CD0C05248CC11C52C9324C8001208C42001D24CC38220 ),
    .INIT_0A ( 256'h100C30A058A0830C00A0BB0157AA4200702B30020C00108CEC0215084D001284 ),
    .INIT_0B ( 256'hA22458C011145400400304455355AA0041800F01883440002003004403254090 ),
    .INIT_0C ( 256'hA02000250000020500200000A008800C8482080800D3000068458201815A8000 ),
    .INIT_0D ( 256'h05040B40308002CE800038000000801308000088000402C30003800020802008 ),
    .INIT_0E ( 256'h410E8C081543380480030C1E002E144000780003100414A2003081511C0440C0 ),
    .INIT_0F ( 256'h05002406E1B8EC0C24360140440EC4AD008C8BC42000FD135500E10000000100 ),
    .INIT_10 ( 256'hA028063E8A043203010054AFF005502202F0508050430205C24345800C080640 ),
    .INIT_11 ( 256'h30208308300500000200140000001450000000510C040A01043E8B820C005C8F ),
    .INIT_12 ( 256'h0019310408D014324405C3081106003030303030303030330030303030300C00 ),
    .INIT_13 ( 256'h342231883096618A00880200010000010FAA28101002000E01000340404803C1 ),
    .INIT_14 ( 256'h01920BC0082255000361119824009B213244314065024309A911031010C16946 ),
    .INIT_15 ( 256'h0835042E0215100A003001100940210027314402103215610F0F04080214208C ),
    .INIT_16 ( 256'h04202F1062003080023830012002BA104BAD00F000157FFA8D5C000815615001 ),
    .INIT_17 ( 256'h055AAFF4C0000C200040000EC54040C841074008A4800E688DC8010024448AC0 ),
    .INIT_18 ( 256'h4030800C0B611023162403C01811004003C580120020002003002054034000C5 ),
    .INIT_19 ( 256'h0D4FCF090B4242D200000000000000030000040E04000075004C02090040240C ),
    .INIT_1A ( 256'h816C4096C4CFF131F04730C47CC06AAA8AD00279809E50390002FCBA1F33C960 ),
    .INIT_1B ( 256'h1579D541E5C550945256490D245492D24A0B45537D526D98340101B206C90B1C ),
    .INIT_1C ( 256'h5034F331889C0C00BC903031FCCE7CBA027C79A000048C1F0680108553D15092 ),
    .INIT_1D ( 256'h1501CEC8103288A03219900ADF2774934C9748C803D500140304075500C502C4 ),
    .INIT_1E ( 256'h000000AAA0555000000002890908F805C10009472501C92C96421084CA405551 ),
    .INIT_1F ( 256'h00000000000000000000000000000000000000000002AAAF2AAAFA2AA9155000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hC93936C39C6936C39C6C6396C936C93C63939C6936C000000000000000000000 ),
    .INIT_22 ( 256'h9C6C6396C93C6396C93936C39C639C6936C6C93C63939C6936C6C93C639C6396 ),
    .INIT_23 ( 256'h00000000000000000000000000000020000000000006C93C63939C6936C936C3 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hCE32380303303C3F380000F02B303003024149318C01B1B1B1B4FF0FFA540000 ),
    .INIT_01 ( 256'h6C00A550A051F348C80F003B00300FC01B602820481B1E980C000C2054280F33 ),
    .INIT_02 ( 256'hE80060E08E281E2C0803205C1B3C0330C35D3178430CB520C540C3000FC06C6C ),
    .INIT_03 ( 256'h20014C10F010D610F04F00D30537714D30888DC942880C3348C80C88B40C0FC0 ),
    .INIT_04 ( 256'h008086D9A0CDAB30EBB4B008FFB13301330020600E0806C6CD020F30D002CF04 ),
    .INIT_05 ( 256'h0F0E730C8E704850607040CE28C24E2050AC50A0704F2A00AA550A08004BA00A ),
    .INIT_06 ( 256'h5020A82110001001C00803EE00E288478E202C2550800E0CA828E7E02C008E41 ),
    .INIT_07 ( 256'h00B000E2861230C09003000100100010340008E2880474C0F0200EF030E02000 ),
    .INIT_08 ( 256'h1000103C0008E32200600F3000B8C100DC340008E288070FC003000100103400 ),
    .INIT_09 ( 256'h5C085300888DE3004060504D508D4C708E281024047320C0007320C3084C4000 ),
    .INIT_0A ( 256'h40E78EE380F32F3C0000EF0D50A10303802C23203811280066122E88CF060804 ),
    .INIT_0B ( 256'h802C184B8CCA07102CF7E332001B1B182D0C951888A33AE3E30BEA2900212863 ),
    .INIT_0C ( 256'h30000C0ACCC3000AC01030CC3004C02ECC03000C08E3836C444E8CA401EC1022 ),
    .INIT_0D ( 256'h84802333D0F333CE733308333C330C00003020802881B2E3B028C20030C0C000 ),
    .INIT_0E ( 256'h2F03CE02C6E0B001130B0CEC0333080133B00C382002121200FC2C631C0C2880 ),
    .INIT_0F ( 256'hE1C0B00CFB322C4300C781430830F03D0000C3C02000A42254A0848230130208 ),
    .INIT_10 ( 256'hF0BC0EC3CF02FA0889083431B1B1BC3CCFF200F25C3F03C98C4C7032FC0F2440 ),
    .INIT_11 ( 256'h3C2836F9B0B08CC83E8002A2FBE3280A8BEF8CA03020B8D40EC3CBC30C00BEF0 ),
    .INIT_12 ( 256'hE08000F2020E20808CC0232088226337B33DB337B33DB336E33FA33FA33E0EE3 ),
    .INIT_13 ( 256'h31B0F3003840000F100D03C0CDC00003A0FF1808E080800030B008400BA00800 ),
    .INIT_14 ( 256'h312003F0D2034800CF00000A373B434D3342320BC0303334C0381F1CD0DE5030 ),
    .INIT_15 ( 256'hC034028E00C634D2C822364030280018C0B615CC0A00C6C00FBF10A56802800F ),
    .INIT_16 ( 256'hC0FC2DABE2C08F13333F0C4CBCCC0E23378200F808EA550A04040202C6C00400 ),
    .INIT_17 ( 256'h01B1B1B400F32F2F0C133CCFC400329F0237F708A31C3E82908B4C03D20B738F ),
    .INIT_18 ( 256'h1AD082823120032DAF7E4F61CF5300048F84CCCC3A3F3023E3C8BC430B300184 ),
    .INIT_19 ( 256'h054545155545555108000AFC0F03BDC0E820F13C0063C2F3B2CF3C3BB0800280 ),
    .INIT_1A ( 256'h5005444054051000100150001000000001545115544555141551545515154110 ),
    .INIT_1B ( 256'h0005500554400550010504001010414105050005100054155414555015400054 ),
    .INIT_1C ( 256'h5114511044444551545110155455544501545550001444551540050005400114 ),
    .INIT_1D ( 256'h0005554555114451111445114515145105550455545415101550044405540154 ),
    .INIT_1E ( 256'h0000000050005000000001454505514405141511055145155551554145540014 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000155501555000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0555500AAFF5500AAFFFFAA00550055FFAAAAFF5500000000000000000000000 ),
    .INIT_22 ( 256'hAFFFFAA0055FFAA00555500AAFFAAFF55000055FFAAAAFF55000055FFAAFFAA0 ),
    .INIT_23 ( 256'h00000000000000000000000000000030000000000010055FFAAAAFF55005500A ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h992220040040001B6C0010210220300A01010C01008000000000E44E4EE50000 ),
    .INIT_01 ( 256'h00004E4E4451E640800D0004004001000000111100000004C88300A493911007 ),
    .INIT_02 ( 256'h000440C01001001100030949495C0130C724010D010873001500930001000000 ),
    .INIT_03 ( 256'h10011F12D0254292D0940046050121446088048939181066C88000FEF1000000 ),
    .INIT_04 ( 256'h4000801018CC072097687B05FE383201300194005404000004025D28C0051D80 ),
    .INIT_05 ( 256'h14044315044040404048410411024C004110411041041100E4E4E4450000A005 ),
    .INIT_06 ( 256'h4000401004001001000407540041040704035C0D410058049B284F6010010441 ),
    .INIT_07 ( 256'h40400041041016F8400100440010001010001041040545151AB0D4F0E130D430 ),
    .INIT_08 ( 256'h10001010001040015000010040840400101000104104054D6001004400101000 ),
    .INIT_09 ( 256'h5C00500140050001000000000000000000000010004001900040010000040000 ),
    .INIT_0A ( 256'h00820806D0A63828000000024E44010000000420100000000000040001000000 ),
    .INIT_0B ( 256'h011051432FC3457435808AE04000004C9D35846001933085B408222193629014 ),
    .INIT_0C ( 256'h35040500C8800040D01520002505C03F450600050CD00070400081C100080194 ),
    .INIT_0D ( 256'h425C0122D01733CE57331D0015330C15005020502CC001C39410520000940400 ),
    .INIT_0E ( 256'h21524400000270800314068C236200203A308D6800094C13403000001C009840 ),
    .INIT_0F ( 256'h01C08001F1307C0101C307014070B01D0201CA800000EF4192400492B4030004 ),
    .INIT_10 ( 256'hE1040153910031105C5CC0000000081C81F2F036187F00DC6D1C3121FC036191 ),
    .INIT_11 ( 256'hBD0C2C23F0700E1038C00202B24200080AC908004020B5F0015393401C000C54 ),
    .INIT_12 ( 256'h200040000000010000002700C82180BB30BE23B813B203BBC0BF20BF10BC0FC2 ),
    .INIT_13 ( 256'h56B0F40132000809400801804000000074E44C00108110015000105410601050 ),
    .INIT_14 ( 256'hB70003F6F0030008BB000006303803081300340B00303370C0001F4CC0CC0020 ),
    .INIT_15 ( 256'h00334905400004C00011B1903391400019B4864C644000060F5F4C452079001F ),
    .INIT_16 ( 256'h61013CA8F00008007438000CB9D30707E40000F80C24E4E447F400000003F403 ),
    .INIT_17 ( 256'h00000000C0340E3E1CC6648DDF0000300087512C92060E44445C2704DF014800 ),
    .INIT_18 ( 256'h0200011111100080EC044F6936011000175F50FD3A1E302063C89DF20120005F ),
    .INIT_19 ( 256'h2FCE8E2BFE4AEF915C400AF95994A4A46360E06D0000D0FBB4DE187B80000910 ),
    .INIT_1A ( 256'hBBEA8ABEA8659B1E9ACDDAACDAAAC00008A8E2AAB8AABE3AEFB3A8EF0A2A8FF3 ),
    .INIT_1B ( 256'h3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308BA9CFFAABF2BAAAB8EEAA02AC0FBAE0 ),
    .INIT_1C ( 256'h322CA2F288E0BEA2A86EE83AE8AAA8EF82E8EBE8033CE8EA3BA03ACFFABFF2AE ),
    .INIT_1D ( 256'hFF2EEA8FAE33CCF3333AEE3AAA1EACAAABAAA8BABA7AAABAAEAA8AEEABAAAEAA ),
    .INIT_1E ( 256'h50000400040005055002028208CAEA8EBBA0AAAB2AA28E2BFAA3ABA98AA8FFEB ),
    .INIT_1F ( 256'h00000000000000000000000000000000000000000003FAAF1500F00000000555 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0AAAA00FF55AA00FF5555FF00AA00AA55FFFF55AA00000000000000000000000 ),
    .INIT_22 ( 256'hF5555FF00AA55FF00AAAA00FF55FF55AA0000AA55FFFF55AA0000AA55FF55FF0 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000100AA55FFFF55AA00AA00F ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h4454545D14000134115140500500501500535511400000000000000000000000 ),
    .INIT_01 ( 256'h0045000000F711155453454015D150040011403004000098565814210000310C ),
    .INIT_02 ( 256'h0450D8904104011194033F59555555114C6D01555514C6544040550450000000 ),
    .INIT_03 ( 256'h05869588A0321548A0E141555501554555480554000834D11554555555445000 ),
    .INIT_04 ( 256'h0500003F1544C554455154544513505750540040C11410000105555450005544 ),
    .INIT_05 ( 256'h4111114C41141010101010410451155010441044104104140000000D50105150 ),
    .INIT_06 ( 256'h1814D0090D15005745420E3116C7114C0152C6571051D5005992000004004110 ),
    .INIT_07 ( 256'h02D196C71C453554D150411D15009500B465B1C7114E2CB8F9E2A3D5C0A28B70 ),
    .INIT_08 ( 256'h041500B455B1C4538821508125010D1500B455B1C7114D569150411D1500B454 ),
    .INIT_09 ( 256'hF114F453D14FC45310441041104104104104453114C4534114C45340114C4495 ),
    .INIT_0A ( 256'h115965A00051751155454500000103000501010474453D14FC453F114F5C7114 ),
    .INIT_0B ( 256'h4304CAD144540D6C0641511500000001530E8E504A8865542820000002955134 ),
    .INIT_0C ( 256'h55555D959541115555755454555D4155DD55050D457050040410501410054400 ),
    .INIT_0D ( 256'hD001435970555145D551351529550477455151D5154001557140D15451555554 ),
    .INIT_0E ( 256'h03111C400029555556549D455651401565155950654000355054000475A065D5 ),
    .INIT_0F ( 256'h00E9C2836316C58169462565BA026284921242995956001400010D555455514C ),
    .INIT_10 ( 256'h0400000000001440D5D54400000004445685529575D51455D754631754515776 ),
    .INIT_11 ( 256'h555455A444D55555054115517555145545D55450101056540000010404500500 ),
    .INIT_12 ( 256'h0544004055004000111401404413455455551554555515551554555455554555 ),
    .INIT_13 ( 256'h35555645544015055505435445400000C000000134530053700540DC00C540C0 ),
    .INIT_14 ( 256'h55041555504144144544444E1455458591511501501115545454355551555010 ),
    .INIT_15 ( 256'h8550100F50004D41543B233560000001377C4CD4000000155555544C00000155 ),
    .INIT_16 ( 256'h1581504454053056454071595510000550CE8019550000000D6E624000116E65 ),
    .INIT_17 ( 256'h0000000565045405555505045516855815517454385150EEEEE5155445211110 ),
    .INIT_18 ( 256'h010514033B7956884A4CD1CB5D57792524D5D557D5155151115455516385D5D5 ),
    .INIT_19 ( 256'h1141213C070F11C355444551551554555154515F000455555559145445155000 ),
    .INIT_1A ( 256'h4C4B2BC0B2BFF0AC3C03F800300000000DFA73145CC51707A1E1104014110CC0 ),
    .INIT_1B ( 256'hBF24EFC5A4EFC843F0020028000003C2020D2FFF33F3C43FEA38152250800048 ),
    .INIT_1C ( 256'h1300C01044827101D0FCD004104A52410150451000280C741C4207AFFDCFF314 ),
    .INIT_1D ( 256'hFF94124577000040001C4701CC0700C100920405401C09001130000004440803 ),
    .INIT_1E ( 256'h00000000000000500AAAA1C48B691108042265003F73C72013F27D006DDEFF14 ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000024E4424E4400000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h11E1EE1B44B4BB4E11E1EE1B44BB44B1EE1E11E4BB4000000000000000000000 ),
    .INIT_22 ( 256'hBB4B44B1EE1E11E4BB4B44B1EE11EE1B44B4BB4E11EB44B1EE1E11E4BB44BB4E ),
    .INIT_23 ( 256'h00000000000000000000000000000000000000000011EE1B44B4BB4E11EE11E4 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hCCFD7CDD3D10513C33F354700700503F00535511441555555551555555550000 ),
    .INIT_01 ( 256'h544D555555F3333CCCC34F510CD3D444551355701455558C3E0400115555711C ),
    .INIT_02 ( 256'h44D5C440000000007D0000F27995BF670C1D03FAFF70C1000000FA4CD4415555 ),
    .INIT_03 ( 256'h0401454860210044509100F2FD03FF4F2FC80FFD555874F33DDCDFBBAFCCF441 ),
    .INIT_04 ( 256'h4551157F0000C00C000000000003400340005451C10055554107DAACB040FFC8 ),
    .INIT_05 ( 256'h4100114C401010101010104100401550100410041041000C5555555D11450011 ),
    .INIT_06 ( 256'h1C30C00D0D3D44334F514D3135D7514D5035C2171041CF515575000104004010 ),
    .INIT_07 ( 256'h11D375D75D413EECD3D4130D3D447D4474DD75D7504D2CF43C115177009145C0 ),
    .INIT_08 ( 256'h407D4474DD75D4134513D4531F504D3D4474CD75D7504EED73D4130D3D4474F5 ),
    .INIT_09 ( 256'hF104F413D04FD41310041040104004104104413104C413C104C41350504C447D ),
    .INIT_0A ( 256'h13FBEFA000F3EF33FFC401015555430103010515B4413D04FD413F504F1D7504 ),
    .INIT_0B ( 256'h5304C5C0D1305EEC0ED3F77F51555503F70ECE504589EFF56D24511003FC5130 ),
    .INIT_0C ( 256'hFD6FDF17378312D7977DF4D4FD5D8359DDBE0D0DCD70111414451440515DC015 ),
    .INIT_0D ( 256'hD55557D1B0FDD2C9FDD23F35039B08774BE2F1FF3D4551743555F3F4F3F5EFD8 ),
    .INIT_0E ( 256'h47561C855568FFEFBD045CCFFD72800FD33FF5709545557F50545551705021C5 ),
    .INIT_0F ( 256'h516D06C7330DC3401403003C45123040B131C377F294557D55535FFB78FEB24C ),
    .INIT_10 ( 256'h5555145555454455FFFD5C55555554C85544A15FF0F33C7FC0C03303CCF1FFD5 ),
    .INIT_11 ( 256'hFD64550844EF7BF706C1175377DB545D4DDF6D505430DD7C1455554544615115 ),
    .INIT_12 ( 256'h4FC45DD17C154151477C1554CC33FAABFAABFEFFBEFEFEFFFAABFAABFAABCDFE ),
    .INIT_13 ( 256'h396A7C8FF8403F0D7F0FC3DCCBC00005D55555147DD75157315455CC45C455C1 ),
    .INIT_14 ( 256'hFD0C39B7D0C38C3CCFCCCCCC1C6FCF0B11D13A01F0332FFCB8F83FFBB3E5E030 ),
    .INIT_15 ( 256'h4955655F01551C000C37133591545154733C0CD01551557C3F3FC00C0055539B ),
    .INIT_16 ( 256'h6A06A044A84D75FF998177FFFE64000030038016555555555C1D120555401D10 ),
    .INIT_17 ( 256'h155555502F5DAC00800F030CBF0D40002AA2B12834C630DDDDDF03B102122224 ),
    .INIT_18 ( 256'h5441155737B66040800CF7C70F0374101CFFFA234F180173332CDBF0175300FF ),
    .INIT_19 ( 256'h1809E93EA68FA9A3D7CC4EE3FE2BBC6BE17573DF05512DF3A984085C01155554 ),
    .INIT_1A ( 256'h35C7E5987EFFF1B83C433404300040000886130104C041279C40DC3A0715CA22 ),
    .INIT_1B ( 256'h9537F546506547655205482D201481500C0565571152042C5230D6D153452024 ),
    .INIT_1C ( 256'h8028D290440ECCF1DC79A033DC551E4C019C36C0020004070300056555955200 ),
    .INIT_1D ( 256'h5591994411228862220C4132CD3B28F10A450471A48C32201D700C88075409E4 ),
    .INIT_1E ( 256'h000002AAA1555000000000C34D629340041E471223F0811BAFB17C4161FE5529 ),
    .INIT_1F ( 256'h00000000000000000000000000000000000000000001555A1555AAAAA5555000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h693C693396C93C66C396C3993C6396CC693C693396C000000000000000000000 ),
    .INIT_22 ( 256'h693C693396C93C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000193C66C396C3993C6396CC ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h88A4254C2C02003822A640204206022F00030200020000000000000000000000 ),
    .INIT_01 ( 256'h0009000000FB222985430B002BC2C00A0002403001000004AA8000010000300C ),
    .INIT_02 ( 256'h0090C0208208004038000EA082D742208C2C002AA828C2008001AA00C0080000 ),
    .INIT_03 ( 256'h0208200080312A0820D000A0A102A84A0A080AA0000830E229854AAAA200B008 ),
    .INIT_04 ( 256'h0008003F0000C00000000000000300030C000100C0022000000AA1088000A088 ),
    .INIT_05 ( 256'h0002000C020000000000000008000A2100800080000008580000000C08202200 ),
    .INIT_06 ( 256'h0930E5084C6C00270B000C3061C3009C0220C2030000CA100C21000001541204 ),
    .INIT_07 ( 256'h02C663C30C027220C040001C6C002C00B198F0C3009E0C38B82020FB00200AC4 ),
    .INIT_08 ( 256'h002C00319870C0270802C0021B000C6C00B198F0C3009C208040001C6C0031B0 ),
    .INIT_09 ( 256'hF009F027C09FC02704010410041001041041027009C0278009C02704009C102C ),
    .INIT_0A ( 256'h06EBAEA000A238E2AA8300500000130006004040B1023C09FC027F009F0C3009 ),
    .INIT_0B ( 256'h0701CAC195605C3C0692C77258000002A70C0E001A049EE951200000002C0038 ),
    .INIT_0C ( 256'h82EACC063BA00A06AD3A2E822ACC2244ECBA818CA9F0200101208000040E8080 ),
    .INIT_0D ( 256'hE002030632886A87C8683AA082EC0033A10A60E3A8200125B080EA32A8ABA042 ),
    .INIT_0E ( 256'h03021CA00003B86996400C8E1660000BE638586028500038183200003880C0C0 ),
    .INIT_0F ( 256'h002182030309C242868C0AE84E020040E12140662221002000060EA602BE421E ),
    .INIT_10 ( 256'h0800800000200480EBEB8E00000000500282B2EAFAC811ABEBE8C32B2046AFC2 ),
    .INIT_11 ( 256'h14618F6801DE3AC59A04934B435B124D2D0D6C4001A20920800003080C880100 ),
    .INIT_12 ( 256'h0A800080280000080228010288A3D215D2175ABD5ABD5ABD7215D215D2146C72 ),
    .INIT_13 ( 256'h38883821B88226A82A2A939ACF880060C000008038830083380100CE00C100C8 ),
    .INIT_14 ( 256'hCD498983149888AC89A8888CA0A001203223322020802780000433838AC22822 ),
    .INIT_15 ( 256'h8210000FB8000C068C3323322400080033CC0CC10008002C0D33800C01000888 ),
    .INIT_16 ( 256'h230200884C0C30BCCAC030529B2000006080151E830000000C8E812000008E81 ),
    .INIT_17 ( 256'h800000006B08211082621241AB004AE0203138A03462A0DDDDDA01B004103330 ),
    .INIT_18 ( 256'h000820033B718840048CC2C71E8B380A10EBE9B301100132102412B0034AAAEB ),
    .INIT_19 ( 256'h0141551550455413E0E82A417C2BB02BE0306013200060C739C1080C80282002 ),
    .INIT_1A ( 256'h5415154151554140104414044050555545555145545155115541144505114510 ),
    .INIT_1B ( 256'h0054400455401554011544111054405145014001400145155411441110400544 ),
    .INIT_1C ( 256'h1154555044044551145555151445154151145455400054451554144001500155 ),
    .INIT_1D ( 256'h0055514555114451154545144501545515550455505414505110455414441515 ),
    .INIT_1E ( 256'h0000000050005000000001440544554105555551155145155551551445540055 ),
    .INIT_1F ( 256'h055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500155401554000000000000 ),
    .INIT_20 ( 256'hAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF0 ),
    .INIT_21 ( 256'hA0550AFFA0505FAAF5005FAAF5005FAAF5005FAAF500055AAFF0055AAFF0055A ),
    .INIT_22 ( 256'h0AFFA0550AFAF5005FAAF5005FAAF5005FAAF5005FA50AFFA0550AFFA0550AFF ),
    .INIT_23 ( 256'h0000000000000000000000000000003000000000001FA0550AFFA0550AFFA055 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h88A6645CC24028F822A1222C22C0408FA0472001000AAAAAAAA0AAAAAAAA0000 ),
    .INIT_01 ( 256'hAA34AAAAA8F322299453302400CC09002A8D2A3080AAAA462060C300AAAA38EC ),
    .INIT_02 ( 256'hA348C6020820C81800310044008C20020CACC1102020CAA8000C40040900AAAA ),
    .INIT_03 ( 256'h103100A00036522000E40C4081292044080CA482AAAC33E229945488A0834900 ),
    .INIT_04 ( 256'h8880EABF2A88CAA18AA2A8A88A2328AB20A9A82CC4D00AAA84B1038600054860 ),
    .INIT_05 ( 256'h04C44C0D3443434343434D34D10D40204D134D134D34D124AAAAAA8C808A8492 ),
    .INIT_06 ( 256'h4010C0D00C00800330200C3410C3100E0400D0134D0CC0040800400010010440 ),
    .INIT_07 ( 256'h00C100C30C403204CC08000C00801080304030C3100C4D31301044F001105000 ),
    .INIT_08 ( 256'h801080304030C4031001080004A00C0080304030C3100E201108000C00803002 ),
    .INIT_09 ( 256'hE100E403900EC40341104104410470410410403100C4038100D40301100D0110 ),
    .INIT_0A ( 256'h019A69A008A20822AAA41006AAA803025D1418203000FD00FC403B100E0C3100 ),
    .INIT_0B ( 256'h0300C0C648940C0C4000922500AAAA11034C1EC1040465900001044401100471 ),
    .INIT_0C ( 256'h40100C150001011500300040400C010CCC40040C04F00220008A088802AC082A ),
    .INIT_0D ( 256'hCAA8230030400103C001301000000433040100C00402A3033828C04011001000 ),
    .INIT_0E ( 256'h0B810C02AAA230D330010C4C301100030130C010400AAA3000702AA27000C0C0 ),
    .INIT_0F ( 256'hA60018031303C0C00C0D00C0C40110C0431380CC0003AA82AAA08C106070200C ),
    .INIT_10 ( 256'hA28808AAA2028828C3C00C2AAAAAA04001000000F0C01003C0C0D30300400FC0 ),
    .INIT_11 ( 256'h70000F8000C5510400001652C6D214594B1B48508020821808AAA0820000A22A ),
    .INIT_12 ( 256'hB08480A2020A028088882B208823187048704870487048701870487048700118 ),
    .INIT_13 ( 256'h382A328738010E440844831085600002EAAA8808B003A00330A428CC0AC428C0 ),
    .INIT_14 ( 256'hAD4927269491881A8B98888E186003967883B20CA0122300202CBB2820E28421 ),
    .INIT_15 ( 256'h003A8A8F00AAAE850833233026A880AABBCC8CC92A80AA9E9FA3688C01AA8252 ),
    .INIT_16 ( 256'h84481000C084B830210230C020880000C000000C00AAAAAA8C0C0302AA900C03 ),
    .INIT_17 ( 256'h0AAAAAA0C4A2010002C000400301C8C408633284384890EEEEE403020C202208 ),
    .INIT_18 ( 256'h288002A3337159C00C0CC8CB3E0B200224C3C03300000100000000301AE018C3 ),
    .INIT_19 ( 256'h2A8BAB3AAA0EAA8350C400C3141F101F41F041F302A2944D2651100800000AA0 ),
    .INIT_1A ( 256'hE3FCAB3FCAD569BA9A4696A46A5A400001A8E3AAB8EAAE2AAFB2B8BA2E3B8EA3 ),
    .INIT_1B ( 256'hBFAE1F8AEBAFDAA7E09442AD0A542B100EAD6FFE3FE3AFAAB6AEAA83BA0FEEA0 ),
    .INIT_1C ( 256'hA2E8AEA388F7AAF3B8EBEF2BB8EFB9BFA3B89FEF833CB8AE27BE9F6FFE9FE3AA ),
    .INIT_1D ( 256'hFEFBFBCAAE2288A22EEAEE2AAA2AE8EFBAEAA8FAAB3ABEBAEBAA8BAEBAEEBEAD ),
    .INIT_1E ( 256'h5000040004000405500A0283C92EBA8FAFA7FABF2BA28E3BAAA2AB8EEBEAFF69 ),
    .INIT_1F ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E43FABF1503F00000000555 ),
    .INIT_20 ( 256'h4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4E4E4E4EB1B1B ),
    .INIT_21 ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C4E4E4E4E1B1B1B1BE4E4E ),
    .INIT_22 ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_23 ( 256'h0000000000000000000000000000003ABBAFEABAAEC93939393C6C6C6C639393 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h51A5555165140145469450454454D01550144954500FFA55500005AF05AF0000 ),
    .INIT_01 ( 256'h5051BC16BC045469555459515916545414146F0A05AA91D05556A5A805AF0151 ),
    .INIT_02 ( 256'h05DC14945145615155647B995056595551414E6D555514A66AB5915D6450FAAA ),
    .INIT_03 ( 256'h455C9546A5A21446A5A157955543455955550D145AF5053751155D5505559450 ),
    .INIT_04 ( 256'h55406500529514A554A54A951A5445A445A4055411641AA51150555555509155 ),
    .INIT_05 ( 256'h816116505115151515151451445415551445144514514441C16BC14140541160 ),
    .INIT_06 ( 256'h159917CD516545645991504145186151511405BC145511518B293FAA45A85114 ),
    .INIT_07 ( 256'h15165518614544151654565166454645459546184152104849EE2115786E495E ),
    .INIT_08 ( 256'h4566454595461854855A54545591516645459645187150555454545166454599 ),
    .INIT_09 ( 256'h0615045411501854144514511451151451454541150454161504545471505445 ),
    .INIT_0A ( 256'h1755555A9A055544FA1D4552BC15105500414D54050541150185406150514515 ),
    .INIT_0B ( 256'h44451211555550521A55555550AA9446C41200905A49965549A4911198851004 ),
    .INIT_0C ( 256'hB56551C55645505555454454B551C5551197111145445515055114541511546F ),
    .INIT_0D ( 256'h26B5701A4445515605514D153559154449735519154146654544115411D56558 ),
    .INIT_0E ( 256'h10505242A5075575555451155556919557555559E96AD70651542A54C5515918 ),
    .INIT_0F ( 256'h9115456C549526457916746155B476A6A9DDD5977AA56DD606B7C15544555550 ),
    .INIT_10 ( 256'hA7D4007EB50114541111583FEAA945555495559445155651115174545559443A ),
    .INIT_11 ( 256'h5555D5969515555515551551555554554555555051041555007EB5550550451F ),
    .INIT_12 ( 256'h11504005C101854050551D705524455451551554515515551155515551554755 ),
    .INIT_13 ( 256'h4841D54D9665554B554D5444555000001FA5D005015455504049541014115410 ),
    .INIT_14 ( 256'h45510145151355059959DD10343155692755554555353555D555495151595565 ),
    .INIT_15 ( 256'hAA55DAC050A540175544444959ADC095005121154140A53435155111A5DAC014 ),
    .INIT_16 ( 256'h59D5999D45554595575544551156558464EE7EA5A96BC16BC1615982A5096159 ),
    .INIT_17 ( 256'h0FEAA944D1555575515555565115875145554555499555222222111516674456 ),
    .INIT_18 ( 256'h150514504C499459D4D115181054456D65111164557555755555651154955711 ),
    .INIT_19 ( 256'h0020D00010403410554545555555555555555554425459555555557D45244050 ),
    .INIT_1A ( 256'h4C10B6410BFFF2FBF08B3F0880F080002C8E18554615413144430CF50380C110 ),
    .INIT_1B ( 256'hFFD42FCC7A7FEF9BF2208832208880E30100BFF10FF001E246596C02800687C0 ),
    .INIT_1C ( 256'h217435FA44A3C4000C4555100E050FFC010CE7150020E443984024BFF3EFF1DF ),
    .INIT_1D ( 256'hFFA011AFF1114411154C010C03007434156D0406C01000504000005410000304 ),
    .INIT_1E ( 256'h00000000000001500AAAA12964F057C9D6429C58A4FB06106433CC00303FFF9A ),
    .INIT_1F ( 256'hAAAAAAAAAAA5555555555555555000000000000000024E6424E6400000000000 ),
    .INIT_20 ( 256'hAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFFFFFFFFFAAAAA ),
    .INIT_21 ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFFFFFFFFFFFFFFFAAAAA ),
    .INIT_22 ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_23 ( 256'h0000000000000000000000000000002FCCF03FCFF3FFFAA5500FFAA5500FFAA5 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3B8EEFF14F184141EE2EE447C47C100FF0144154551FA0FA5F81222222220000 ),
    .INIT_01 ( 256'h005B888889044EE08FF05B319314CC604016E24515E940081DF3A05422224151 ),
    .INIT_02 ( 256'h05B91854514511005F12C83A70A4929BF10142CEDABF108A2F4032B3DC610FA5 ),
    .INIT_03 ( 256'h859241C66452204654516430AFC0CBF30ACF032E222F452CC91FF3918DAFBC61 ),
    .INIT_04 ( 256'h941150004A3B128FB28E2920B8EC47884788284511605A501192D2A9BDB033EB ),
    .INIT_05 ( 256'h814114305115151515151451445415C514451445145144038888889101101102 ),
    .INIT_06 ( 256'h15471901416CC64C53F160C143144050710C0108145603F1222310D405E85114 ),
    .INIT_07 ( 256'h1914E31451854CAB14FC58F14DC64DC64538C514615110444C05113DD4658575 ),
    .INIT_08 ( 256'hC64DC64538C518544586CC5A3331614DC64539C4146150EAAEFC5AF14DC64537 ),
    .INIT_09 ( 256'h04150854215018541445145114510514514505421508543E150854546150546D ),
    .INIT_0A ( 256'h16FFFFF94B8EF3EC883901108889505A00C14965058542150185406150510415 ),
    .INIT_0B ( 256'h54451910F331C0E11AAFFFFFF1E940448C1242D05909BEF7CDBCB22044CF8000 ),
    .INIT_0C ( 256'h3DEFB385FCC6E0E5DECD0C383DF186E931AE1B11834465251510A4905403F428 ),
    .INIT_0D ( 256'h10A90430CC8FB2FA0FB0CF0E27A21BC4CAE2B73B1B44064C482131BC00F7AFB0 ),
    .INIT_0E ( 256'h5096E10650003EC22FC450BFBFCC7143FEFEFEC798D28846F198650481608814 ),
    .INIT_0F ( 256'h301749540CC330C5C43AE003E26E2C322F479F4C07A38AB2208C11F7CC3FE6E0 ),
    .INIT_10 ( 256'h822910A22A441021303158543E940709B66D462C0733CCB003B3AC5CCF32C019 ),
    .INIT_11 ( 256'hFDE617283E1FEFFE0E5B157177FBBC55C5DFEEF0952C9F5F10A2299845A10428 ),
    .INIT_12 ( 256'h12F891CC8B108211106F29043B0CFEABEEABEFFFBFFEFBFFFEABEEABEEAB86FF ),
    .INIT_13 ( 256'hC04D3DC33C4A4FC37BC3BCC43BB000042888991101CC25A40109210050112111 ),
    .INIT_14 ( 256'hCFE309873E32EF0FB3FB3B302403FBCB066D7E857F0727FFABBB8BF3F0F36B4B ),
    .INIT_15 ( 256'h512282101150003022C44C440623914000511100C891500C2F3FE33150A21098 ),
    .INIT_16 ( 256'hA22A211169B3C13FAE7AC4FC8BB85B402C330368A68888889012544650281254 ),
    .INIT_17 ( 256'h143E940423EF0004E3AFC22CB038490A8AAA82E3478ACE11111000AF3894AAA8 ),
    .INIT_18 ( 256'h410502244C822A621A620B24203C0586DA3032880CCACCEFCE338B02EC450130 ),
    .INIT_19 ( 256'h01E2862D500B7400D4C1C5FFFFAA7F6AE955FFFC050408F0E948EAC344142224 ),
    .INIT_1A ( 256'h240B0D44B130F347F0CF3F0CC0F0C000275BDA1636859D30176228840AA28C00 ),
    .INIT_1B ( 256'h5554B5400555781D5339CC1B30ECC0F10D00D552D553801D7170402030864208 ),
    .INIT_1C ( 256'h1104810A002A85A328362F162A8029E3F128B4CFC00054CABF2831D550F5515F ),
    .INIT_1D ( 256'h5506002FBD0100800C058D14880204F205100030D2DC2C70F230C71C3C882D1B ),
    .INIT_1E ( 256'h000002AAA1555000000001A7A72C82C01018012A8AB8450657703E38A7AD55E7 ),
    .INIT_1F ( 256'hAAA55550000FFFFAAAA55550000FFFFAAAA555500000001500015AAAA5555000 ),
    .INIT_20 ( 256'hFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA55550000FFFFA ),
    .INIT_21 ( 256'h5050505050550505050505050505050505050505050AAAAFFFF00005555AAAAF ),
    .INIT_22 ( 256'hAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF050505050505050505050 ),
    .INIT_23 ( 256'h0000000000000000000000000000001A98A16A9AA7AFAFAFAFAFAFAFAFAFAFAF ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000002041AE12C30000981009009C15AD74106810048888888AC000000000001 ),
    .INIT_01 ( 256'h8B06000000730000020906AE06418B8922C18012402228CFA888808100001C2C ),
    .INIT_02 ( 256'hB0604F0B2CB28C3C2A838EEC80A280A82C041B3AA2A8C0028888E2860B848888 ),
    .INIT_03 ( 256'hB20724BA822CF838222C81E120BF882E1202FE200002104000020E2202806B84 ),
    .INIT_04 ( 256'h200408BF0022C00000000002200B0203020300006C310888AC07A4008A8FE00A ),
    .INIT_05 ( 256'h7C1CC12F0CC8C8C8C8C8C30C3321CA82C330C330C30C33960000000484820C9C ),
    .INIT_06 ( 256'hC81244B00418B81906AC849C12C31CAC2C0870F5C320428C7532C8A2300B0CC3 ),
    .INIT_07 ( 256'hE04192C32C7290E84123218418B83AB81064B0CB1CA6C71B181AEC6AAB1AF8AA ),
    .INIT_08 ( 256'hB0B8B81064B0C72932338B212E2C841AB81064B0CB1CA42E2323218418B8106A ),
    .INIT_09 ( 256'h71CA7729DCA7C729C330C30CC30CC0C30C30729DCA772909CA7729231CA70B3A ),
    .INIT_0A ( 256'h41A28A22280000000024380C00000722F5BC300850729DCA7C729F1CA72C31CA ),
    .INIT_0B ( 256'h01304ECCA2208426C62282222422223159C4B407067028A8920B8ECC291A5DDB ),
    .INIT_0C ( 256'hE2B8A4F0A8912710AA1A4161EA24D19264EB444456B382C040A84B090284AB00 ),
    .INIT_0D ( 256'hE000010019C885A948859A5872A246111C15826C469223183200644935A83285 ),
    .INIT_0E ( 256'h0B0124108887A91A608324CA40B30406A929029060A0001384610882F88442C1 ),
    .INIT_0F ( 256'h2C0A30A1398E619292259854A68919225A9A421A60880020000804A2896A8225 ),
    .INIT_10 ( 256'h00204B00081087006162A5222222205A21A810C85A489B216A627929226C85CA ),
    .INIT_11 ( 256'h002A4848A24A8A885A884024020AA10090082A8700490A084B000A201A2421C0 ),
    .INIT_12 ( 256'h8DA70428FE4870040B1AC0012249880080020AA822A822AA20028002800013A0 ),
    .INIT_13 ( 256'h100068946A82989E289E898168B40012C0002040B08B08813424004D02C40044 ),
    .INIT_14 ( 256'h8A224C8222272A5B00222224794004044F92E89028704280C4A052A2A5A6208A ),
    .INIT_15 ( 256'hA480000784882C2104B30B3208020420B30C0CE0800488B83822A20C280004C8 ),
    .INIT_16 ( 256'h2440124492A6306A09A231015628201051A020A689000000048C299088908C29 ),
    .INIT_17 ( 256'h422222205E8A8118A240126BA16910A4983818AE90E23044444D496225899988 ),
    .INIT_18 ( 256'h20B2E0011910438CE30642613489388006616019899889989826BA1493029861 ),
    .INIT_19 ( 256'h1555551155445551A11490A0082A202AA800A80110820C80A800AA1632C11001 ),
    .INIT_1A ( 256'h5014150140404005000140000110293904555504554115145541544515554550 ),
    .INIT_1B ( 256'h0015400555400550010104041010414105050005500155514101454015000550 ),
    .INIT_1C ( 256'h5155555554054451545455115555555151544455000054555154040005400155 ),
    .INIT_1D ( 256'h0001155555515455555405151554545415441555141015405540455015501555 ),
    .INIT_1E ( 256'h2000000040004000200001555545114145541155115545511451455544540014 ),
    .INIT_1F ( 256'h5AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA50155401554000000000000 ),
    .INIT_20 ( 256'hF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA50FA50FA05AF0 ),
    .INIT_21 ( 256'h777222222222222222277777777DDDDDDDD88888888FA50FA50FA50FA50AF05A ),
    .INIT_22 ( 256'h777222222222222222277777777DDDDDDDD8888888888888888DDDDDDDD77777 ),
    .INIT_23 ( 256'h0000000000000000000000000000000C100D001004488888888DDDDDDDD77777 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h99A66759E09649E966AE266DE6DE96A7FADE695755D000000009AAAAAAAA5556 ),
    .INIT_01 ( 256'h0278AAAAA9A6666997567849589E1256409E2A659700009ACD45D776AAAA69C9 ),
    .INIT_02 ( 256'h27899A565965D9E94D7659995AF40774D9A9E669474D9AA9555F9B5912590000 ),
    .INIT_03 ( 256'hE5FA5B2755FBA6E757F95E9617EA65F9615FA996AAAF67A669975999A5178259 ),
    .INIT_04 ( 256'h9199C02A6A999AA79AA6A9A99A666DAA6DAAAB6D99EE500019FA5B3755FA9B75 ),
    .INIT_05 ( 256'hA9E99E5A799F979797979E79E65E9D4F9E679E679E79E6FDAAAAAA992910B92A ),
    .INIT_06 ( 256'h97659BE5D9E1256278495A69E496697A59B6A5AA9E5D9B49AAA8955E67FE799E ),
    .INIT_07 ( 256'h959E249659A5E6B59E125649E12561256789259669799A666FE59994D665A53D ),
    .INIT_08 ( 256'h2561256789259A5E65661256488959E12567892596697A4BD6125649E1256784 ),
    .INIT_09 ( 256'hA697AA5EA97A9A5E9E679E799E79B79E79E7A5EA97AA5E9E97AA5E5E697A7661 ),
    .INIT_0A ( 256'h9ED34D055DA679E6AAB865FAAAA97A54AF69E9E5A7A5EA97A9A5EA697A596697 ),
    .INIT_0B ( 256'h5E67999B4CD50A4999C5D33509000066A299AA5A79A575D4245A6AA95663AAA6 ),
    .INIT_0C ( 256'hA52519A5CCE65A65D065A29EA519A62799869899A86E5CA7971092925C0972EA ),
    .INIT_0D ( 256'h9AA966B3E6A73A56A73A69A7AD339966686A3598B9E40661E9699B86AA94E51A ),
    .INIT_0E ( 256'h72964964002A5665931E59959326595932564D25953AAA66499E4004A559BD96 ),
    .INIT_0F ( 256'h0A94E95666599667659A66AB59666657A56595659555AA96AAAD99D36693057A ),
    .INIT_10 ( 256'hA69992AAA6641A699A98DA4000000DADDE57E5B6ADBD66DA9899A676F59B6A95 ),
    .INIT_11 ( 256'h5D1FB5B5D7B54DD4ADDD975BF7D7D65D6FDF5F5A97AEB7D392AAA5B6675906AA ),
    .INIT_12 ( 256'h3A3A990CA890AE991223A966BBAED35F435F435F435F435CD35F435F435D26D3 ),
    .INIT_13 ( 256'h6AE09429917FE4EA51E93EC695795524AAAA999129D6A5566908699A50986999 ),
    .INIT_14 ( 256'h65DBA9659DBA33B7993BBBBAA2EB7938DE2DD4EF0FA4A1778B47E948CA481FEF ),
    .INIT_15 ( 256'hD95A9A9A49008A9ED96666656EA999022AF9999B6A990026A5B5499957AA9A96 ),
    .INIT_16 ( 256'h98996599611929932614664EA8915566A6557F595EAAAAAA9BF956640027F956 ),
    .INIT_17 ( 256'h9000000EA824766F58976D965A9661596365661967992599999A9A849A566641 ),
    .INIT_18 ( 256'h432596A66A65925996599996AA726554599A98EE7E6F7667E5D9EDAB6265619A ),
    .INIT_19 ( 256'h3B3FA93BAC4EFB125E696FFD5F55FDD5F577F57E6404DB5DF7577D69E5966AA6 ),
    .INIT_1A ( 256'h2BEEAABEEB6A69E5AA476AA4699A7045A2E08FAAA3EAA83AAA23F8EB3EEF8EB2 ),
    .INIT_1B ( 256'hBFEFAF8AAB2F9AD7E2D84AB12B54A95289A46FF69FE2BFBBEBAEE863B18FFA98 ),
    .INIT_1C ( 256'h42AFABAF38F2BFA2F89FAA3BFBABFBAAA2F8EAAAAAB0F0BE6AA8DB6FF61FE2E8 ),
    .INIT_1D ( 256'hFEFAAB2A8AF2ECBFFBFAAA2BBA2EACFAAEAEBAEBBBBAAAEAAEEA8FBAABAAAAA8 ),
    .INIT_1E ( 256'h600004001400140560080320EAEABA0EEAA3EAACBA8A09BABE92EA9B6AA2FE61 ),
    .INIT_1F ( 256'h77788888888DDDDDDDD2222222277777777888888883EABF1403F00000000555 ),
    .INIT_20 ( 256'h77788888888DDDDDDDD222222227777777788888888DDDDDDDD2222222277777 ),
    .INIT_21 ( 256'hE1B1B4EE4B1E4B11B4E4E1BB1E4E4B11B4E4E1BB1E4DDDDDDDD2222222277777 ),
    .INIT_22 ( 256'h4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1B4EE4B1B1E44 ),
    .INIT_23 ( 256'h0000000000000000000000000000000FCDFEBFCFF131B4EE4B1B1E44E1B1B4EE ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000010C40C10C7000040304704501C00F07004411000000000C000000000003 ),
    .INIT_01 ( 256'h0310000000F300000103100C00C4030100C40030C10000030000410000003C4C ),
    .INIT_02 ( 256'h3100C3030C304C4C00100000000000000C0C70000000C0000005000003040000 ),
    .INIT_03 ( 256'h70500031005DC031015C0400017C00500005F000000531C00001000000010304 ),
    .INIT_04 ( 256'h0004003F0000C001000000000003040304030104CC4100000C500001005F0010 ),
    .INIT_05 ( 256'h3C4CC40F1CC5C1C1C1C1C71C7304C005C731C731C71C73400000000C04000C0C ),
    .INIT_06 ( 256'hC100C1704C403003100C0C3C40C30C1C0C00F003C704C00C0000C00431571CC7 ),
    .INIT_07 ( 256'hC0C400C30C307000C403000C40300030310030C30C1CCF3330000C0003003004 ),
    .INIT_08 ( 256'h300030310030C30730000300000C0C4030310030C30C1C000003000C40303100 ),
    .INIT_09 ( 256'hF0C1F307CC1FC307C731C71CC71CD1C71C71307CC1F30704C1F307070C1F1300 ),
    .INIT_0A ( 256'hC4000000040010400010305C00001F00F03C704071307CC1FC307F0C1F0C30C1 ),
    .INIT_0B ( 256'h0731C0CC00000C0CC00000000400003003CC3C0F1030000000030CCC00000CF3 ),
    .INIT_0C ( 256'h00000C000010040000300101000C1000CC00404C103704C1C100030304001340 ),
    .INIT_0D ( 256'hC000030031000400C00430404000C033100400C0401000003000C40104000001 ),
    .INIT_0E ( 256'h03000C100000000000030C0000000C00000000000010003004010000300C00C0 ),
    .INIT_0F ( 256'h0C0030030300C0300000000000000000000000000000000000040C000100001D ),
    .INIT_10 ( 256'h0000430000100300C0C00100000000000000000030C00000C000030300000300 ),
    .INIT_11 ( 256'h0001000001C0000040044004100041001040010F0145010143000010310400C0 ),
    .INIT_12 ( 256'h0413040410C034040101C0011147000000000000000000000000000000001000 ),
    .INIT_13 ( 256'h300000100015405000501731000400D0C000004030030003340000CD00C000C4 ),
    .INIT_14 ( 256'h00414000041411400011111C43001010000400500540C0010101300004000545 ),
    .INIT_15 ( 256'h0000000F04000C040033033004000400331C0CC1000400000000000C01000400 ),
    .INIT_16 ( 256'h0000000000003000000030000000003003001500000000000C0C001000000C00 ),
    .INIT_17 ( 256'h40000000000000000000000000C0300010003000300000CCCCC0C00000000000 ),
    .INIT_18 ( 256'h0030C00333300000000CC0C30C03300000C0C003000000000000000C030000C0 ),
    .INIT_19 ( 256'h95149891972445C3001010000000000000010007100000000000000030C00001 ),
    .INIT_1A ( 256'hC0280B0280FFC20F30ABF80A83309393B0AB704C1C13178551D14A4492148141 ),
    .INIT_1B ( 256'hFF01CFEB0CFF280BF1AF840E128842290908BFFBEFF3D95142010802000A1380 ),
    .INIT_1C ( 256'hB2C19C919802730948E7758148704901F34A4C4F71084ED2F13EEABFFB2FFB7F ),
    .INIT_1D ( 256'hFF813557070110444C24073D19C4C00432C01911040003404180C05030503773 ),
    .INIT_1E ( 256'h00000000000001500AAAA135B93326E3815213B1C1850D4310D903CC3863FCBE ),
    .INIT_1F ( 256'h055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500139241392400000000000 ),
    .INIT_20 ( 256'hAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AAFF0055AAFF0 ),
    .INIT_21 ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB40055AAFF0055AAFF0055A ),
    .INIT_22 ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_23 ( 256'h0000000000000000000000000000003D6450555557FE14BE14BB41EB41E4BE14 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_19 ( 256'hB27250830DE0F373FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_1A ( 256'h1204172040FFC30F30ECF00EC330C00024975E40579005A16951264389C24C31 ),
    .INIT_1B ( 256'h553445665A55350D50B5C00302FC03B8060FD55EF551C143000107C03F095F70 ),
    .INIT_1C ( 256'h00DC2E2C442C68FA24B47AA1272724F050264055610866896154B7D55FF55B5E ),
    .INIT_1D ( 256'h55033D4A75B0CC3FFFD4050C0210DCE4398005D40B0037009C40430017001147 ),
    .INIT_1E ( 256'h000002AA8155400000000073BCE515230D6C3169B261CCE30C490BFF249954F3 ),
    .INIT_1F ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E43FFC03FFC0AAAA5555000 ),
    .INIT_20 ( 256'h1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B ),
    .INIT_21 ( 256'hD887722DD887722DD887722DD887722DD887722DD881B1B1B1B4E4E4E4EB1B1B ),
    .INIT_22 ( 256'hD887722DD887722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_23 ( 256'h00000000000000000000000000000030000000000007722DD887722DD887722D ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_cas_n_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .Q(Mshreg_ddram_cas_n_BRB5_10467),
    .Q15(NLW_Mshreg_ddram_cas_n_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddram_cas_n_BRB5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_cas_n_BRB5_10467),
    .Q(ddram_cas_n_BRB5_10220)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_10468),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_10468),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_390),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10469),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10469),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_ras_n_BRB4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .Q(Mshreg_ddram_ras_n_BRB4_10470),
    .Q15(NLW_Mshreg_ddram_ras_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_ras_n_BRB4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_ras_n_BRB4_10470),
    .Q(ddram_ras_n_BRB4_10223)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddram_we_n_BRB4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .Q(Mshreg_ddram_we_n_BRB4_10471),
    .Q15(NLW_Mshreg_ddram_we_n_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddram_we_n_BRB4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_ddram_we_n_BRB4_10471),
    .Q(ddram_we_n_BRB4_10225)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_255),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10472),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10472),
    .Q(half_rate_phy_rddata_sr_1_BRB01_10473)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10474),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10474),
    .Q(half_rate_phy_rddata_sr_1_BRB11_10475)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1201),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10476),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10476),
    .Q(half_rate_phy_rddata_sr_1_BRB2_10265)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1183),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10477),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10477),
    .Q(half_rate_phy_rddata_sr_1_BRB3_10266)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6889),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_10478),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_10478),
    .Q(new_master_rdata_valid2_BRB4_10270)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_10479),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_10479),
    .Q(new_master_rdata_valid2_BRB10_10271)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1720),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_10480),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_10480),
    .Q(new_master_rdata_valid2_BRB11_10272)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1719),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_10481),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_10481),
    .Q(new_master_rdata_valid2_BRB12_10273)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_2311),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_10482),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_10482),
    .Q(new_master_rdata_valid2_BRB13_10274)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_10483),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_10483),
    .Q(new_master_rdata_valid2_BRB14_10275)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6819),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_10484),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_10484),
    .Q(new_master_rdata_valid2_BRB1_10276)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_10485),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_10485),
    .Q(new_master_rdata_valid2_BRB15_10277)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_2336),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_10486),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_10486),
    .Q(new_master_rdata_valid2_BRB18_10280)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1950),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_10487),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_10487),
    .Q(new_master_rdata_valid2_BRB16_10278)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1949),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_10488),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_10488),
    .Q(new_master_rdata_valid2_BRB17_10279)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_10489),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_10489),
    .Q(new_master_rdata_valid2_BRB19_10281)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6826),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_10490),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_10490),
    .Q(new_master_rdata_valid2_BRB2_10282)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_10491),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_10491),
    .Q(new_master_rdata_valid2_BRB20_10283)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1674),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_10492),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_10492),
    .Q(new_master_rdata_valid2_BRB21_10284)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1673),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_10493),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_10493),
    .Q(new_master_rdata_valid2_BRB22_10285)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_2306),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_10494),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_10494),
    .Q(new_master_rdata_valid2_BRB23_10286)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_10495),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_10495),
    .Q(new_master_rdata_valid2_BRB24_10287)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6833),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_10496),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_10496),
    .Q(new_master_rdata_valid2_BRB3_10288)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_10497),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_10497),
    .Q(new_master_rdata_valid2_BRB25_10289)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1904),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_10498),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_10498),
    .Q(new_master_rdata_valid2_BRB26_10290)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1903),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_10499),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_10499),
    .Q(new_master_rdata_valid2_BRB27_10291)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_2331),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_10500),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_10500),
    .Q(new_master_rdata_valid2_BRB28_10292)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_10501),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_10501),
    .Q(new_master_rdata_valid2_BRB29_10293)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10502),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10502),
    .Q(half_rate_phy_rddata_sr_2_BRB6_10294)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB9 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10503),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10503),
    .Q(half_rate_phy_rddata_sr_2_BRB9_10297)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10504),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10504),
    .Q(half_rate_phy_rddata_sr_2_BRB7_10295)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10505),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10505),
    .Q(half_rate_phy_rddata_sr_2_BRB8_10296)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7029),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_10506),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_10506),
    .Q(new_master_rdata_valid1_BRB5_10298)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_10507),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_10507),
    .Q(new_master_rdata_valid1_BRB30_10299)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1812),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_10508),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_10508),
    .Q(new_master_rdata_valid1_BRB31_10300)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1811),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_10509),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_10509),
    .Q(new_master_rdata_valid1_BRB32_10301)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_2321),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_10510),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_10510),
    .Q(new_master_rdata_valid1_BRB33_10302)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_10511),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_10511),
    .Q(new_master_rdata_valid1_BRB34_10303)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7036),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_10512),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_10512),
    .Q(new_master_rdata_valid1_BRB6_10304)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_10513),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_10513),
    .Q(new_master_rdata_valid1_BRB35_10305)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1858),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_10514),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_10514),
    .Q(new_master_rdata_valid1_BRB36_10306)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1857),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_10515),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_10515),
    .Q(new_master_rdata_valid1_BRB37_10307)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_2326),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_10516),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_10516),
    .Q(new_master_rdata_valid1_BRB38_10308)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_10517),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_10517),
    .Q(new_master_rdata_valid1_BRB39_10309)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6946),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_10518),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_10518),
    .Q(new_master_rdata_valid1_BRB7_10310)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_10519),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_10519),
    .Q(new_master_rdata_valid1_BRB40_10311)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_2341),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_10520),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_10520),
    .Q(new_master_rdata_valid1_BRB43_10314)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1996),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_10521),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_10521),
    .Q(new_master_rdata_valid1_BRB41_10312)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1995),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_10522),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_10522),
    .Q(new_master_rdata_valid1_BRB42_10313)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_10523),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_10523),
    .Q(new_master_rdata_valid1_BRB44_10315)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7008),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_10524),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_10524),
    .Q(new_master_rdata_valid1_BRB8_10316)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_10525),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_10525),
    .Q(new_master_rdata_valid1_BRB45_10317)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1766),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_10526),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_10526),
    .Q(new_master_rdata_valid1_BRB46_10318)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1765),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_10527),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_10527),
    .Q(new_master_rdata_valid1_BRB47_10319)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_2316),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_10528),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_10528),
    .Q(new_master_rdata_valid1_BRB48_10320)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_10529),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_10529),
    .Q(new_master_rdata_valid1_BRB49_10321)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB5_10530),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB5_10530),
    .Q(half_rate_phy_rddata_sr_2_BRB5_10322)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB10 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_255),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10531),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10531),
    .Q(half_rate_phy_rddata_sr_2_BRB10_10323)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25121_FRB_5880 ),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB12_10532),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB12_10532),
    .Q(half_rate_phy_rddata_sr_2_BRB12_10325)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB13 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n110511_FRB_5882),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB13_10533),
    .Q(half_rate_phy_rddata_sr_2_BRB13_10326)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB14 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB14_10534),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB14_10534),
    .Q(half_rate_phy_rddata_sr_2_BRB14_10327)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB4_10535),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB4_10535),
    .Q(half_rate_phy_rddata_sr_3_BRB4_10328)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10536),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10536),
    .Q(half_rate_phy_rddata_sr_3_BRB15_10329)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_10537)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_10537),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_10538)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_10538),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_10539)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_10539),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_10540)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_10473),
    .I1(sys2x_rst_shift4_10540),
    .O(half_rate_phy_rddata_sr_1_BRB011_10541)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_10541),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_10263)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_10475),
    .I1(sys2x_rst_shift4_10540),
    .O(half_rate_phy_rddata_sr_1_BRB111_10542)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_10542),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_10264)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

