
;; Function trap_init (trap_init)[0:1083] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called


trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r11={1d,2u} r12={1d} r13={1d,2u} r14={1d,1u} r25={1d,2u} r26={1d,1u} 
;;    total ref usage 18{10d,8u,0e} in 0{0 regular + 0 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 0 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function early_trap_init (early_trap_init)[0:1085] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 8: 8
insn_cost 9: 8
insn_cost 10: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 0
insn_cost 20: 4
insn_cost 21: 8
insn_cost 22: 8
insn_cost 23: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 33: 8
insn_cost 34: 8
insn_cost 35: 4
insn_cost 36: 4
insn_cost 37: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 0
insn_cost 47: 4
insn_cost 49: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 54: 4
insn_cost 55: 4
insn_cost 56: 0
insn_cost 58: 4
insn_cost 59: 8
insn_cost 62: 4
insn_cost 63: 4
insn_cost 64: 4
insn_cost 65: 4
insn_cost 66: 0
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 8
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 0
insn_cost 79: 8
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
Failed to match this instruction:
(set (reg/f:SI 136 [ vectors_page.310 ])
    (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 138)
    (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
        (reg/f:SI 140)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (minus:SI (reg/f:SI 139)
                (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (minus:SI (reg/f:SI 139)
                (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
                (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 138)
            (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
                (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 140)
    (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
Failed to match this instruction:
(set (reg:SI 138)
    (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
        (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32]))
        (set (reg/f:SI 136 [ vectors_page.310 ])
            (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32]))
        (set (reg/f:SI 136 [ vectors_page.310 ])
            (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
        (set (reg/f:SI 136 [ vectors_page.310 ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
        (set (reg/f:SI 136 [ vectors_page.310 ])
            (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/f:SI 136 [ vectors_page.310 ])
    (mem/f/c/i:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]) [0 vectors_page+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (minus:SI (reg/f:SI 139)
        (reg/f:SI 140)))
deferring deletion of insn with uid = 10.
modifying insn i3    17 r2:SI=r139:SI-r140:SI
      REG_DEAD: r140:SI
      REG_DEAD: r139:SI
deferring rescan insn with uid = 17.
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
        (set (reg/f:SI 140)
            (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>))
    ])
Failed to match this instruction:
(set (reg:SI 2 r2)
    (minus:SI (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)
        (reg/f:SI 140)))
Failed to match this instruction:
(set (reg:SI 147)
    (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
        (reg/f:SI 149)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (minus:SI (reg/f:SI 148)
                (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (minus:SI (reg/f:SI 148)
                (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
                (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 147)
            (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
                (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 149)
    (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
Failed to match this instruction:
(set (reg:SI 147)
    (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
        (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
        (const_int 512 [0x200])))
deferring deletion of insn with uid = 20.
modifying insn i3    28 r0:SI=r136:SI+0x200
deferring rescan insn with uid = 28.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (minus:SI (reg/f:SI 148)
        (reg/f:SI 149)))
deferring deletion of insn with uid = 23.
modifying insn i3    30 r2:SI=r148:SI-r149:SI
      REG_DEAD: r149:SI
      REG_DEAD: r148:SI
deferring rescan insn with uid = 30.
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
        (set (reg/f:SI 149)
            (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>))
    ])
Failed to match this instruction:
(set (reg:SI 2 r2)
    (minus:SI (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)
        (reg/f:SI 149)))
Failed to match this instruction:
(set (reg:SI 135 [ kuser_sz.318 ])
    (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (reg/f:SI 156)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 156)
    (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
Failed to match this instruction:
(set (reg:SI 135 [ kuser_sz.318 ])
    (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                    (reg:SI 135 [ kuser_sz.318 ]))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                    (reg:SI 135 [ kuser_sz.318 ]))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ kuser_sz.318 ])
    (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (reg/f:SI 156)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                        (reg/f:SI 155))
                    (reg/f:SI 156))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                        (reg/f:SI 155))
                    (reg/f:SI 156))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 157)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
    ])
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (minus:SI (reg/f:SI 134 [ D.18814 ])
        (reg:SI 135 [ kuser_sz.318 ])))
deferring deletion of insn with uid = 37.
modifying insn i3    42 r0:SI=r134:SI-r135:SI
deferring rescan insn with uid = 42.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                    (reg:SI 135 [ kuser_sz.318 ]))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                    (reg:SI 135 [ kuser_sz.318 ]))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (reg/f:SI 156)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(set (reg:SI 135 [ kuser_sz.318 ])
    (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
        (reg/f:SI 156)))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (reg/f:SI 155))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg/f:SI 156)
            (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                        (reg/f:SI 155))
                    (reg/f:SI 156))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (plus:SI (minus:SI (reg/f:SI 136 [ vectors_page.310 ])
                        (reg/f:SI 155))
                    (reg/f:SI 156))
                (const_int 4096 [0x1000])))
        (set (reg/f:SI 134 [ D.18814 ])
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4096 [0x1000])))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (reg/f:SI 155)
                (reg/f:SI 156)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (minus:SI (reg/f:SI 134 [ D.18814 ])
                    (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>))
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
        (set (reg:SI 135 [ kuser_sz.318 ])
            (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 164)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4072 [0xfe8])))
        (set (reg/f:SI 163)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 164)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4072 [0xfe8])))
        (set (reg/f:SI 163)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
    ])
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (plus:SI (reg/f:SI 163)
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 49.
modifying insn i3    54 r1:SI=r163:SI+0x8
      REG_DEAD: r163:SI
deferring rescan insn with uid = 54.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
        (set (reg/f:SI 163)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
        (set (reg/f:SI 163)
            (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
                (const_int 4064 [0xfe0])))
    ])
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (const_int 4 [0x4]))
deferring deletion of insn with uid = 52.
modifying insn i3    55 r2:SI=0x4
      REG_EQUAL: 0x4
deferring rescan insn with uid = 55.
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
        (const_int 1280 [0x500])))
deferring deletion of insn with uid = 58.
modifying insn i3    63 r0:SI=r136:SI+0x500
deferring rescan insn with uid = 63.
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>))
deferring deletion of insn with uid = 59.
modifying insn i3    64 r1:SI=`sigreturn_codes'
      REG_EQUAL: `sigreturn_codes'
deferring rescan insn with uid = 64.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (const_int 28 [0x1c]))
deferring deletion of insn with uid = 62.
modifying insn i3    65 r2:SI=0x1c
      REG_EQUAL: 0x1c
deferring rescan insn with uid = 65.
Successfully matched this instruction:
(set (reg/f:SI 176)
    (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
        (const_int 1308 [0x51c])))
rejecting combination of insns 68 and 69
original costs 4 + 4 = 8
replacement cost 12
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 177)
        (const_int 12 [0xc])))
deferring deletion of insn with uid = 69.
modifying insn i3    74 r0:SI=r177:SI+0xc
      REG_DEAD: r177:SI
deferring rescan insn with uid = 74.
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
        (const_int 1308 [0x51c])))
rejecting combination of insns 68 and 74
original costs 4 + 4 = 8
replacement cost 12
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>))
deferring deletion of insn with uid = 70.
modifying insn i3    75 r1:SI=`syscall_restart_code'
      REG_EQUAL: `syscall_restart_code'
deferring rescan insn with uid = 75.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (const_int 8 [0x8]))
deferring deletion of insn with uid = 73.
modifying insn i3    76 r2:SI=0x8
      REG_EQUAL: 0x8
deferring rescan insn with uid = 76.
Failed to match this instruction:
(set (reg/f:SI 184 [ cpu_cache.coherent_kern_range ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                (const_int 16 [0x10]))) [0 cpu_cache.coherent_kern_range+0 S4 A32]))
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                        (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 80.
modifying insn i3    83 call [[r183:SI+0x10]] argc:0x0
      REG_DEAD: r183:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 83.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                            (const_int 16 [0x10]))) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                            (const_int 16 [0x10]))) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])


early_trap_init

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={15d,7u} r1={15d,7u} r2={14d,6u} r3={8d} r11={1d,2u} r12={8d} r13={1d,9u} r14={8d,1u} r15={7d} r16={7d} r17={7d} r18={7d} r19={7d} r20={7d} r21={7d} r22={7d} r23={7d} r24={7d} r25={1d,2u} r26={1d,1u} r27={7d} r28={7d} r29={7d} r30={7d} r31={7d} r32={7d} r33={7d} r34={7d} r35={7d} r36={7d} r37={7d} r38={7d} r39={7d} r40={7d} r41={7d} r42={7d} r43={7d} r44={7d} r45={7d} r46={7d} r47={7d} r48={7d} r49={7d} r50={7d} r51={7d} r52={7d} r53={7d} r54={7d} r55={7d} r56={7d} r57={7d} r58={7d} r59={7d} r60={7d} r61={7d} r62={7d} r63={7d} r64={7d} r65={7d} r66={7d} r67={7d} r68={7d} r69={7d} r70={7d} r71={7d} r72={7d} r73={7d} r74={7d} r75={7d} r76={7d} r77={7d} r78={7d} r79={7d} r80={7d} r81={7d} r82={7d} r83={7d} r84={7d} r85={7d} r86={7d} r87={7d} r88={7d} r89={7d} r90={7d} r91={7d} r92={7d} r93={7d} r94={7d} r95={7d} r96={7d} r97={7d} r98={7d} r99={7d} r100={7d} r101={7d} r102={7d} r103={7d} r104={7d} r105={7d} r106={7d} r107={7d} r108={7d} r109={7d} r110={7d} r111={7d} r112={7d} r113={7d} r114={7d} r115={7d} r116={7d} r117={7d} r118={7d} r119={7d} r120={7d} r121={7d} r122={7d} r123={7d} r124={7d} r125={7d} r126={7d} r127={7d} r134={1d,2u} r135={1d,2u} r136={1d,7u,2d} r137={1d,1u} r138={1d,1u} r139={1d,1u} r140={1d,2u} r146={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,2u} r155={1d,1u} r156={1d,2u} r157={1d,1u} r163={1d,2u} r164={1d,1u} r168={1d,1u} r170={1d,1u} r171={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r178={1d,1u} r181={1d,1u} r183={1d,1u} r184={1d,1u} 
;;    total ref usage 950{875d,73u,2e} in 40{33 regular + 7 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 137 138 139 140 146 147 148 149 155 156 157 163 164 168 170 171 174 176 177 178 181 183 184
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 134 135 136 137 138 139 140 146 147 148 149 155 156 157 163 164 168 170 171 174 176 177 178 181 183 184
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 137)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 8 2 arch/arm/kernel/traps.c:779 (set (reg/f:SI 136 [ vectors_page.310 ])
        (mem/f/c/i:SI (reg/f:SI 137) [0 vectors_page+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))

(insn 8 6 9 2 arch/arm/kernel/traps.c:791 (set (reg/f:SI 139)
        (symbol_ref:SI ("__vectors_end") [flags 0xc0] <var_decl 0x1121f3c0 __vectors_end>)) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:791 (set (reg/f:SI 140)
        (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)) 167 {*arm_movsi_insn} (nil))

(note 10 9 15 2 NOTE_INSN_DELETED)

(insn 15 10 16 2 arch/arm/kernel/traps.c:791 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ vectors_page.310 ])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 arch/arm/kernel/traps.c:791 (set (reg:SI 1 r1)
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__vectors_start") [flags 0xc0] <var_decl 0x1121f360 __vectors_start>)
        (nil)))

(insn 17 16 18 2 arch/arm/kernel/traps.c:791 (set (reg:SI 2 r2)
        (minus:SI (reg/f:SI 139)
            (reg/f:SI 140))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/f:SI 139)
            (nil))))

(call_insn 18 17 20 2 arch/arm/kernel/traps.c:791 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 20 18 21 2 NOTE_INSN_DELETED)

(insn 21 20 22 2 arch/arm/kernel/traps.c:792 (set (reg/f:SI 148)
        (symbol_ref:SI ("__stubs_end") [flags 0xc0] <var_decl 0x1121f300 __stubs_end>)) 167 {*arm_movsi_insn} (nil))

(insn 22 21 23 2 arch/arm/kernel/traps.c:792 (set (reg/f:SI 149)
        (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)) 167 {*arm_movsi_insn} (nil))

(note 23 22 28 2 NOTE_INSN_DELETED)

(insn 28 23 29 2 arch/arm/kernel/traps.c:792 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 512 [0x200]))) 4 {*arm_addsi3} (nil))

(insn 29 28 30 2 arch/arm/kernel/traps.c:792 (set (reg:SI 1 r1)
        (reg/f:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("__stubs_start") [flags 0xc0] <var_decl 0x1121f2a0 __stubs_start>)
        (nil)))

(insn 30 29 31 2 arch/arm/kernel/traps.c:792 (set (reg:SI 2 r2)
        (minus:SI (reg/f:SI 148)
            (reg/f:SI 149))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 149)
        (expr_list:REG_DEAD (reg/f:SI 148)
            (nil))))

(call_insn 31 30 33 2 arch/arm/kernel/traps.c:792 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 33 31 34 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 155)
        (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)) 167 {*arm_movsi_insn} (nil))

(insn 34 33 35 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 156)
        (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 2 arch/arm/kernel/traps.c:793 (set (reg:SI 135 [ kuser_sz.318 ])
        (minus:SI (reg/f:SI 155)
            (reg/f:SI 156))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg/f:SI 155)
        (expr_list:REG_EQUAL (minus:SI (symbol_ref:SI ("__kuser_helper_end") [flags 0xc0] <var_decl 0x1121f480 __kuser_helper_end>)
                (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>))
            (nil))))

(insn 36 35 37 2 arch/arm/kernel/traps.c:793 (set (reg/f:SI 134 [ D.18814 ])
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 4096 [0x1000]))) 4 {*arm_addsi3} (nil))

(note 37 36 42 2 NOTE_INSN_DELETED)

(insn 42 37 43 2 arch/arm/kernel/traps.c:793 (set (reg:SI 0 r0)
        (minus:SI (reg/f:SI 134 [ D.18814 ])
            (reg:SI 135 [ kuser_sz.318 ]))) 28 {*arm_subsi3_insn} (nil))

(insn 43 42 44 2 arch/arm/kernel/traps.c:793 (set (reg:SI 1 r1)
        (reg/f:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 156)
        (expr_list:REG_EQUAL (symbol_ref:SI ("__kuser_helper_start") [flags 0xc0] <var_decl 0x1121f420 __kuser_helper_start>)
            (nil))))

(insn 44 43 45 2 arch/arm/kernel/traps.c:793 (set (reg:SI 2 r2)
        (reg:SI 135 [ kuser_sz.318 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 135 [ kuser_sz.318 ])
        (nil)))

(call_insn 45 44 47 2 arch/arm/kernel/traps.c:793 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 47 45 49 2 arch/arm/kernel/traps.c:771 (set (reg/f:SI 163)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 4064 [0xfe0]))) 4 {*arm_addsi3} (nil))

(note 49 47 52 2 NOTE_INSN_DELETED)

(note 52 49 53 2 NOTE_INSN_DELETED)

(insn 53 52 54 2 arch/arm/kernel/traps.c:771 (set (reg:SI 0 r0)
        (reg/f:SI 163)) 167 {*arm_movsi_insn} (nil))

(insn 54 53 55 2 arch/arm/kernel/traps.c:771 (set (reg:SI 1 r1)
        (plus:SI (reg/f:SI 163)
            (const_int 8 [0x8]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 163)
        (nil)))

(insn 55 54 56 2 arch/arm/kernel/traps.c:771 (set (reg:SI 2 r2)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 4 [0x4])
        (nil)))

(call_insn 56 55 58 2 arch/arm/kernel/traps.c:771 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 58 56 59 2 NOTE_INSN_DELETED)

(note 59 58 62 2 NOTE_INSN_DELETED)

(note 62 59 63 2 NOTE_INSN_DELETED)

(insn 63 62 64 2 arch/arm/kernel/traps.c:804 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 1280 [0x500]))) 4 {*arm_addsi3} (nil))

(insn 64 63 65 2 arch/arm/kernel/traps.c:804 (set (reg:SI 1 r1)
        (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("sigreturn_codes") [flags 0xc0] <var_decl 0x111bf780 sigreturn_codes>)
        (nil)))

(insn 65 64 66 2 arch/arm/kernel/traps.c:804 (set (reg:SI 2 r2)
        (const_int 28 [0x1c])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 28 [0x1c])
        (nil)))

(call_insn 66 65 68 2 arch/arm/kernel/traps.c:804 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 68 66 69 2 arch/arm/kernel/traps.c:806 (set (reg/f:SI 177)
        (plus:SI (reg/f:SI 136 [ vectors_page.310 ])
            (const_int 1296 [0x510]))) 4 {*arm_addsi3} (nil))

(note 69 68 70 2 NOTE_INSN_DELETED)

(note 70 69 73 2 NOTE_INSN_DELETED)

(note 73 70 74 2 NOTE_INSN_DELETED)

(insn 74 73 75 2 arch/arm/kernel/traps.c:806 (set (reg:SI 0 r0)
        (plus:SI (reg/f:SI 177)
            (const_int 12 [0xc]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 177)
        (nil)))

(insn 75 74 76 2 arch/arm/kernel/traps.c:806 (set (reg:SI 1 r1)
        (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("syscall_restart_code") [flags 0xc0] <var_decl 0x111bf7e0 syscall_restart_code>)
        (nil)))

(insn 76 75 77 2 arch/arm/kernel/traps.c:806 (set (reg:SI 2 r2)
        (const_int 8 [0x8])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 8 [0x8])
        (nil)))

(call_insn 77 76 79 2 arch/arm/kernel/traps.c:806 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x1124e800 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 79 77 80 2 arch/arm/kernel/traps.c:809 (set (reg/f:SI 183)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(note 80 79 81 2 NOTE_INSN_DELETED)

(insn 81 80 82 2 arch/arm/kernel/traps.c:809 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ vectors_page.310 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136 [ vectors_page.310 ])
        (nil)))

(insn 82 81 83 2 arch/arm/kernel/traps.c:809 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.18814 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.18814 ])
        (nil)))

(call_insn 83 82 0 2 arch/arm/kernel/traps.c:809 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 183)
                            (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 20.
deleting insn with uid = 23.
deleting insn with uid = 37.
deleting insn with uid = 49.
deleting insn with uid = 52.
deleting insn with uid = 58.
deleting insn with uid = 59.
deleting insn with uid = 62.
deleting insn with uid = 69.
deleting insn with uid = 70.
deleting insn with uid = 73.
deleting insn with uid = 80.
rescanning insn with uid = 17.
deleting insn with uid = 17.
rescanning insn with uid = 28.
deleting insn with uid = 28.
rescanning insn with uid = 30.
deleting insn with uid = 30.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 54.
deleting insn with uid = 54.
rescanning insn with uid = 55.
deleting insn with uid = 55.
rescanning insn with uid = 63.
deleting insn with uid = 63.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 65.
deleting insn with uid = 65.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 75.
deleting insn with uid = 75.
rescanning insn with uid = 76.
deleting insn with uid = 76.
rescanning insn with uid = 83.
deleting insn with uid = 83.
ending the processing of deferred insns

;; Function __pgd_error (__pgd_error)[0:1080]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
Successfully matched this instruction:
(set (reg:SI 137)
    (mem:SI (reg:SI 2 r2 [ pgd ]) [0 S4 A32]))
deferring deletion of insn with uid = 4.
modifying insn i3     9 r137:SI=[r2:SI]
      REG_DEAD: r2:SI
deferring rescan insn with uid = 9.
Failed to match this instruction:
(set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
    (mem:SI (reg:SI 2 r2 [ pgd ]) [0 S4 A32]))
Failed to match this instruction:
(set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4])) [0 S4 A32])
    (const_int 0 [0x0]))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>))
deferring deletion of insn with uid = 8.
modifying insn i3    12 r0:SI=`*.LC0'
      REG_EQUAL: `*.LC0'
deferring rescan insn with uid = 12.


__pgd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r137={1d,1u} r140={1d,1u} 
;;    total ref usage 159{136d,23u,0e} in 10{9 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 140
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 137 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:739 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ file ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:739 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 9 2 NOTE_INSN_DELETED)

(insn 9 8 24 2 arch/arm/kernel/traps.c:740 (set (reg:SI 137)
        (mem:SI (reg:SI 2 r2 [ pgd ]) [0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pgd ])
        (nil)))

(insn 24 9 25 2 arch/arm/kernel/traps.c:740 (set (reg:SI 140 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (nil)))

(insn 26 25 12 2 arch/arm/kernel/traps.c:740 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 140 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140 [+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 12 26 13 2 arch/arm/kernel/traps.c:740 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x1124a400>)
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:740 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ file ])
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/traps.c:740 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ line ])
        (nil)))

(call_insn 15 14 0 2 arch/arm/kernel/traps.c:740 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 4.
deleting insn with uid = 8.
rescanning insn with uid = 9.
deleting insn with uid = 9.
rescanning insn with uid = 12.
deleting insn with uid = 12.
ending the processing of deferred insns

;; Function __pmd_error (__pmd_error)[0:1079]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
Successfully matched this instruction:
(set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
    (reg:SI 2 r2 [ pmd ]))
deferring deletion of insn with uid = 4.
modifying insn i3    24 [sp:SI]=r2:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 24.
Failed to match this instruction:
(set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4])) [0 S4 A32])
    (const_int 0 [0x0]))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>))
deferring deletion of insn with uid = 8.
modifying insn i3    11 r0:SI=`*.LC1'
      REG_EQUAL: `*.LC1'
deferring rescan insn with uid = 11.


__pmd_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} 
;;    total ref usage 157{135d,22u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:734 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ file ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:734 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 23 2 NOTE_INSN_DELETED)

(insn 23 8 24 2 arch/arm/kernel/traps.c:735 (set (reg:SI 139 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 2 r2 [ pmd ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pmd ])
        (nil)))

(insn 25 24 11 2 arch/arm/kernel/traps.c:735 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 139 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 11 25 12 2 arch/arm/kernel/traps.c:735 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82] <string_cst 0x11290f00>)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/traps.c:735 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ file ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:735 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ line ])
        (nil)))

(call_insn 14 13 0 2 arch/arm/kernel/traps.c:735 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 4.
deleting insn with uid = 8.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 24.
deleting insn with uid = 24.
ending the processing of deferred insns

;; Function __pte_error (__pte_error)[0:1078]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 8
insn_cost 23: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
Successfully matched this instruction:
(set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
    (reg:SI 2 r2 [ pte ]))
deferring deletion of insn with uid = 4.
modifying insn i3    24 [sp:SI]=r2:SI
      REG_DEAD: r2:SI
deferring rescan insn with uid = 24.
Failed to match this instruction:
(set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4])) [0 S4 A32])
    (const_int 0 [0x0]))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>))
deferring deletion of insn with uid = 8.
modifying insn i3    11 r0:SI=`*.LC2'
      REG_EQUAL: `*.LC2'
deferring rescan insn with uid = 11.


__pte_error

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,2u} r3={2d} r11={1d,2u} r12={2d} r13={1d,5u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r135={1d,1u} r136={1d,1u} r139={1d,1u} 
;;    total ref usage 157{135d,22u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 139
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 135 136 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:729 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ file ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:729 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(note 4 3 5 2 NOTE_INSN_DELETED)

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(note 8 5 23 2 NOTE_INSN_DELETED)

(insn 23 8 24 2 arch/arm/kernel/traps.c:730 (set (reg:SI 139 [+4 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (reg/f:SI 13 sp) [0 S4 A64])
        (reg:SI 2 r2 [ pte ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ pte ])
        (nil)))

(insn 25 24 11 2 arch/arm/kernel/traps.c:730 (set (mem/i:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 139 [+4 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139 [+4 ])
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 11 25 12 2 arch/arm/kernel/traps.c:730 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82] <string_cst 0x11295400>)
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/traps.c:730 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ file ])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:730 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ line ])
        (nil)))

(call_insn 14 13 0 2 arch/arm/kernel/traps.c:730 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 4.
deleting insn with uid = 8.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 24.
deleting insn with uid = 24.
ending the processing of deferred insns

;; Function __bug (__bug)[0:1076]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 0
insn_cost 12: 4
insn_cost 14: 4
insn_cost 45: 0
Failed to match this instruction:
(set (mem:SI (const_int 0 [0x0]) [0 S4 A32])
    (const_int 0 [0x0]))


__bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,2u} r2={3d,1u} r3={2d} r11={1d,3u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,3u} r26={1d,2u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r134={1d,1u} r136={1d,2u} 
;;    total ref usage 155{133d,22u,0e} in 9{8 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 134 136
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:712 (set (reg/v/f:SI 133 [ file ])
        (reg:SI 0 r0 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ file ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:712 (set (reg/v:SI 134 [ line ])
        (reg:SI 1 r1 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ line ])
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 9 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ file ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ file ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (reg/v:SI 134 [ line ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ line ])
        (nil)))

(call_insn 11 10 12 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 12 11 14 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 136)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 14 12 16 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 136) [0 S4 A32])
        (reg/f:SI 136)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 136)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 16 14 15 3 20 "" [1 uses])

(note 15 16 45 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 45 15 46 3 (set (pc)
        (label_ref 16)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 46 45 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function abort (abort)[0:1082]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 7: 8
insn_cost 8: 8
insn_cost 9: 4
insn_cost 10: 0
insn_cost 11: 4
insn_cost 13: 4
insn_cost 26: 0
Failed to match this instruction:
(set (mem:SI (const_int 0 [0x0]) [0 S4 A32])
    (const_int 0 [0x0]))


abort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,1u} r2={3d,1u} r3={2d} r11={1d,3u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,3u} r26={1d,2u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r135={1d,2u} 
;;    total ref usage 149{131d,18u,0e} in 7{6 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 2 8 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 752 [0x2f0])) 167 {*arm_movsi_insn} (nil))

(call_insn 10 9 11 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 11 10 13 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 135)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 13 11 15 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 135) [0 S4 A32])
        (reg/f:SI 135)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 135)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 15 13 14 3 26 "" [1 uses])

(note 14 15 26 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 26 14 27 3 (set (pc)
        (label_ref 15)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 27 26 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __readwrite_bug (__readwrite_bug)[0:1077]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 0
insn_cost 12: 8
insn_cost 13: 8
insn_cost 14: 4
insn_cost 15: 0
insn_cost 16: 4
insn_cost 18: 4
insn_cost 31: 0
Failed to match this instruction:
(set (mem:SI (const_int 0 [0x0]) [0 S4 A32])
    (const_int 0 [0x0]))


__readwrite_bug

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,2u} r2={4d,1u} r3={3d} r11={1d,3u} r12={3d} r13={1d,5u} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,3u} r26={1d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} r137={1d,2u} 
;;    total ref usage 274{251d,23u,0e} in 11{9 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 137
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 133 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:722 (set (reg/v/f:SI 133 [ fn ])
        (reg:SI 0 r0 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ fn ])
        (nil)))

(note 3 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 3 8 2 arch/arm/kernel/traps.c:723 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82] <string_cst 0x1124ae00>)
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:723 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ fn ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ fn ])
        (nil)))

(call_insn 9 8 12 2 arch/arm/kernel/traps.c:723 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 12 9 13 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 14 13 15 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 724 [0x2d4])) 167 {*arm_movsi_insn} (nil))

(call_insn 15 14 16 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 16 15 18 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 137)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 18 16 20 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 137) [0 S4 A32])
        (reg/f:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 20 18 19 3 31 "" [1 uses])

(note 19 20 31 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 31 19 32 3 (set (pc)
        (label_ref 20)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 32 31 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function do_unexp_fiq (do_unexp_fiq)[0:1069]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 0
insn_cost 9: 8
insn_cost 10: 4
insn_cost 11: 0
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>))
deferring deletion of insn with uid = 6.
modifying insn i3     7 r0:SI=`*.LC6'
      REG_EQUAL: `*.LC6'
deferring rescan insn with uid = 7.
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r0:SI=`*.LC7'
      REG_EQUAL: `*.LC7'
deferring rescan insn with uid = 10.


do_unexp_fiq

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={5d,2u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,1u} 
;;    total ref usage 261{247d,14u,0e} in 4{2 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 134 135
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/kernel/traps.c:401 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82] <string_cst 0x11236af0>)
        (nil)))

(call_insn 8 7 9 2 arch/arm/kernel/traps.c:401 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 9 8 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 arch/arm/kernel/traps.c:402 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC7") [flags 0x82] <string_cst 0x1124a5c0>)
        (nil)))

(call_insn/j 11 10 12 2 arch/arm/kernel/traps.c:402 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 12 11 0)

starting the processing of deferred insns
deleting insn with uid = 6.
deleting insn with uid = 9.
rescanning insn with uid = 7.
deleting insn with uid = 7.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function __bad_xchg (__bad_xchg)[0:1074]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 34: 4
insn_cost 2: 4
insn_cost 3: 4
insn_cost 9: 8
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 16: 8
insn_cost 17: 8
insn_cost 18: 4
insn_cost 19: 0
insn_cost 20: 4
insn_cost 22: 4
insn_cost 36: 0
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (reg:SI 14 lr))
deferring deletion of insn with uid = 34.
modifying insn i3    10 r1:SI=lr:SI
      REG_DEAD: lr:SI
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (mem:SI (const_int 0 [0x0]) [0 S4 A32])
    (const_int 0 [0x0]))


__bad_xchg

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,2u} r3={4d,1u} r11={1d,3u} r12={3d} r13={1d,5u} r14={3d,2u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,3u} r26={1d,2u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r134={1d,1u} r135={1d,1u} r136={1d,1u} r140={1d,2u} 
;;    total ref usage 284{255d,29u,0e} in 14{12 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 136 140
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 134 135 136 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 34 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 34 5 2 2 NOTE_INSN_DELETED)

(insn 2 34 3 2 arch/arm/kernel/traps.c:677 (set (reg/v/f:SI 134 [ ptr ])
        (reg:SI 0 r0 [ ptr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ ptr ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:677 (set (reg/v:SI 135 [ size ])
        (reg:SI 1 r1 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ size ])
        (nil)))

(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 4 10 2 arch/arm/kernel/traps.c:678 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC8") [flags 0x82] <string_cst 0x11236b40>)
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:678 (set (reg:SI 1 r1)
        (reg:SI 14 lr)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 14 lr)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/traps.c:678 (set (reg:SI 2 r2)
        (reg/v/f:SI 134 [ ptr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 134 [ ptr ])
        (nil)))

(insn 12 11 13 2 arch/arm/kernel/traps.c:678 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ size ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ size ])
        (nil)))

(call_insn 13 12 16 2 arch/arm/kernel/traps.c:678 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 16 13 17 2 arch/arm/kernel/traps.c:713 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82] <string_cst 0x11295300>)
        (nil)))

(insn 17 16 18 2 arch/arm/kernel/traps.c:713 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82] <string_cst 0x1129a800>)
        (nil)))

(insn 18 17 19 2 arch/arm/kernel/traps.c:713 (set (reg:SI 2 r2)
        (const_int 680 [0x2a8])) 167 {*arm_movsi_insn} (nil))

(call_insn 19 18 20 2 arch/arm/kernel/traps.c:713 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 20 19 22 2 arch/arm/kernel/traps.c:714 (set (reg/f:SI 140)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 20 24 2 arch/arm/kernel/traps.c:714 (set (mem:SI (reg/f:SI 140) [0 S4 A32])
        (reg/f:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 2 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2 3) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  2 [100.0%]  (fallthru)
;; Pred edge  3 [100.0%]  (dfs_back)
(code_label 24 22 23 3 40 "" [1 uses])

(note 23 24 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(jump_insn 36 23 37 3 (set (pc)
        (label_ref 24)) -1 (nil))
;; End of basic block 3 -> ( 3)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  3 [100.0%]  (dfs_back)

(barrier 37 36 0)

starting the processing of deferred insns
deleting insn with uid = 34.
rescanning insn with uid = 10.
deleting insn with uid = 10.
ending the processing of deferred insns

;; Function unregister_undef_hook (unregister_undef_hook)[0:1066]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 8
insn_cost 16: 4
insn_cost 17: 8
insn_cost 18: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 0
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4]))))
deferring deletion of insn with uid = 6.
modifying insn i3     7 r138:SI=const(`*.LANCHOR0'+0x4)
      REG_EQUAL: const(`*.LANCHOR0'+0x4)
deferring rescan insn with uid = 7.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.18886 ])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
        (set (reg/f:SI 133 [ D.18887 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.18886 ])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
        (set (reg/f:SI 133 [ D.18887 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/f:SI 133 [ D.18887 ]))
        (set (reg/f:SI 134 [ D.18886 ])
            (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/f:SI 133 [ D.18887 ]))
        (set (reg/f:SI 134 [ D.18886 ])
            (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
        (set (reg/f:SI 134 [ D.18886 ])
            (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32]))
        (set (reg/f:SI 133 [ D.18887 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
        (set (reg/f:SI 134 [ D.18886 ])
            (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32]))
        (set (reg/f:SI 133 [ D.18887 ])
            (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                    (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32]))
    ])
Failed to match this instruction:
(set (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
    (const_int 1048832 [0x100100]))
Failed to match this instruction:
(set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
            (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
    (const_int 2097664 [0x200200]))


unregister_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,2u} r134={1d,2u} r135={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} 
;;    total ref usage 283{254d,29u,0e} in 16{14 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 136 137 138 139 140
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 135 136 137 138 139 140
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:317 (set (reg/v/f:SI 136 [ hook ])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hook ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/kernel/traps.c:320 (set (reg/f:SI 138)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:320 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:320 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:320 (set (reg/v:SI 135 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 11 10 12 2 include/linux/list.h:106 (set (reg/f:SI 133 [ D.18887 ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 include/linux/list.h:106 (set (reg/f:SI 134 [ D.18886 ])
        (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/list.h:88 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.18886 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/f:SI 133 [ D.18887 ])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/list.h:89 (set (mem/s/f/j:SI (reg/f:SI 133 [ D.18887 ]) [0 <variable>.next+0 S4 A32])
        (reg/f:SI 134 [ D.18886 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.18886 ])
        (expr_list:REG_DEAD (reg/f:SI 133 [ D.18887 ])
            (nil))))

(insn 15 14 16 2 include/linux/list.h:107 (set (reg:SI 139)
        (const_int 1048832 [0x100100])) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 include/linux/list.h:107 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 1048832 [0x100100])
            (nil))))

(insn 17 16 18 2 include/linux/list.h:108 (set (reg:SI 140)
        (const_int 2097664 [0x200200])) 167 {*arm_movsi_insn} (nil))

(insn 18 17 21 2 include/linux/list.h:108 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg:SI 140)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 140)
        (expr_list:REG_DEAD (reg/v/f:SI 136 [ hook ])
            (expr_list:REG_EQUAL (const_int 2097664 [0x200200])
                (nil)))))

(insn 21 18 22 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 22 21 23 2 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 135 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ flags ])
        (nil)))

(call_insn/j 23 22 24 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 24 23 0)

starting the processing of deferred insns
deleting insn with uid = 6.
rescanning insn with uid = 7.
deleting insn with uid = 7.
ending the processing of deferred insns

;; Function register_undef_hook (register_undef_hook)[0:1065]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 8
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 10: 4
insn_cost 12: 8
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 4
insn_cost 17: 4
insn_cost 19: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
Successfully matched this instruction:
(set (reg/f:SI 138)
    (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (const_int 4 [0x4]))))
deferring deletion of insn with uid = 6.
modifying insn i3     7 r138:SI=const(`*.LANCHOR0'+0x4)
      REG_EQUAL: const(`*.LANCHOR0'+0x4)
deferring rescan insn with uid = 7.
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
        (set (reg/f:SI 138)
            (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 136 [ hook ]))
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 136 [ hook ]))
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 136 [ hook ]))
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/f/j:SI (plus:SI (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32])
                    (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
            (reg/v/f:SI 136 [ hook ]))
        (set (reg/f:SI 133 [ D.18899 ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 139)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])


register_undef_hook

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={5d,4u} r1={4d,1u} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,2u} r134={1d,1u} r136={1d,4u} r137={1d,1u} r138={1d,2u} r139={1d,3u} 
;;    total ref usage 280{252d,28u,0e} in 14{12 regular + 2 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 136 137 138 139
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133 134 136 137 138 139
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:308 (set (reg/v/f:SI 136 [ hook ])
        (reg:SI 0 r0 [ hook ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ hook ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(note 6 3 7 2 NOTE_INSN_DELETED)

(insn 7 6 8 2 arch/arm/kernel/traps.c:311 (set (reg/f:SI 138)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:311 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:311 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 10 9 12 2 arch/arm/kernel/traps.c:311 (set (reg/v:SI 134 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 12 10 13 2 include/linux/list.h:62 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 include/linux/list.h:62 (set (reg/f:SI 133 [ D.18899 ])
        (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 include/linux/list.h:41 (set (mem/s/f/j:SI (plus:SI (reg/f:SI 133 [ D.18899 ])
                (const_int 4 [0x4])) [0 <variable>.prev+0 S4 A32])
        (reg/v/f:SI 136 [ hook ])) 167 {*arm_movsi_insn} (nil))

(insn 15 14 17 2 include/linux/list.h:42 (set (mem/s/f/j:SI (reg/v/f:SI 136 [ hook ]) [0 <variable>.node.next+0 S4 A32])
        (reg/f:SI 133 [ D.18899 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 133 [ D.18899 ])
        (nil)))

(insn 17 15 19 2 include/linux/list.h:43 (set (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ hook ])
                (const_int 4 [0x4])) [0 <variable>.node.prev+0 S4 A32])
        (reg/f:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
        (nil)))

(insn 19 17 22 2 include/linux/list.h:44 (set (mem/s/f/j/c:SI (reg/f:SI 139) [0 undef_hook.next+0 S4 A32])
        (reg/v/f:SI 136 [ hook ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_DEAD (reg/v/f:SI 136 [ hook ])
            (nil))))

(insn 22 19 23 2 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (reg/f:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 4 [0x4])))
            (nil))))

(insn 23 22 24 2 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 134 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ flags ])
        (nil)))

(call_insn/j 24 23 25 2 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 25 24 0)

starting the processing of deferred insns
deleting insn with uid = 6.
rescanning insn with uid = 7.
deleting insn with uid = 7.
ending the processing of deferred insns

;; Function dump_mem (dump_mem)[0:1057]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 15: 4
insn_cost 16: 4
insn_cost 17: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 24: 4
insn_cost 25: 8
insn_cost 26: 4
insn_cost 27: 4
insn_cost 28: 4
insn_cost 29: 0
insn_cost 30: 4
insn_cost 35: 8
insn_cost 40: 4
insn_cost 132: 0
insn_cost 36: 4
insn_cost 122: 4
insn_cost 123: 4
insn_cost 39: 0
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 125: 4
insn_cost 134: 0
insn_cost 49: 4
insn_cost 50: 0
insn_cost 53: 0
insn_cost 54: 4
insn_cost 55: 0
insn_cost 58: 4
insn_cost 120: 8
insn_cost 60: 4
insn_cost 61: 0
insn_cost 136: 0
insn_cost 67: 4
insn_cost 119: 8
insn_cost 69: 0
insn_cost 72: 4
insn_cost 73: 4
insn_cost 74: 4
insn_cost 78: 4
insn_cost 79: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 4
insn_cost 87: 4
insn_cost 88: 0
insn_cost 91: 4
insn_cost 92: 4
insn_cost 131: 8
insn_cost 95: 4
insn_cost 96: 4
insn_cost 97: 4
insn_cost 98: 0
insn_cost 99: 4
insn_cost 103: 4
insn_cost 104: 0
insn_cost 107: 4
insn_cost 108: 4
insn_cost 109: 4
Successfully matched this instruction:
(set (reg:SI 152)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 15.
modifying insn i3    16 r152:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 16.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 146 [ fs ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64]))
        (set (reg:SI 152)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 146 [ fs ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64]))
        (set (reg:SI 152)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 152)
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 156)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 152)
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 156)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (reg:SI 3 r3 [ top ]))
        (set (reg/v:SI 151 [ top ])
            (reg:SI 3 r3 [ top ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (reg:SI 3 r3 [ top ]))
        (set (reg/v:SI 151 [ top ])
            (reg:SI 3 r3 [ top ]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 144 [ p ])
            (reg/v:SI 150 [ bottom ]))
        (label_ref 70)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 143 [ __gu_err ])
            (const_int 0 [0x0]))
        (label_ref 64)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 166)
    (ltu:SI (reg/v:SI 144 [ p ])
        (reg/v:SI 151 [ top ])))
deferring deletion of insn with uid = 78.
modifying insn i3    79 {r166:SI=ltu(r144:SI,r151:SI);clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 79.
Successfully matched this instruction:
(set (reg:SI 168)
    (le:SI (reg/v:SI 145 [ i ])
        (const_int 7 [0x7])))
deferring deletion of insn with uid = 81.
modifying insn i3    82 {r168:SI=r145:SI<=0x7;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 82.
Successfully matched this instruction:
(set (reg:SI 169)
    (and:SI (ltu:SI (reg/v:SI 144 [ p ])
            (reg/v:SI 151 [ top ]))
        (reg:SI 168)))
deferring deletion of insn with uid = 79.
modifying insn i3    84 {r169:SI=ltu(r144:SI,r151:SI)&r168:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r168:SI
deferring rescan insn with uid = 84.
Successfully matched this instruction:
(parallel [
        (set (reg:SI 169)
            (and:SI (ltu:SI (reg/v:SI 144 [ p ])
                    (reg/v:SI 151 [ top ]))
                (le:SI (reg/v:SI 145 [ i ])
                    (const_int 7 [0x7]))))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 82.
modifying insn i3    84 {r169:SI=ltu(r144:SI,r151:SI)&r145:SI<=0x7;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 84.
Successfully matched this instruction:
(set (subreg:SI (reg:QI 170) 0)
    (and:SI (ltu:SI (reg/v:SI 144 [ p ])
            (reg/v:SI 151 [ top ]))
        (le:SI (reg/v:SI 145 [ i ])
            (const_int 7 [0x7]))))
deferring deletion of insn with uid = 84.
modifying insn i3    85 {r170:QI#0=ltu(r144:SI,r151:SI)&r145:SI<=0x7;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 85.
Successfully matched this instruction:
(set (reg:SI 171)
    (and:SI (ltu:SI (reg/v:SI 144 [ p ])
            (reg/v:SI 151 [ top ]))
        (le:SI (reg/v:SI 145 [ i ])
            (const_int 7 [0x7]))))
deferring deletion of insn with uid = 85.
modifying insn i3    86 {r171:SI=ltu(r144:SI,r151:SI)&r145:SI<=0x7;clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 86.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (ltu:SI (reg/v:SI 144 [ p ])
                (reg/v:SI 151 [ top ]))
            (le:SI (reg/v:SI 145 [ i ])
                (const_int 7 [0x7])))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 171)
            (const_int 0 [0x0]))
        (label_ref 77)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (ltu:SI (reg/v:SI 144 [ p ])
                    (reg/v:SI 151 [ top ]))
                (le:SI (reg/v:SI 145 [ i ])
                    (const_int 7 [0x7])))
            (const_int 0 [0x0]))
        (label_ref 77)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 173)
    (zero_extend:SI (subreg:HI (reg/v:SI 147 [ first ]) 0)))
deferring deletion of insn with uid = 91.
modifying insn i3    92 r173:SI=zero_extend(r147:SI#0)
deferring rescan insn with uid = 92.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (zero_extend:SI (subreg:HI (reg/v:SI 147 [ first ]) 0)))
deferring deletion of insn with uid = 92.
modifying insn i3    96 r2:SI=zero_extend(r147:SI#0)
deferring rescan insn with uid = 96.
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 147 [ first ])
            (reg/v:SI 151 [ top ]))
        (label_ref 102)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 176)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 107.
modifying insn i3   108 r176:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 108.
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
    (reg/v:SI 146 [ fs ]))


dump_mem

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={11d,6u} r1={11d,6u} r2={10d,5u} r3={8d,3u} r11={1d,12u} r12={6d} r13={1d,20u,2d} r14={6d,1u} r15={5d} r16={5d} r17={5d} r18={5d} r19={5d} r20={5d} r21={5d} r22={5d} r23={5d} r24={12d,6u} r25={1d,14u,3d} r26={1d,11u} r27={5d} r28={5d} r29={5d} r30={5d} r31={5d} r32={5d} r33={5d} r34={5d} r35={5d} r36={5d} r37={5d} r38={5d} r39={5d} r40={5d} r41={5d} r42={5d} r43={5d} r44={5d} r45={5d} r46={5d} r47={5d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={5d} r101={5d} r102={5d} r103={5d} r104={5d} r105={5d} r106={5d} r107={5d} r108={5d} r109={5d} r110={5d} r111={5d} r112={5d} r113={5d} r114={5d} r115={5d} r116={5d} r117={5d} r118={5d} r119={5d} r120={5d} r121={5d} r122={5d} r123={5d} r124={5d} r125={5d} r126={5d} r127={5d} r138={2d,3u} r142={1d,1u} r143={1d,1u} r144={2d,4u} r145={2d,2u} r146={1d,1u} r147={2d,4u,1d} r148={1d,2u} r149={1d,1u} r150={1d,3u} r151={1d,3u} r152={1d,2u} r153={1d,1u} r156={1d,2u} r166={1d,1u} r168={1d,1u} r169={1d,1u} r170={1d,1u} r171={1d,1u} r173={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r181={1d,3u} r184={1d,2u} 
;;    total ref usage 781{647d,128u,6e} in 56{51 regular + 5 call} insns.
(note 6 0 12 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 146 147 148 149 150 151 152 153 156 181 184
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 146 147 148 149 150 151 152 153 156 181 184
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 12 6 7 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 7 12 8 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 148 [ lvl ])
        (reg:SI 0 r0 [ lvl ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ lvl ])
        (nil)))

(insn 8 7 9 2 arch/arm/kernel/traps.c:88 (set (reg/v/f:SI 149 [ str ])
        (reg:SI 1 r1 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ str ])
        (nil)))

(insn 9 8 10 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 150 [ bottom ])
        (reg:SI 2 r2 [ bottom ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ bottom ])
        (nil)))

(insn 10 9 11 2 arch/arm/kernel/traps.c:88 (set (reg/v:SI 151 [ top ])
        (reg:SI 3 r3 [ top ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ top ])
        (nil)))

(note 11 10 15 2 NOTE_INSN_FUNCTION_BEG)

(note 15 11 16 2 NOTE_INSN_DELETED)

(insn 16 15 17 2 arch/arm/kernel/traps.c:98 (set (reg:SI 152)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 17 16 21 2 arch/arm/kernel/traps.c:98 (set (reg/v:SI 146 [ fs ])
        (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 21 17 22 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 156)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 22 21 24 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 152)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 152)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 24 22 25 2 arch/arm/kernel/traps.c:101 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 151 [ top ])) 167 {*arm_movsi_insn} (nil))

(insn 25 24 26 2 arch/arm/kernel/traps.c:101 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC9") [flags 0x82] <string_cst 0x112b0e00>)
        (nil)))

(insn 26 25 27 2 arch/arm/kernel/traps.c:101 (set (reg:SI 1 r1)
        (reg/v/f:SI 148 [ lvl ])) 167 {*arm_movsi_insn} (nil))

(insn 27 26 28 2 arch/arm/kernel/traps.c:101 (set (reg:SI 2 r2)
        (reg/v/f:SI 149 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 149 [ str ])
        (nil)))

(insn 28 27 29 2 arch/arm/kernel/traps.c:101 (set (reg:SI 3 r3)
        (reg/v:SI 150 [ bottom ])) 167 {*arm_movsi_insn} (nil))

(call_insn 29 28 30 2 arch/arm/kernel/traps.c:101 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 30 29 35 2 arch/arm/kernel/traps.c:103 (set (reg/v:SI 147 [ first ])
        (and:SI (reg/v:SI 150 [ bottom ])
            (const_int -32 [0xffffffffffffffe0]))) 67 {*arm_andsi3_insn} (nil))

(insn 35 30 40 2 arch/arm/kernel/traps.c:107 discrim 3 (set (reg/f:SI 181)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))) 4 {*arm_addsi3} (nil))

(insn 40 35 132 2 arch/arm/kernel/traps.c:108 (set (reg:SI 184)
        (reg:SI 156)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 156)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 132 40 133 2 arch/arm/kernel/traps.c:103 (set (pc)
        (label_ref 100)) -1 (nil))
;; End of basic block 2 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184


;; Succ edge  11 [100.0%] 

(barrier 133 132 102)

;; Start of basic block ( 11) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 181 184
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 138 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 138 144 145
;; live  kill	 14 [lr]

;; Pred edge  11 [0.0%] 
(code_label 102 133 33 3 58 "" [1 uses])

(note 33 102 36 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 36 33 122 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 0 r0)
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(insn 122 36 123 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 1 r1)
        (const_int 32 [0x20])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 39 3 arch/arm/kernel/traps.c:107 discrim 3 (set (reg:SI 2 r2)
        (const_int 81 [0x51])) 167 {*arm_movsi_insn} (nil))

(call_insn 39 123 42 3 arch/arm/kernel/traps.c:107 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41] <function_decl 0x51154f80 memset>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 42 39 43 3 arch/arm/kernel/traps.c:108 (set (mem/s/j:QI (plus:SI (reg/f:SI 25 sfp)
                (const_int -4 [0xfffffffffffffffc])) [0 str+80 S1 A32])
        (subreg:QI (reg:SI 184) 0)) 178 {*arm_movqi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 43 42 44 3 arch/arm/kernel/traps.c:108 (set (reg:SI 138 [ ivtmp.628 ])
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(insn 44 43 125 3 arch/arm/kernel/traps.c:108 (set (reg/v:SI 144 [ p ])
        (reg/v:SI 147 [ first ])) 167 {*arm_movsi_insn} (nil))

(insn 125 44 134 3 arch/arm/kernel/traps.c:110 (set (reg/v:SI 145 [ i ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 134 125 135 3 arch/arm/kernel/traps.c:110 (set (pc)
        (label_ref 75)) -1 (nil))
;; End of basic block 3 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  9 [100.0%] 

(barrier 135 134 77)

;; Start of basic block ( 9) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 150
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  9 [91.0%] 
(code_label 77 135 48 4 57 "" [1 uses])

(note 48 77 49 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 49 48 50 4 arch/arm/kernel/traps.c:111 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 144 [ p ])
            (reg/v:SI 150 [ bottom ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 50 49 51 4 arch/arm/kernel/traps.c:111 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 70)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u49(11){ }u50(13){ }u51(25){ }u52(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 184
;; lr  def 	 24 [cc] 142 143
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  gen 	 24 [cc] 142 143
;; live  kill	 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 51 50 53 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 53 51 54 5 arch/arm/kernel/traps.c:113 discrim 4 (parallel [
            (set (reg/v:SI 143 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg/v:SI 144 [ p ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 184)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (set (reg/v:SI 142 [ __gu_val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg/v:SI 144 [ p ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 184)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7011996))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 54 53 55 5 arch/arm/kernel/traps.c:113 discrim 5 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 143 [ __gu_err ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 143 [ __gu_err ])
        (nil)))

(jump_insn 55 54 56 5 arch/arm/kernel/traps.c:113 discrim 5 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 64)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151 181 184


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u57(11){ }u58(13){ }u59(25){ }u60(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 142 144 145 146 147 148 150 151 181 184
;; live  gen 	 0 [r0] 1 [r1] 2 [r2]
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%]  (fallthru)
(note 56 55 58 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 58 56 120 6 arch/arm/kernel/traps.c:114 (set (reg:SI 0 r0)
        (reg:SI 138 [ ivtmp.628 ])) 167 {*arm_movsi_insn} (nil))

(insn 120 58 60 6 arch/arm/kernel/traps.c:114 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC10") [flags 0x82] <string_cst 0x112b1700>)) 167 {*arm_movsi_insn} (nil))

(insn 60 120 61 6 arch/arm/kernel/traps.c:114 (set (reg:SI 2 r2)
        (reg/v:SI 142 [ __gu_val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 142 [ __gu_val ])
        (nil)))

(call_insn 61 60 136 6 arch/arm/kernel/traps.c:114 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(jump_insn 136 61 137 6 (set (pc)
        (label_ref 70)) -1 (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  8 [100.0%] 

(barrier 137 136 64)

;; Start of basic block ( 5) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%] 
(code_label 64 137 65 7 56 "" [1 uses])

(note 65 64 67 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 67 65 119 7 arch/arm/kernel/traps.c:116 (set (reg:SI 0 r0)
        (reg:SI 138 [ ivtmp.628 ])) 167 {*arm_movsi_insn} (nil))

(insn 119 67 69 7 arch/arm/kernel/traps.c:116 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC11") [flags 0x82] <string_cst 0x112b4d50>)) 167 {*arm_movsi_insn} (nil))

(call_insn 69 119 70 7 arch/arm/kernel/traps.c:116 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 4 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u75(11){ }u76(13){ }u77(25){ }u78(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145
;; lr  def 	 138 144 145
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  gen 	 138 144 145
;; live  kill	

;; Pred edge  4 [50.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 70 69 71 8 55 "" [2 uses])

(note 71 70 72 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 145 [ i ])
        (plus:SI (reg/v:SI 145 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 73 72 74 8 arch/arm/kernel/traps.c:110 (set (reg/v:SI 144 [ p ])
        (plus:SI (reg/v:SI 144 [ p ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 74 73 75 8 arch/arm/kernel/traps.c:110 (set (reg:SI 138 [ ivtmp.628 ])
        (plus:SI (reg:SI 138 [ ivtmp.628 ])
            (const_int 9 [0x9]))) 4 {*arm_addsi3} (nil))
;; End of basic block 8 -> ( 9)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  9 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 8 3) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 144 145 151
;; lr  def 	 24 [cc] 166 168 169 170 171
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  gen 	 24 [cc] 166 168 169 170 171
;; live  kill	

;; Pred edge  8 [100.0%]  (fallthru,dfs_back)
;; Pred edge  3 [100.0%] 
(code_label 75 74 76 9 54 "" [1 uses])

(note 76 75 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(note 78 76 79 9 NOTE_INSN_DELETED)

(note 79 78 81 9 NOTE_INSN_DELETED)

(note 81 79 82 9 NOTE_INSN_DELETED)

(note 82 81 84 9 NOTE_INSN_DELETED)

(note 84 82 85 9 NOTE_INSN_DELETED)

(note 85 84 86 9 NOTE_INSN_DELETED)

(insn 86 85 87 9 arch/arm/kernel/traps.c:110 discrim 1 (parallel [
            (set (reg:SI 171)
                (and:SI (ltu:SI (reg/v:SI 144 [ p ])
                        (reg/v:SI 151 [ top ]))
                    (le:SI (reg/v:SI 145 [ i ])
                        (const_int 7 [0x7]))))
            (clobber (reg:CC 24 cc))
        ]) 290 {*and_scc_scc_nodom} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 87 86 88 9 arch/arm/kernel/traps.c:110 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 171)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 171)
        (nil)))

(jump_insn 88 87 89 9 arch/arm/kernel/traps.c:110 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 9 -> ( 4 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 144 145 146 147 148 150 151 181 184


;; Succ edge  4 [91.0%] 
;; Succ edge  10 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 148 181
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 173 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 173 174
;; live  kill	 14 [lr]

;; Pred edge  9 [9.0%]  (fallthru,loop_exit)
(note 89 88 91 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 91 89 92 10 NOTE_INSN_DELETED)

(note 92 91 131 10 NOTE_INSN_DELETED)

(insn 131 92 95 10 arch/arm/kernel/traps.c:119 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC12") [flags 0x82] <string_cst 0x112b4f00>)) 167 {*arm_movsi_insn} (nil))

(insn 95 131 96 10 arch/arm/kernel/traps.c:119 (set (reg:SI 1 r1)
        (reg/v/f:SI 148 [ lvl ])) 167 {*arm_movsi_insn} (nil))

(insn 96 95 97 10 arch/arm/kernel/traps.c:119 (set (reg:SI 2 r2)
        (zero_extend:SI (subreg:HI (reg/v:SI 147 [ first ]) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(insn 97 96 98 10 arch/arm/kernel/traps.c:119 (set (reg:SI 3 r3)
        (reg/f:SI 181)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (plus:SI (reg/f:SI 25 sfp)
            (const_int -84 [0xffffffffffffffac]))
        (nil)))

(call_insn 98 97 99 10 arch/arm/kernel/traps.c:119 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 99 98 100 10 arch/arm/kernel/traps.c:103 (set (reg/v:SI 147 [ first ])
        (plus:SI (reg/v:SI 147 [ first ])
            (const_int 32 [0x20]))) 4 {*arm_addsi3} (nil))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184


;; Succ edge  11 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 10 2) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u114(11){ }u115(13){ }u116(25){ }u117(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147 151
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru,dfs_back)
;; Pred edge  2 [100.0%] 
(code_label 100 99 101 11 53 "" [1 uses])

(note 101 100 103 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 103 101 104 11 arch/arm/kernel/traps.c:103 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ first ])
            (reg/v:SI 151 [ top ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 104 103 105 11 arch/arm/kernel/traps.c:103 discrim 1 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 102)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 11 -> ( 3 12)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148 150 151 181 184


;; Succ edge  3 [0.0%] 
;; Succ edge  12 [100.0%]  (fallthru,loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u121(11){ }u122(13){ }u123(25){ }u124(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; live  gen 	 176 177
;; live  kill	

;; Pred edge  11 [100.0%]  (fallthru,loop_exit)
(note 105 104 107 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 107 105 108 12 NOTE_INSN_DELETED)

(insn 108 107 109 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 176)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 109 108 0 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 176)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg/v:SI 146 [ fs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/v:SI 146 [ fs ])
            (nil))))
;; End of basic block 12 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 15.
deleting insn with uid = 78.
deleting insn with uid = 79.
deleting insn with uid = 81.
deleting insn with uid = 82.
deleting insn with uid = 84.
deleting insn with uid = 85.
deleting insn with uid = 91.
deleting insn with uid = 92.
deleting insn with uid = 107.
rescanning insn with uid = 16.
deleting insn with uid = 16.
rescanning insn with uid = 86.
deleting insn with uid = 86.
rescanning insn with uid = 96.
deleting insn with uid = 96.
rescanning insn with uid = 108.
deleting insn with uid = 108.
ending the processing of deferred insns

;; Function dump_backtrace_entry (dump_backtrace_entry)[0:1056]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 4: 4
insn_cost 9: 4
insn_cost 10: 8
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 0
insn_cost 15: 8
insn_cost 16: 4
insn_cost 17: 0
insn_cost 19: 8
insn_cost 20: 4
insn_cost 21: 0
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 8
insn_cost 33: 8
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 0
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (reg:SI 1 r1 [ from ]))
        (set (reg/v:SI 134 [ from ])
            (reg:SI 1 r1 [ from ]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
            (reg:SI 1 r1 [ from ]))
        (set (reg/v:SI 134 [ from ])
            (reg:SI 1 r1 [ from ]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gtu (reg/f:SI 137)
            (reg/v:SI 133 [ where ]))
        (label_ref:SI 41)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
        (label_ref:SI 41)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ltu (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
        (label_ref:SI 41)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)))
Failed to match this instruction:
(set (pc)
    (if_then_else (leu (reg/f:SI 138)
            (reg/v:SI 133 [ where ]))
        (label_ref:SI 41)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
        (label_ref:SI 41)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (geu (reg/v:SI 133 [ where ])
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg/v:SI 133 [ where ])
            (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
        (label_ref:SI 41)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/v:SI 135 [ frame ])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 30.
modifying insn i3    34 r2:SI=r135:SI+0x4
      REG_DEAD: r135:SI
deferring rescan insn with uid = 34.
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (plus:SI (reg/v:SI 135 [ frame ])
        (const_int 76 [0x4c])))
deferring deletion of insn with uid = 31.
modifying insn i3    35 r3:SI=r135:SI+0x4c
      REG_DEAD: r135:SI
deferring rescan insn with uid = 35.


dump_backtrace_entry

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,3u} r1={5d,3u} r2={5d,3u} r3={5d,2u} r11={1d,5u} r12={3d} r13={1d,8u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={4d,2u} r25={1d,5u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,4u,2d} r134={1d,2u} r135={1d,2u} r137={1d,1u} r138={1d,1u} r141={1d,1u} r142={1d,1u} 
;;    total ref usage 310{260d,48u,2e} in 20{18 regular + 2 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 134 135 137
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 133 134 135 137
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 133 [ where ])
        (reg:SI 0 r0 [ where ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ where ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 134 [ from ])
        (reg:SI 1 r1 [ from ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ from ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/traps.c:56 (set (reg/v:SI 135 [ frame ])
        (reg:SI 2 r2 [ frame ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ frame ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 5 10 2 arch/arm/kernel/traps.c:58 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/v:SI 134 [ from ])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:58 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC13") [flags 0x82] <string_cst 0x112bee40>)
        (nil)))

(insn 11 10 12 2 arch/arm/kernel/traps.c:58 (set (reg:SI 1 r1)
        (reg/v:SI 133 [ where ])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:58 (set (reg:SI 2 r2)
        (reg/v:SI 133 [ where ])) 167 {*arm_movsi_insn} (nil))

(insn 13 12 14 2 arch/arm/kernel/traps.c:58 (set (reg:SI 3 r3)
        (reg/v:SI 134 [ from ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 134 [ from ])
        (nil)))

(call_insn 14 13 15 2 arch/arm/kernel/traps.c:58 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg/f:SI 137)
        (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>)) 167 {*arm_movsi_insn} (nil))

(insn 16 15 17 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ where ])
            (reg/f:SI 137))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 137)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 133 [ where ])
                (symbol_ref:SI ("__exception_text_start") [flags 0xc0] <var_decl 0x1119ff00 __exception_text_start>))
            (nil))))

(jump_insn 17 16 18 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:43 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u21(11){ }u22(13){ }u23(25){ }u24(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 133 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133
;; lr  def 	 24 [cc] 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 135
;; live  gen 	 24 [cc] 138
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 18 17 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg/f:SI 138)
        (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>)) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 133 [ where ])
            (reg/f:SI 138))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/f:SI 138)
        (expr_list:REG_DEAD (reg/v:SI 133 [ where ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 133 [ where ])
                    (symbol_ref:SI ("__exception_text_end") [flags 0xc0] <var_decl 0x1119ff60 __exception_text_end>))
                (nil)))))

(jump_insn 21 20 26 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/traps.h:44 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 41)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135


;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u29(11){ }u30(13){ }u31(25){ }u32(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 141 142
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 141 142
;; live  kill	

;; Pred edge  3 [50.0%]  (fallthru)
(code_label 26 21 27 4 64 "" [0 uses])

(note 27 26 30 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 30 27 31 4 NOTE_INSN_DELETED)

(note 31 30 32 4 NOTE_INSN_DELETED)

(insn 32 31 33 4 arch/arm/kernel/traps.c:64 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC14") [flags 0x82] <string_cst 0x112bca60>)
        (nil)))

(insn 33 32 34 4 arch/arm/kernel/traps.c:64 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC15") [flags 0x82] <string_cst 0x112bb570>)
        (nil)))

(insn 34 33 35 4 arch/arm/kernel/traps.c:64 (set (reg:SI 2 r2)
        (plus:SI (reg/v:SI 135 [ frame ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(insn 35 34 36 4 arch/arm/kernel/traps.c:64 (set (reg:SI 3 r3)
        (plus:SI (reg/v:SI 135 [ frame ])
            (const_int 76 [0x4c]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 135 [ frame ])
        (nil)))

(call_insn/j 36 35 37 4 arch/arm/kernel/traps.c:64 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 37 36 41)

;; Start of basic block ( 3 2) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u42(11){ }u43(13){ }u44(25){ }u45(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  3 [50.0%] 
;; Pred edge  2 [50.0%] 
(code_label 41 37 44 5 65 "" [2 uses])

(note 44 41 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 30.
deleting insn with uid = 31.
rescanning insn with uid = 34.
deleting insn with uid = 34.
rescanning insn with uid = 35.
deleting insn with uid = 35.
ending the processing of deferred insns

;; Function show_stack (show_stack)[0:1061]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 0
insn_cost 10: 0


show_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp] 14[lr]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} 
;;    total ref usage 143{130d,13u,0e} in 5{4 regular + 1 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 133
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 4 2 arch/arm/kernel/traps.c:213 (set (reg/v/f:SI 133 [ tsk ])
        (reg:SI 0 r0 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ tsk ])
        (nil)))

(note 4 2 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ tsk ])
        (nil)))

(call_insn 9 8 10 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 10 9 0 2 arch/arm/kernel/traps.c:215 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 6935662)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function dump_stack (dump_stack)[0:1060] (unlikely executed)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 4
insn_cost 6: 4
insn_cost 7: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 1 r1)
            (const_int 0 [0x0]))
        (set (reg:SI 0 r0)
            (const_int 0 [0x0]))
    ])


dump_stack

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 13[sp]
;;  ref usage 	r0={3d,2u} r1={3d,1u} r2={2d} r3={2d} r11={1d,2u} r12={2d} r13={1d,3u} r14={1d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,2u} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} 
;;    total ref usage 140{128d,12u,0e} in 3{2 regular + 1 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(insn 5 2 6 2 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 6 5 7 2 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn/j 7 6 8 2 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 8 7 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function __div0 (__div0)[0:1081]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 5: 8
insn_cost 6: 4
insn_cost 7: 0
insn_cost 8: 0
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>))
deferring deletion of insn with uid = 5.
modifying insn i3     6 r0:SI=`*.LC16'
      REG_EQUAL: `*.LC16'
deferring rescan insn with uid = 6.


__div0

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 13[sp] 14[lr]
;;  ref usage 	r0={4d,1u} r1={3d} r2={3d} r3={3d} r11={1d,2u} r12={3d} r13={1d,4u} r14={2d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={1d,2u} r26={1d,1u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r133={1d,1u} 
;;    total ref usage 257{245d,12u,0e} in 3{1 regular + 2 call} insns.
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 133
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)

(note 5 2 6 2 NOTE_INSN_DELETED)

(insn 6 5 7 2 arch/arm/kernel/traps.c:745 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC16") [flags 0x82] <string_cst 0x11260d40>)
        (nil)))

(call_insn 7 6 8 2 arch/arm/kernel/traps.c:745 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_UNUSED (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn/j 8 7 9 2 arch/arm/kernel/traps.c:746 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_stack") [flags 0x3] <function_decl 0x10aa9400 dump_stack>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 9 8 0)

starting the processing of deferred insns
deleting insn with uid = 5.
rescanning insn with uid = 6.
deleting insn with uid = 6.
ending the processing of deferred insns

;; Function die (die)[0:1063]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 0
insn_cost 15: 8
insn_cost 16: 0
insn_cost 17: 8
insn_cost 18: 4
insn_cost 19: 4
insn_cost 20: 0
insn_cost 23: 4
insn_cost 24: 4
insn_cost 27: 4
insn_cost 28: 0
insn_cost 29: 4
insn_cost 30: 8
insn_cost 31: 4
insn_cost 32: 4
insn_cost 34: 4
insn_cost 36: 8
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 40: 0
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 4
insn_cost 45: 4
insn_cost 46: 4
insn_cost 47: 4
insn_cost 48: 4
insn_cost 49: 0
insn_cost 50: 4
insn_cost 51: 8
insn_cost 52: 4
insn_cost 53: 0
insn_cost 55: 0
insn_cost 56: 4
insn_cost 57: 0
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 8
insn_cost 63: 4
insn_cost 64: 4
insn_cost 65: 4
insn_cost 66: 0
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 0
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 4
insn_cost 77: 4
insn_cost 78: 4
insn_cost 79: 0
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 8
insn_cost 87: 8
insn_cost 88: 4
insn_cost 89: 4
insn_cost 90: 0
insn_cost 91: 4
insn_cost 92: 4
insn_cost 93: 0
insn_cost 94: 4
insn_cost 95: 4
insn_cost 96: 4
insn_cost 261: 4
insn_cost 262: 16
insn_cost 109: 4
insn_cost 110: 4
insn_cost 111: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 8
insn_cost 118: 8
insn_cost 119: 4
insn_cost 120: 8
insn_cost 127: 4
insn_cost 263: 8
insn_cost 264: 8
insn_cost 272: 0
insn_cost 124: 4
insn_cost 125: 0
insn_cost 128: 0
insn_cost 129: 4
insn_cost 130: 0
insn_cost 131: 4
insn_cost 132: 4
insn_cost 133: 4
insn_cost 134: 4
insn_cost 274: 0
insn_cost 140: 0
insn_cost 141: 4
insn_cost 144: 4
insn_cost 145: 0
insn_cost 265: 4
insn_cost 266: 16
insn_cost 158: 4
insn_cost 159: 4
insn_cost 160: 4
insn_cost 161: 4
insn_cost 162: 0
insn_cost 163: 4
insn_cost 165: 4
insn_cost 166: 4
insn_cost 167: 4
insn_cost 168: 4
insn_cost 276: 0
insn_cost 174: 4
insn_cost 175: 8
insn_cost 176: 0
insn_cost 278: 0
insn_cost 267: 4
insn_cost 268: 16
insn_cost 193: 4
insn_cost 194: 0
insn_cost 199: 8
insn_cost 200: 8
insn_cost 201: 8
insn_cost 202: 4
insn_cost 203: 0
insn_cost 205: 4
insn_cost 206: 4
insn_cost 207: 4
insn_cost 210: 4
insn_cost 211: 0
insn_cost 212: 4
insn_cost 213: 0
insn_cost 216: 8
insn_cost 217: 0
insn_cost 218: 0
insn_cost 220: 4
insn_cost 221: 4
insn_cost 222: 4
insn_cost 223: 4
insn_cost 224: 4
insn_cost 225: 4
insn_cost 226: 0
insn_cost 229: 8
insn_cost 230: 0
insn_cost 234: 8
insn_cost 235: 4
insn_cost 236: 4
insn_cost 237: 0
insn_cost 240: 8
insn_cost 241: 0
insn_cost 245: 8
insn_cost 246: 4
insn_cost 247: 0
insn_cost 249: 4
insn_cost 250: 0
Successfully matched this instruction:
(set (reg/v/f:SI 160 [ thread ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 10.
modifying insn i3    11 r160:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 11.
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ console_printk ])
            (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32]))
        (set (reg/f:SI 167)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 168 [ console_printk ])
            (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32]))
        (set (reg/f:SI 167)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 167)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 167)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 167)
    (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 168 [ console_printk ])
            (const_int 0 [0x0]))
        (label_ref 25)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 25)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
    (const_int 15 [0xf]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 172 [ die_counter ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 20 [0x14]))) [0 die_counter+0 S4 A32]))
        (set (reg/f:SI 171)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172 [ die_counter ])
            (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                        (const_int 20 [0x14]))) [0 die_counter+0 S4 A32]))
        (set (reg/f:SI 171)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:SI 137 [ die_counter.280 ])
    (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 171)
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 20 [0x14]))) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 171)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                            (const_int 20 [0x14]))) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg/f:SI 171)
            (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 171)
    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182]))
Failed to match this instruction:
(set (reg:SI 137 [ die_counter.280 ])
    (plus:SI (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 20 [0x14]))) [0 die_counter+0 S4 A32])
        (const_int 1 [0x1])))
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                    (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
            (plus:SI (reg:SI 172 [ die_counter ])
                (const_int 1 [0x1])))
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (reg:SI 172 [ die_counter ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                    (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
            (plus:SI (reg:SI 172 [ die_counter ])
                (const_int 1 [0x1])))
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (reg:SI 172 [ die_counter ])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                    (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 171)
                        (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 171)
                        (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                    (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 171)
                        (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
        (set (reg:SI 137 [ die_counter.280 ])
            (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 171)
                        (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
                (const_int 1 [0x1])))
    ])
Failed to match this instruction:
(set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
            (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32]))
Failed to match this instruction:
(set (mem:SI (plus:SI (reg/f:SI 13 sp)
            (const_int 4 [0x4])) [0 S4 A32])
    (const_int 11 [0xb]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (reg:SI 177)))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (reg:SI 177)))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 32769 [0x8001])))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 32769 [0x8001])))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v:SI 159 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 32769 [0x8001])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (reg:SI 177))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (reg:SI 177))
                (label_ref 208)
                (pc)))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (reg:SI 177))
                (label_ref 208)
                (pc)))
        (set (reg/v:SI 159 [ ret ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v:SI 159 [ ret ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (reg:SI 177))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
    (plus:SI (reg/v/f:SI 160 [ thread ])
        (const_int 752 [0x2f0])))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/v/f:SI 138 [ tsk ])
        (const_int 756 [0x2f4])))
deferring deletion of insn with uid = 59.
modifying insn i3    64 r2:SI=r138:SI+0x2f4
deferring rescan insn with uid = 64.
Failed to match this instruction:
(set (reg:SI 181)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 182 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 80)
        (pc)))
deferring deletion of insn with uid = 68.
modifying other_insn    70 pc={(cc:CC_NOOV!=0x0)?L80:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x4
deferring rescan insn with uid = 70.
modifying insn i3    69 cc:CC_NOOV=cmp(zero_extract(r182:SI,0x4,0x0),0x0)
      REG_DEAD: r182:SI
deferring rescan insn with uid = 69.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 162 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 182 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 80)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 162 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 80)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 183)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 73.
modifying insn i3    74 r183:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 74.
Failed to match this instruction:
(set (reg:SI 186 [ <variable>.preempt_count ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 183)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Successfully matched this instruction:
(set (reg:SI 186 [ <variable>.preempt_count ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 186 [ <variable>.preempt_count ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Successfully matched this instruction:
(set (reg:SI 185)
    (and:SI (reg:SI 186 [ <variable>.preempt_count ])
        (const_int 67108608 [0x3ffff00])))
rejecting combination of insns 76 and 77
original costs 4 + 4 = 8
replacement cost 12
Failed to match this instruction:
(set (reg:SI 185)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 183)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108608 [0x3ffff00])))
Successfully matched this instruction:
(set (reg:SI 187)
    (const_int 67108608 [0x3ffff00]))
Failed to match this instruction:
(set (reg:SI 185)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 183)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 187)))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 187)
            (const_int 67108608 [0x3ffff00]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 186 [ <variable>.preempt_count ])
            (const_int 67108608 [0x3ffff00]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 185)
    (and:SI (reg:SI 186 [ <variable>.preempt_count ])
        (const_int 67108608 [0x3ffff00])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (reg:SI 185)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 185)
            (const_int 0 [0x0]))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg:SI 187)
                (const_int 67108608 [0x3ffff00]))
            (const_int 0 [0x0]))
        (label_ref 208)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 190)
    (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])
        (const_int 8192 [0x2000])))
Successfully matched this instruction:
(set (reg:SI 3 r3)
    (plus:SI (reg/f:SI 191 [ <variable>.stack ])
        (const_int 8192 [0x2000])))
deferring deletion of insn with uid = 85.
modifying insn i3    89 r3:SI=r191:SI+0x2000
      REG_DEAD: r191:SI
deferring rescan insn with uid = 89.
Failed to match this instruction:
(set (reg:SI 3 r3)
    (plus:SI (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])
        (const_int 8192 [0x2000])))
Failed to match this instruction:
(set (reg/v:SI 153 [ thumb ])
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 32 [0x20])))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                    (const_int 32 [0x20]))
                (const_int 0 [0x0])))
        (set (reg/v:SI 153 [ thumb ])
            (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 152 [ width ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int 4 [0x4])
        (const_int 8 [0x8])))
deferring deletion of insn with uid = 96.
modifying other_insn   262 r152:SI={(cc:CC_NOOV!=0x0)?0x4:0x8}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 262.
modifying insn i3   261 {cc:CC_NOOV=cmp(r192:SI&0x20,0x0);r153:SI=r192:SI&0x20;}
      REG_DEAD: r192:SI
deferring rescan insn with uid = 261.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 162 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg/v:SI 153 [ thumb ])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 162 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg/v:SI 153 [ thumb ])
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 152 [ width ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 192 [ <variable>.uregs+64 ])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5]))
                    (const_int 0 [0x0]))
                (const_int 4 [0x4])
                (const_int 8 [0x8])))
        (set (reg/v:SI 153 [ thumb ])
            (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 152 [ width ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 192 [ <variable>.uregs+64 ])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5]))
                    (const_int 0 [0x0]))
                (const_int 4 [0x4])
                (const_int 8 [0x8])))
        (set (reg/v:SI 153 [ thumb ])
            (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 153 [ thumb ])
    (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg/v:SI 152 [ width ])
    (if_then_else:SI (ne (zero_extract:SI (reg:SI 192 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int 4 [0x4])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:SI 193)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 109.
modifying insn i3   110 r193:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 110.
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 151 [ fs ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64]))
        (set (reg:SI 193)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 151 [ fs ])
            (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64]))
        (set (reg:SI 193)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 193)
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 197)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 193)
                    (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
            (const_int 0 [0x0]))
        (set (reg:SI 197)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))
        (label_ref 137)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 146 [ __gu_err ])
            (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                    (plus:SI (reg:SI 135 [ ivtmp.752 ])
                        (const_int 1 [0x1]))
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 146 [ __gu_err ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012004))
        (set (reg/v:SI 144 [ __b2 ])
            (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                    (plus:SI (reg:SI 135 [ ivtmp.752 ])
                        (const_int 1 [0x1]))
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 146 [ __gu_err ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012004))
        (clobber (reg:QI 24 cc))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 146 [ __gu_err ])
            (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                    (plus:SI (reg:SI 135 [ ivtmp.752 ])
                        (const_int 1 [0x1]))
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 146 [ __gu_err ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012004))
        (set (reg/v:SI 144 [ __b2 ])
            (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                    (plus:SI (reg:SI 135 [ ivtmp.752 ])
                        (const_int 1 [0x1]))
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 146 [ __gu_err ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012004))
    ])
Successfully matched this instruction:
(set (reg:SI 201)
    (ior:SI (ashift:SI (reg/v:SI 144 [ __b2 ])
            (const_int 8 [0x8]))
        (reg/v:SI 145 [ __b1 ])))
deferring deletion of insn with uid = 131.
modifying insn i3   132 r201:SI=r144:SI<<0x8|r145:SI
      REG_DEAD: r144:SI
      REG_DEAD: r145:SI
deferring rescan insn with uid = 132.
Failed to match this instruction:
(set (reg/v:SI 148 [ val ])
    (ior:SI (and:SI (ashift:SI (reg/v:SI 144 [ __b2 ])
                (const_int 8 [0x8]))
            (const_int 65280 [0xff00]))
        (zero_extend:SI (subreg:HI (reg/v:SI 145 [ __b1 ]) 0))))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 147 [ bad ])
            (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                    (reg:SI 134 [ ivtmp.756 ])
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 153 [ thumb ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012010))
        (set (reg/v:SI 148 [ val ])
            (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                    (reg:SI 134 [ ivtmp.756 ])
                    (const_int -14 [0xfffffffffffffff2])
                    (reg/v:SI 153 [ thumb ])
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("i") 0)
                    (asm_input:SI ("0") 0)
                ] 7012010))
        (clobber (reg:QI 24 cc))
    ])
deferring deletion of insn with uid = 140.
modifying insn i3   141 {r147:SI=asm_operands;r148:SI=asm_operands;clobber cc:QI;}
      REG_UNUSED: cc:QI
deferring rescan insn with uid = 141.
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v:SI 147 [ bad ])
            (const_int 0 [0x0]))
        (label_ref 171)
        (pc)))
Successfully matched this instruction:
(set (reg/f:SI 157 [ iftmp.277 ])
    (if_then_else:SI (eq (reg/v:SI 149 [ i ])
            (const_int 0 [0x0]))
        (reg/f:SI 225)
        (reg/f:SI 226)))
deferring deletion of insn with uid = 265.
modifying insn i3   266 {r157:SI={(r149:SI==0x0)?r225:SI:r226:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 266.
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (if_then_else:SI (eq (reg/v:SI 149 [ i ])
            (const_int 0 [0x0]))
        (reg/f:SI 225)
        (reg/f:SI 226)))
deferring deletion of insn with uid = 266.
modifying insn i3   159 {r1:SI={(r149:SI==0x0)?r225:SI:r226:SI};clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 159.
Successfully matched this instruction:
(set (reg/v/f:SI 150 [ p ])
    (plus:SI (reg/v/f:SI 150 [ p ])
        (reg:SI 0 r0)))
deferring deletion of insn with uid = 163.
modifying insn i3   165 r150:SI=r150:SI+r0:SI
      REG_DEAD: r0:SI
deferring rescan insn with uid = 165.
Successfully matched this instruction:
(set (reg:SI 155 [ iftmp.278 ])
    (if_then_else:SI (ne (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 1 [0x1])))
deferring deletion of insn with uid = 267.
modifying insn i3   268 {r155:SI={(r153:SI!=0x0)?0x2:0x1};clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 268.
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (if_then_else:SI (ne (reg/v:SI 153 [ thumb ])
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 1 [0x1]))
        (reg/v:SI 149 [ i ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (lt (reg/v:SI 149 [ i ])
            (reg:SI 155 [ iftmp.278 ]))
        (label_ref 192)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (gt (if_then_else:SI (ne (reg/v:SI 153 [ thumb ])
                    (const_int 0 [0x0]))
                (const_int 2 [0x2])
                (const_int 1 [0x1]))
            (reg/v:SI 149 [ i ]))
        (label_ref 192)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg/v:SI 153 [ thumb ])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -56 [0xffffffffffffffc8])))
deferring deletion of insn with uid = 199.
modifying insn i3   202 r2:SI=sfp:SI-0x38
deferring rescan insn with uid = 202.
Successfully matched this instruction:
(set (reg:SI 208)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 205.
modifying insn i3   206 r208:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 206.
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
    (reg/v:SI 151 [ fs ]))
Successfully matched this instruction:
(set (reg:SI 212)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 220.
modifying insn i3   221 r212:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 221.
Failed to match this instruction:
(set (reg:SI 215 [ <variable>.preempt_count ])
    (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 216)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 212)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Failed to match this instruction:
(set (reg:SI 216)
    (and:SI (mem/s/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                    (const_int -8192 [0xffffffffffffe000]))
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Successfully matched this instruction:
(set (reg:SI 215 [ <variable>.preempt_count ])
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 216)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 215 [ <variable>.preempt_count ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108863 [0x3ffffff])))
Successfully matched this instruction:
(set (reg:SI 214)
    (and:SI (reg:SI 215 [ <variable>.preempt_count ])
        (const_int 67108608 [0x3ffff00])))
rejecting combination of insns 223 and 224
original costs 4 + 4 = 8
replacement cost 12
Failed to match this instruction:
(set (reg:SI 214)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 212)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (const_int 67108608 [0x3ffff00])))
Successfully matched this instruction:
(set (reg:SI 216)
    (const_int 67108608 [0x3ffff00]))
Failed to match this instruction:
(set (reg:SI 214)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 212)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 216)))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 216)
            (const_int 67108608 [0x3ffff00]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (and:SI (reg:SI 215 [ <variable>.preempt_count ])
            (const_int 67108608 [0x3ffff00]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 214)
    (and:SI (reg:SI 215 [ <variable>.preempt_count ])
        (const_int 67108608 [0x3ffff00])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (reg:SI 214)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 214)
            (const_int 0 [0x0]))
        (label_ref 232)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (and:SI (reg:SI 216)
                (const_int 67108608 [0x3ffff00]))
            (const_int 0 [0x0]))
        (label_ref 232)
        (pc)))
Failed to match this instruction:
(set (reg:SI 219 [ panic_on_oops ])
    (mem/c/i:SI (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>) [0 panic_on_oops+0 S4 A32]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (reg/f:SI 218) [0 panic_on_oops+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>) [0 panic_on_oops+0 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 219 [ panic_on_oops ])
    (high:SI (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/c/i:SI (lo_sum:SI (reg:SI 219 [ panic_on_oops ])
                (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)) [0 panic_on_oops+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 219 [ panic_on_oops ])
            (const_int 0 [0x0]))
        (label_ref 243)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/c/i:SI (reg/f:SI 218) [0 panic_on_oops+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 243)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/c/i:SI (reg/f:SI 218) [0 panic_on_oops+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (reg:SI 221))
        (label_ref:SI 257)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (label_ref:SI 257)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (reg/v:SI 159 [ ret ])
        (const_int 32769 [0x8001])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v:SI 159 [ ret ])
            (const_int 32769 [0x8001]))
        (label_ref:SI 257)
        (pc)))


die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={38d,20u} r1={29d,9u} r2={27d,7u} r3={26d,5u} r11={1d,22u} r12={21d} r13={1d,50u,5d} r14={21d,1u} r15={20d} r16={20d} r17={20d} r18={20d} r19={20d} r20={20d} r21={20d} r22={20d} r23={20d} r24={36d,13u} r25={1d,24u,1d} r26={1d,21u} r27={20d} r28={20d} r29={20d} r30={20d} r31={20d} r32={20d} r33={20d} r34={20d} r35={20d} r36={20d} r37={20d} r38={20d} r39={20d} r40={20d} r41={20d} r42={20d} r43={20d} r44={20d} r45={20d} r46={20d} r47={20d} r48={20d} r49={20d} r50={20d} r51={20d} r52={20d} r53={20d} r54={20d} r55={20d} r56={20d} r57={20d} r58={20d} r59={20d} r60={20d} r61={20d} r62={20d} r63={20d} r64={20d} r65={20d} r66={20d} r67={20d} r68={20d} r69={20d} r70={20d} r71={20d} r72={20d} r73={20d} r74={20d} r75={20d} r76={20d} r77={20d} r78={20d} r79={20d} r80={20d} r81={20d} r82={20d} r83={20d} r84={20d} r85={20d} r86={20d} r87={20d} r88={20d} r89={20d} r90={20d} r91={20d} r92={20d} r93={20d} r94={20d} r95={20d} r96={20d} r97={20d} r98={20d} r99={20d} r100={20d} r101={20d} r102={20d} r103={20d} r104={20d} r105={20d} r106={20d} r107={20d} r108={20d} r109={20d} r110={20d} r111={20d} r112={20d} r113={20d} r114={20d} r115={20d} r116={20d} r117={20d} r118={20d} r119={20d} r120={20d} r121={20d} r122={20d} r123={20d} r124={20d} r125={20d} r126={20d} r127={20d} r134={2d,2u} r135={2d,3u} r137={1d,2u} r138={1d,5u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={2d,2u} r147={2d,1u} r148={2d,1u} r149={2d,3u} r150={2d,3u} r151={1d,1u} r152={1d,1u} r153={1d,4u} r154={1d,2u} r155={1d,1u} r157={1d,1u} r159={1d,2u,2d} r160={1d,2u} r161={1d,2u} r162={1d,7u} r163={1d,2u} r164={1d,1u} r167={1d,2u} r168={1d,1u} r170={1d,1u} r171={1d,2u} r172={1d,1u} r175={1d,1u} r176={1d,1u} r177={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u,1d} r187={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,2u} r194={1d,1u} r197={1d,2u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r203={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r215={1d,1u,1d} r216={1d,1u} r218={1d,1u} r219={1d,1u} r221={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} 
;;    total ref usage 2752{2474d,268u,10e} in 143{123 regular + 20 call} insns.
(note 2 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 160 161 162 163 164 167 168
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 24 [cc] 160 161 162 163 164 167 168
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 4 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 161 [ str ])
        (reg:SI 0 r0 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ str ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/traps.c:264 (set (reg/v/f:SI 162 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ regs ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/traps.c:264 (set (reg/v:SI 163 [ err ])
        (reg:SI 2 r2 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ err ])
        (nil)))

(note 6 5 10 2 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 2 NOTE_INSN_DELETED)

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/v/f:SI 160 [ thread ])
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(call_insn 12 11 15 2 arch/arm/kernel/traps.c:268 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_enter") [flags 0x41] <function_decl 0x10aa9d80 oops_enter>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 15 12 16 2 include/linux/spinlock.h:310 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn 16 15 17 2 include/linux/spinlock.h:310 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irq") [flags 0x41] <function_decl 0x10b28b00 _raw_spin_lock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 17 16 18 2 include/linux/printk.h:41 (set (reg/f:SI 167)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 18 17 19 2 include/linux/printk.h:41 (set (reg:SI 168 [ console_printk ])
        (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
        (nil)))

(insn 19 18 20 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 168 [ console_printk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 168 [ console_printk ])
        (nil)))

(jump_insn 20 19 21 2 include/linux/printk.h:41 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 25)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u16(11){ }u17(13){ }u18(25){ }u19(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 167
;; lr  def 	 170
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163 167
;; live  gen 	 170
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 21 20 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 3 include/linux/printk.h:42 (set (reg:SI 170)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 25 3 include/linux/printk.h:42 (set (mem/s/j:SI (reg/f:SI 167) [0 console_printk+0 S4 A32])
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg/f:SI 167)
            (expr_list:REG_EQUAL (const_int 15 [0xf])
                (nil)))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 137 138 159 171 172 175 176 177
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 160 161 162 163
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 137 138 159 171 172 175 176 177
;; live  kill	 14 [lr]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 25 24 26 4 77 "" [1 uses])

(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 27 26 28 4 arch/arm/kernel/traps.c:272 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(call_insn 28 27 29 4 arch/arm/kernel/traps.c:272 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/traps.c:231 (set (reg/v/f:SI 138 [ tsk ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 160 [ thread ])
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 30 29 31 4 arch/arm/kernel/traps.c:235 (set (reg/f:SI 171)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 4 arch/arm/kernel/traps.c:235 (set (reg:SI 172 [ die_counter ])
        (mem/c/i:SI (plus:SI (reg/f:SI 171)
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/c/i:SI (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                    (const_int 20 [0x14]))) [0 die_counter+0 S4 A32])
        (nil)))

(insn 32 31 34 4 arch/arm/kernel/traps.c:235 (set (reg:SI 137 [ die_counter.280 ])
        (plus:SI (reg:SI 172 [ die_counter ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 172 [ die_counter ])
        (nil)))

(insn 34 32 36 4 arch/arm/kernel/traps.c:235 (set (mem/c/i:SI (plus:SI (reg/f:SI 171)
                (const_int 20 [0x14])) [0 die_counter+0 S4 A32])
        (reg:SI 137 [ die_counter.280 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 171)
        (nil)))

(insn 36 34 37 4 arch/arm/kernel/traps.c:235 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC17") [flags 0x82] <string_cst 0x11236c80>)
        (nil)))

(insn 37 36 38 4 arch/arm/kernel/traps.c:235 (set (reg:SI 1 r1)
        (reg/v/f:SI 161 [ str ])) 167 {*arm_movsi_insn} (nil))

(insn 38 37 39 4 arch/arm/kernel/traps.c:235 (set (reg:SI 2 r2)
        (reg/v:SI 163 [ err ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 4 arch/arm/kernel/traps.c:235 (set (reg:SI 3 r3)
        (reg:SI 137 [ die_counter.280 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137 [ die_counter.280 ])
        (nil)))

(call_insn 40 39 41 4 arch/arm/kernel/traps.c:235 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 41 40 42 4 arch/arm/kernel/traps.c:239 (set (reg:SI 175 [ <variable>.thread.trap_no ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 42 41 43 4 arch/arm/kernel/traps.c:239 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 175 [ <variable>.thread.trap_no ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 175 [ <variable>.thread.trap_no ])
        (nil)))

(insn 43 42 44 4 arch/arm/kernel/traps.c:239 (set (reg:SI 176)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 44 43 45 4 arch/arm/kernel/traps.c:239 (set (mem:SI (plus:SI (reg/f:SI 13 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 176)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(insn 45 44 46 4 arch/arm/kernel/traps.c:239 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) 167 {*arm_movsi_insn} (nil))

(insn 46 45 47 4 arch/arm/kernel/traps.c:239 (set (reg:SI 1 r1)
        (reg/v/f:SI 161 [ str ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 161 [ str ])
        (nil)))

(insn 47 46 48 4 arch/arm/kernel/traps.c:239 (set (reg:SI 2 r2)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 48 47 49 4 arch/arm/kernel/traps.c:239 (set (reg:SI 3 r3)
        (reg/v:SI 163 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 163 [ err ])
        (nil)))

(call_insn 49 48 50 4 arch/arm/kernel/traps.c:239 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("notify_die") [flags 0x41] <function_decl 0x10bcbc80 notify_die>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 50 49 51 4 arch/arm/kernel/traps.c:239 (set (reg/v:SI 159 [ ret ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 51 50 52 4 arch/arm/kernel/traps.c:240 (set (reg:SI 177)
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 4 arch/arm/kernel/traps.c:240 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 159 [ ret ])
            (reg:SI 177))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_EQUAL (compare:CC (reg/v:SI 159 [ ret ])
                (const_int 32769 [0x8001]))
            (nil))))

(jump_insn 53 52 54 4 arch/arm/kernel/traps.c:240 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 4 -> ( 16 5)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162


;; Succ edge  16 [100.0%] 
;; Succ edge  5 [0.0%]  (fallthru)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u59(11){ }u60(13){ }u61(25){ }u62(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 160 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 179 180 181 182
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 160 162
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 179 180 181 182
;; live  kill	 14 [lr]

;; Pred edge  4 [0.0%]  (fallthru)
(note 54 53 55 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(call_insn 55 54 56 5 arch/arm/kernel/traps.c:243 (parallel [
            (call (mem:SI (symbol_ref:SI ("print_modules") [flags 0x41] <function_decl 0x10e8fc80 print_modules>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(insn 56 55 57 5 arch/arm/kernel/traps.c:244 (set (reg:SI 0 r0)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 57 56 59 5 arch/arm/kernel/traps.c:244 (parallel [
            (call (mem:SI (symbol_ref:SI ("__show_regs") [flags 0x41] <function_decl 0x512f9000 __show_regs>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(note 59 57 60 5 NOTE_INSN_DELETED)

(insn 60 59 61 5 arch/arm/kernel/traps.c:245 (set (reg/f:SI 180)
        (plus:SI (reg/v/f:SI 160 [ thread ])
            (const_int 752 [0x2f0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v/f:SI 160 [ thread ])
        (nil)))

(insn 61 60 62 5 arch/arm/kernel/traps.c:245 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg/f:SI 180)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 180)
        (nil)))

(insn 62 61 63 5 arch/arm/kernel/traps.c:245 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC18") [flags 0x82] <string_cst 0x11236cd0>)
        (nil)))

(insn 63 62 64 5 arch/arm/kernel/traps.c:245 (set (reg:SI 1 r1)
        (const_int 16 [0x10])) 167 {*arm_movsi_insn} (nil))

(insn 64 63 65 5 arch/arm/kernel/traps.c:245 (set (reg:SI 2 r2)
        (plus:SI (reg/v/f:SI 138 [ tsk ])
            (const_int 756 [0x2f4]))) 4 {*arm_addsi3} (nil))

(insn 65 64 66 5 arch/arm/kernel/traps.c:245 (set (reg:SI 3 r3)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 532 [0x214])) [0 <variable>.pid+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(call_insn 66 65 67 5 arch/arm/kernel/traps.c:245 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 8 [0x8])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 67 66 68 5 arch/arm/kernel/traps.c:248 (set (reg:SI 182 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 68 67 69 5 NOTE_INSN_DELETED)

(insn 69 68 70 5 arch/arm/kernel/traps.c:248 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 182 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 182 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 70 69 71 5 arch/arm/kernel/traps.c:248 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 80)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4 [0x4])
            (nil))))
;; End of basic block 5 -> ( 7 6)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162


;; Succ edge  7 [0.0%] 
;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u82(11){ }u83(13){ }u84(25){ }u85(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 183 184 185 186 187
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  gen 	 24 [cc] 183 184 185 186 187
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
(note 71 70 73 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(note 73 71 74 6 NOTE_INSN_DELETED)

(insn 74 73 75 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 183)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 75 74 76 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 186 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg:SI 183)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 183)
        (nil)))

(insn 76 75 77 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 187)
        (and:SI (reg:SI 186 [ <variable>.preempt_count ])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 186 [ <variable>.preempt_count ])
        (nil)))

(insn 77 76 78 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 185)
        (and:SI (reg:SI 187)
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (and:SI (reg:SI 186 [ <variable>.preempt_count ])
                (const_int 67108608 [0x3ffff00]))
            (nil))))

(insn 78 77 79 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 185)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 185)
        (nil)))

(jump_insn 79 78 80 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 208)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 6 -> ( 7 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162


;; Succ edge  7 [0.0%]  (fallthru)
;; Succ edge  16 [100.0%] 

;; Start of basic block ( 5 6) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 162
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 149 150 151 152 153 154 190 191 192 193 194 197 224 225 226
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 159 162
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 134 135 149 150 151 152 153 154 190 191 192 193 194 197 224 225 226
;; live  kill	 14 [lr]

;; Pred edge  5 [0.0%] 
;; Pred edge  6 [0.0%]  (fallthru)
(code_label 80 79 81 7 79 "" [1 uses])

(note 81 80 84 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 84 81 85 7 arch/arm/kernel/traps.c:249 (set (reg/f:SI 191 [ <variable>.stack ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 138 [ tsk ])
                (const_int 4 [0x4])) [0 <variable>.stack+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 85 84 86 7 NOTE_INSN_DELETED)

(insn 86 85 87 7 arch/arm/kernel/traps.c:249 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn 87 86 88 7 arch/arm/kernel/traps.c:249 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC20") [flags 0x82] <string_cst 0x112d3360>)
        (nil)))

(insn 88 87 89 7 arch/arm/kernel/traps.c:249 (set (reg:SI 2 r2)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 52 [0x34])) [0 <variable>.uregs+52 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 89 88 90 7 arch/arm/kernel/traps.c:249 (set (reg:SI 3 r3)
        (plus:SI (reg/f:SI 191 [ <variable>.stack ])
            (const_int 8192 [0x2000]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/f:SI 191 [ <variable>.stack ])
        (nil)))

(call_insn 90 89 91 7 arch/arm/kernel/traps.c:249 (parallel [
            (call (mem:SI (symbol_ref:SI ("dump_mem") [flags 0x3] <function_decl 0x111aa800 dump_mem>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 91 90 92 7 arch/arm/kernel/traps.c:166 (set (reg:SI 0 r0)
        (reg/v/f:SI 162 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 92 91 93 7 arch/arm/kernel/traps.c:166 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ tsk ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ tsk ])
        (nil)))

(call_insn 93 92 94 7 arch/arm/kernel/traps.c:166 (parallel [
            (call (mem:SI (symbol_ref:SI ("unwind_backtrace") [flags 0x41] <function_decl 0x111aa680 unwind_backtrace>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 94 93 95 7 arch/arm/kernel/traps.c:127 (set (reg/v:SI 154 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 95 94 96 7 arch/arm/kernel/traps.c:128 (set (reg:SI 192 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 162 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 162 [ regs ])
        (nil)))

(note 96 95 261 7 NOTE_INSN_DELETED)

(insn 261 96 262 7 arch/arm/kernel/traps.c:129 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg/v:SI 153 [ thumb ])
                (and:SI (reg:SI 192 [ <variable>.uregs+64 ])
                    (const_int 32 [0x20])))
        ]) 69 {*andsi3_compare0} (expr_list:REG_DEAD (reg:SI 192 [ <variable>.uregs+64 ])
        (nil)))

(insn 262 261 109 7 arch/arm/kernel/traps.c:129 discrim 2 (set (reg/v:SI 152 [ width ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 4 [0x4])
            (const_int 8 [0x8]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(note 109 262 110 7 NOTE_INSN_DELETED)

(insn 110 109 111 7 arch/arm/kernel/traps.c:139 (set (reg:SI 193)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 111 110 115 7 arch/arm/kernel/traps.c:139 (set (reg/v:SI 151 [ fs ])
        (mem/s/j:SI (plus:SI (reg:SI 193)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])) 167 {*arm_movsi_insn} (nil))

(insn 115 111 116 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 197)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 193)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 193)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 117 116 118 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 135 [ ivtmp.752 ])
        (plus:SI (reg/v:SI 154 [ addr ])
            (const_int -8 [0xfffffffffffffff8]))) 4 {*arm_addsi3} (nil))

(insn 118 117 119 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 134 [ ivtmp.756 ])
        (plus:SI (reg/v:SI 154 [ addr ])
            (const_int -16 [0xfffffffffffffff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 154 [ addr ])
        (nil)))

(insn 119 118 120 7 arch/arm/kernel/traps.c:142 (set (reg/v:SI 149 [ i ])
        (const_int -4 [0xfffffffffffffffc])) 167 {*arm_movsi_insn} (nil))

(insn 120 119 127 7 arch/arm/kernel/traps.c:131 (set (reg/v/f:SI 150 [ p ])
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -56 [0xffffffffffffffc8]))) 4 {*arm_addsi3} (nil))

(insn 127 120 263 7 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 224)
        (reg:SI 197)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 197)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 263 127 264 7 arch/arm/kernel/traps.c:151 discrim 2 (set (reg/f:SI 225)
        (symbol_ref/v/f:SI ("*.LC22") [flags 0x82] <string_cst 0x112dc0f0>)) 167 {*arm_movsi_insn} (nil))

(insn 264 263 272 7 arch/arm/kernel/traps.c:151 discrim 2 (set (reg/f:SI 226)
        (symbol_ref/v/f:SI ("*.LC21") [flags 0x82] <string_cst 0x112da3a0>)) 167 {*arm_movsi_insn} (nil))

(jump_insn 272 264 273 7 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 7 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226


;; Succ edge  14 [100.0%] 

(barrier 273 272 192)

;; Start of basic block ( 14) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u128(11){ }u129(13){ }u130(25){ }u131(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 153
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  14 [95.5%] 
(code_label 192 273 123 8 91 "" [1 uses])

(note 123 192 124 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 124 123 125 8 arch/arm/kernel/traps.c:145 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 153 [ thumb ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 125 124 126 8 arch/arm/kernel/traps.c:145 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 8 -> ( 9 10)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226


;; Succ edge  9 [50.0%]  (fallthru)
;; Succ edge  10 [50.0%] 

;; Start of basic block ( 8) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u134(11){ }u135(13){ }u136(25){ }u137(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 224
;; lr  def 	 24 [cc] 144 145 146 147 148 199 200 201
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  gen 	 144 145 146 147 148 199 200 201
;; live  kill	 24 [cc]

;; Pred edge  8 [50.0%]  (fallthru)
(note 126 125 128 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 128 126 129 9 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 135 [ ivtmp.752 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 224)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 145 [ __b1 ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 135 [ ivtmp.752 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg:SI 224)
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 129 128 130 9 arch/arm/kernel/traps.c:146 discrim 3 (set (reg:SI 199)
        (plus:SI (reg:SI 135 [ ivtmp.752 ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 130 129 131 9 arch/arm/kernel/traps.c:146 discrim 3 (parallel [
            (set (reg/v:SI 146 [ __gu_err ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (set (reg/v:SI 144 [ __b2 ])
                (asm_operands/v:SI ("1:	ldrb	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 199)
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 146 [ __gu_err ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012004))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_UNUSED (reg:QI 24 cc)
            (nil))))

(note 131 130 132 9 NOTE_INSN_DELETED)

(insn 132 131 133 9 arch/arm/kernel/traps.c:146 discrim 5 (set (reg:SI 201)
        (ior:SI (ashift:SI (reg/v:SI 144 [ __b2 ])
                (const_int 8 [0x8]))
            (reg/v:SI 145 [ __b1 ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg/v:SI 144 [ __b2 ])
        (expr_list:REG_DEAD (reg/v:SI 145 [ __b1 ])
            (nil))))

(insn 133 132 134 9 arch/arm/kernel/traps.c:146 discrim 5 (set (reg/v:SI 148 [ val ])
        (zero_extend:SI (subreg:HI (reg:SI 201) 0))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg:SI 201)
        (nil)))

(insn 134 133 274 9 arch/arm/kernel/traps.c:146 discrim 5 (set (reg/v:SI 147 [ bad ])
        (reg/v:SI 146 [ __gu_err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 146 [ __gu_err ])
        (nil)))

(jump_insn 274 134 275 9 (set (pc)
        (label_ref 142)) -1 (nil))
;; End of basic block 9 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226


;; Succ edge  11 [100.0%] 

(barrier 275 274 137)

;; Start of basic block ( 8) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u148(11){ }u149(13){ }u150(25){ }u151(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 153
;; lr  def 	 24 [cc] 143 147 148
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  gen 	 143 147 148
;; live  kill	 24 [cc]

;; Pred edge  8 [50.0%] 
(code_label 137 275 138 10 83 "" [1 uses])

(note 138 137 140 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 140 138 141 10 NOTE_INSN_DELETED)

(insn 141 140 142 10 arch/arm/kernel/traps.c:148 discrim 5 (parallel [
            (set (reg/v:SI 147 [ bad ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=r") 0 [
                        (reg:SI 134 [ ivtmp.756 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 153 [ thumb ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (set (reg/v:SI 148 [ val ])
                (asm_operands/v:SI ("1:	ldr	%1,[%2],#0
2:
	.pushsection .fixup,"ax"
	.align	2
3:	mov	%0, %3
	mov	%1, #0
	b	2b
	.popsection
	.pushsection __ex_table,"a"
	.align	3
	.long	1b, 3b
	.popsection") ("=&r") 1 [
                        (reg:SI 134 [ ivtmp.756 ])
                        (const_int -14 [0xfffffffffffffff2])
                        (reg/v:SI 153 [ thumb ])
                    ]
                     [
                        (asm_input:SI ("r") 0)
                        (asm_input:SI ("i") 0)
                        (asm_input:SI ("0") 0)
                    ] 7012010))
            (clobber (reg:QI 24 cc))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))
;; End of basic block 10 -> ( 11)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226


;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 10 9) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u155(11){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 147 148 149 150 151 152 153 159 224 225 226
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  10 [100.0%]  (fallthru)
;; Pred edge  9 [100.0%] 
(code_label 142 141 143 11 84 "" [1 uses])

(note 143 142 144 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 11 arch/arm/kernel/traps.c:150 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 147 [ bad ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg/v:SI 147 [ bad ])
        (nil)))

(jump_insn 145 144 146 11 arch/arm/kernel/traps.c:150 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 171)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 450 [0x1c2])
            (nil))))
;; End of basic block 11 -> ( 12 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159 224 225 226


;; Succ edge  12 [95.5%]  (fallthru)
;; Succ edge  13 [4.5%]  (loop_exit)

;; Start of basic block ( 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 152 225 226
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 135 149 150 157 203
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 148 149 150 151 152 153 159 224 225 226
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 134 135 149 150 157 203
;; live  kill	 14 [lr]

;; Pred edge  11 [95.5%]  (fallthru)
(note 146 145 265 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 265 146 266 12 NOTE_INSN_DELETED)

(note 266 265 158 12 NOTE_INSN_DELETED)

(insn 158 266 159 12 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ p ])) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 12 arch/arm/kernel/traps.c:151 discrim 3 (parallel [
            (set (reg:SI 1 r1)
                (if_then_else:SI (eq (reg/v:SI 149 [ i ])
                        (const_int 0 [0x0]))
                    (reg/f:SI 225)
                    (reg/f:SI 226)))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 160 159 161 12 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 2 r2)
        (reg/v:SI 152 [ width ])) 167 {*arm_movsi_insn} (nil))

(insn 161 160 162 12 arch/arm/kernel/traps.c:151 discrim 3 (set (reg:SI 3 r3)
        (reg/v:SI 148 [ val ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 148 [ val ])
        (nil)))

(call_insn 162 161 163 12 arch/arm/kernel/traps.c:151 discrim 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0x5115e780 sprintf>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(note 163 162 165 12 NOTE_INSN_DELETED)

(insn 165 163 166 12 arch/arm/kernel/traps.c:151 discrim 3 (set (reg/v/f:SI 150 [ p ])
        (plus:SI (reg/v/f:SI 150 [ p ])
            (reg:SI 0 r0))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 166 165 167 12 arch/arm/kernel/traps.c:142 (set (reg/v:SI 149 [ i ])
        (plus:SI (reg/v:SI 149 [ i ])
            (const_int 1 [0x1]))) 4 {*arm_addsi3} (nil))

(insn 167 166 168 12 arch/arm/kernel/traps.c:142 (set (reg:SI 135 [ ivtmp.752 ])
        (plus:SI (reg:SI 135 [ ivtmp.752 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 168 167 276 12 arch/arm/kernel/traps.c:142 (set (reg:SI 134 [ ivtmp.756 ])
        (plus:SI (reg:SI 134 [ ivtmp.756 ])
            (const_int 4 [0x4]))) 4 {*arm_addsi3} (nil))

(jump_insn 276 168 277 12 (set (pc)
        (label_ref 179)) -1 (nil))
;; End of basic block 12 -> ( 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226


;; Succ edge  14 [100.0%]  (dfs_back)

(barrier 277 276 171)

;; Start of basic block ( 11) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u184(11){ }u185(13){ }u186(25){ }u187(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150 151 159
;; live  gen 	 0 [r0] 1 [r1]
;; live  kill	 14 [lr]

;; Pred edge  11 [4.5%]  (loop_exit)
(code_label 171 277 172 13 85 "" [1 uses])

(note 172 171 174 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 13 arch/arm/kernel/traps.c:154 (set (reg:SI 0 r0)
        (reg/v/f:SI 150 [ p ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ p ])
        (nil)))

(insn 175 174 176 13 arch/arm/kernel/traps.c:154 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC23") [flags 0x82] <string_cst 0x112dc5a0>)
        (nil)))

(call_insn 176 175 278 13 arch/arm/kernel/traps.c:154 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("strcpy") [flags 0x41] <function_decl 0x51157700 __builtin_strcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_EH_REGION (const_int 0 [0x0])
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 278 176 279 13 (set (pc)
        (label_ref 195)) -1 (nil))
;; End of basic block 13 -> ( 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159


;; Succ edge  15 [100.0%] 

(barrier 279 278 179)

;; Start of basic block ( 7 12) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u192(11){ }u193(13){ }u194(25){ }u195(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 153
;; lr  def 	 24 [cc] 155
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  gen 	 24 [cc] 155
;; live  kill	

;; Pred edge  7 [100.0%] 
;; Pred edge  12 [100.0%]  (dfs_back)
(code_label 179 279 180 14 82 "" [2 uses])

(note 180 179 267 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 267 180 268 14 NOTE_INSN_DELETED)

(insn 268 267 193 14 arch/arm/kernel/traps.c:142 discrim 3 (parallel [
            (set (reg:SI 155 [ iftmp.278 ])
                (if_then_else:SI (ne (reg/v:SI 153 [ thumb ])
                        (const_int 0 [0x0]))
                    (const_int 2 [0x2])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 24 cc))
        ]) 292 {movcond} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (nil)))

(insn 193 268 194 14 arch/arm/kernel/traps.c:142 discrim 4 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 149 [ i ])
            (reg:SI 155 [ iftmp.278 ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 155 [ iftmp.278 ])
        (nil)))

(jump_insn 194 193 195 14 arch/arm/kernel/traps.c:142 discrim 4 (set (pc)
        (if_then_else (lt (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 192)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9550 [0x254e])
            (nil))))
;; End of basic block 14 -> ( 8 15)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 149 150 151 152 153 159 224 225 226


;; Succ edge  8 [95.5%] 
;; Succ edge  15 [4.5%]  (fallthru,loop_exit)

;; Start of basic block ( 14 13) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u201(11){ }u202(13){ }u203(25){ }u204(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 207 208 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 151 159
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 207 208 209
;; live  kill	 14 [lr]

;; Pred edge  14 [4.5%]  (fallthru,loop_exit)
;; Pred edge  13 [100.0%] 
(code_label 195 194 196 15 88 "" [1 uses])

(note 196 195 199 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 199 196 200 15 NOTE_INSN_DELETED)

(insn 200 199 201 15 arch/arm/kernel/traps.c:158 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC24") [flags 0x82] <string_cst 0x112dc9f0>)
        (nil)))

(insn 201 200 202 15 arch/arm/kernel/traps.c:158 (set (reg:SI 1 r1)
        (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC19") [flags 0x82] <string_cst 0x112cf6a0>)
        (nil)))

(insn 202 201 203 15 arch/arm/kernel/traps.c:158 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -56 [0xffffffffffffffc8]))) 4 {*arm_addsi3} (nil))

(call_insn 203 202 205 15 arch/arm/kernel/traps.c:158 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(note 205 203 206 15 NOTE_INSN_DELETED)

(insn 206 205 207 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (reg:SI 208)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 207 206 208 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/uaccess.h:65 (set (mem/s/j:SI (plus:SI (reg:SI 208)
                (const_int 8 [0x8])) [0 <variable>.addr_limit+0 S4 A64])
        (reg/v:SI 151 [ fs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_DEAD (reg/v:SI 151 [ fs ])
            (nil))))
;; End of basic block 15 -> ( 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159


;; Succ edge  16 [100.0%]  (fallthru)

;; Start of basic block ( 4 6 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u217(11){ }u218(13){ }u219(25){ }u220(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 212 213 214 215 216
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 0 [r0] 24 [cc] 212 213 214 215 216
;; live  kill	 14 [lr]

;; Pred edge  4 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  15 [100.0%]  (fallthru)
(code_label 208 207 209 16 78 "" [2 uses])

(note 209 208 210 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 210 209 211 16 arch/arm/kernel/traps.c:278 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 211 210 212 16 arch/arm/kernel/traps.c:278 (parallel [
            (call (mem:SI (symbol_ref:SI ("bust_spinlocks") [flags 0x41] <function_decl 0x10ad6080 bust_spinlocks>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 212 211 213 16 arch/arm/kernel/traps.c:279 (set (reg:SI 0 r0)
        (const_int 7 [0x7])) 167 {*arm_movsi_insn} (nil))

(call_insn 213 212 216 16 arch/arm/kernel/traps.c:279 (parallel [
            (call (mem:SI (symbol_ref:SI ("add_taint") [flags 0x41] <function_decl 0x10ad6200 add_taint>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 216 213 217 16 include/linux/spinlock.h:335 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 12 [0xc])))
        (nil)))

(call_insn 217 216 218 16 include/linux/spinlock.h:335 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irq") [flags 0x41] <function_decl 0x10b28e80 _raw_spin_unlock_irq>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(call_insn 218 217 220 16 arch/arm/kernel/traps.c:281 (parallel [
            (call (mem:SI (symbol_ref:SI ("oops_exit") [flags 0x41] <function_decl 0x10aa9e00 oops_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (nil)
    (nil))

(note 220 218 221 16 NOTE_INSN_DELETED)

(insn 221 220 222 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 212)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 222 221 223 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 215 [ <variable>.preempt_count ])
        (mem/s/j:SI (plus:SI (reg:SI 212)
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 212)
        (nil)))

(insn 223 222 224 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 216)
        (and:SI (reg:SI 215 [ <variable>.preempt_count ])
            (const_int 67108863 [0x3ffffff]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 215 [ <variable>.preempt_count ])
        (nil)))

(insn 224 223 225 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 214)
        (and:SI (reg:SI 216)
            (const_int -256 [0xffffffffffffff00]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_EQUAL (and:SI (reg:SI 215 [ <variable>.preempt_count ])
                (const_int 67108608 [0x3ffff00]))
            (nil))))

(insn 225 224 226 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 214)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 214)
        (nil)))

(jump_insn 226 225 227 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 232)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 16 -> ( 17 18)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159


;; Succ edge  17 [0.0%]  (fallthru)
;; Succ edge  18 [100.0%] 

;; Start of basic block ( 16) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u237(11){ }u238(13){ }u239(25){ }u240(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  16 [0.0%]  (fallthru)
(note 227 226 229 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 229 227 230 17 arch/arm/kernel/traps.c:284 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC25") [flags 0x82] <string_cst 0x11266dc0>)
        (nil)))

(call_insn 230 229 231 17 arch/arm/kernel/traps.c:284 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 17 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 231 230 232)

;; Start of basic block ( 16) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u243(11){ }u244(13){ }u245(25){ }u246(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 218 219
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 24 [cc] 218 219
;; live  kill	

;; Pred edge  16 [100.0%] 
(code_label 232 231 233 18 92 "" [1 uses])

(note 233 232 234 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 234 233 235 18 arch/arm/kernel/traps.c:285 (set (reg/f:SI 218)
        (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>)) 167 {*arm_movsi_insn} (nil))

(insn 235 234 236 18 arch/arm/kernel/traps.c:285 (set (reg:SI 219 [ panic_on_oops ])
        (mem/c/i:SI (reg/f:SI 218) [0 panic_on_oops+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 218)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("panic_on_oops") [flags 0xc0] <var_decl 0x10ac6900 panic_on_oops>) [0 panic_on_oops+0 S4 A32])
            (nil))))

(insn 236 235 237 18 arch/arm/kernel/traps.c:285 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 219 [ panic_on_oops ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 219 [ panic_on_oops ])
        (nil)))

(jump_insn 237 236 238 18 arch/arm/kernel/traps.c:285 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 243)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159


;; Succ edge  19 [0.0%]  (fallthru)
;; Succ edge  20 [100.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u250(11){ }u251(13){ }u252(25){ }u253(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  18 [0.0%]  (fallthru)
(note 238 237 240 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 240 238 241 19 arch/arm/kernel/traps.c:286 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC26") [flags 0x82] <string_cst 0x112dcd50>)
        (nil)))

(call_insn 241 240 242 19 arch/arm/kernel/traps.c:286 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 19 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 242 241 243)

;; Start of basic block ( 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u256(11){ }u257(13){ }u258(25){ }u259(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 159
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; lr  def 	 24 [cc] 221
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 159
;; live  gen 	 24 [cc] 221
;; live  kill	

;; Pred edge  18 [100.0%] 
(code_label 243 242 244 20 93 "" [1 uses])

(note 244 243 245 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 20 arch/arm/kernel/traps.c:287 (set (reg:SI 221)
        (const_int 32769 [0x8001])) 167 {*arm_movsi_insn} (nil))

(insn 246 245 247 20 arch/arm/kernel/traps.c:287 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 159 [ ret ])
            (reg:SI 221))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 221)
        (expr_list:REG_DEAD (reg/v:SI 159 [ ret ])
            (expr_list:REG_EQUAL (compare:CC (reg/v:SI 159 [ ret ])
                    (const_int 32769 [0x8001]))
                (nil)))))

(jump_insn 247 246 248 20 arch/arm/kernel/traps.c:287 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 257)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
            (nil))))
;; End of basic block 20 -> ( 21 22)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  21 [0.0%]  (fallthru)
;; Succ edge  22 [100.0%] 

;; Start of basic block ( 20) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u264(11){ }u265(13){ }u266(25){ }u267(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 14 [lr]

;; Pred edge  20 [0.0%]  (fallthru)
(note 248 247 249 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 249 248 250 21 arch/arm/kernel/traps.c:288 (set (reg:SI 0 r0)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(call_insn 250 249 251 21 arch/arm/kernel/traps.c:288 (parallel [
            (call (mem:SI (symbol_ref:SI ("do_exit") [flags 0x41] <function_decl 0x10aa9f80 do_exit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 21 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 251 250 257)

;; Start of basic block ( 20) -> 22
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u270(11){ }u271(13){ }u272(25){ }u273(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  20 [100.0%] 
(code_label 257 251 260 22 95 "" [1 uses])

(note 260 257 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 22 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 10.
deleting insn with uid = 59.
deleting insn with uid = 68.
deleting insn with uid = 73.
deleting insn with uid = 85.
deleting insn with uid = 96.
deleting insn with uid = 109.
deleting insn with uid = 131.
deleting insn with uid = 140.
deleting insn with uid = 163.
deleting insn with uid = 199.
deleting insn with uid = 205.
deleting insn with uid = 220.
deleting insn with uid = 265.
deleting insn with uid = 266.
deleting insn with uid = 267.
rescanning insn with uid = 11.
deleting insn with uid = 11.
rescanning insn with uid = 64.
deleting insn with uid = 64.
rescanning insn with uid = 69.
deleting insn with uid = 69.
verify found no changes in insn with uid = 70.
rescanning insn with uid = 74.
deleting insn with uid = 74.
rescanning insn with uid = 89.
deleting insn with uid = 89.
rescanning insn with uid = 110.
deleting insn with uid = 110.
rescanning insn with uid = 132.
deleting insn with uid = 132.
rescanning insn with uid = 141.
deleting insn with uid = 141.
rescanning insn with uid = 159.
deleting insn with uid = 159.
rescanning insn with uid = 165.
deleting insn with uid = 165.
rescanning insn with uid = 202.
deleting insn with uid = 202.
rescanning insn with uid = 206.
deleting insn with uid = 206.
rescanning insn with uid = 221.
deleting insn with uid = 221.
rescanning insn with uid = 261.
deleting insn with uid = 261.
verify found no changes in insn with uid = 262.
rescanning insn with uid = 268.
deleting insn with uid = 268.
ending the processing of deferred insns

;; Function bad_mode (bad_mode)[0:1070]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 8
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 13: 4
insn_cost 14: 4
insn_cost 18: 8
insn_cost 19: 8
insn_cost 20: 4
insn_cost 21: 0
insn_cost 23: 8
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0
insn_cost 27: 0
insn_cost 29: 8
insn_cost 30: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ console_printk ])
            (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32]))
        (set (reg/f:SI 135)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 136 [ console_printk ])
            (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32]))
        (set (reg/f:SI 135)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 135)
            (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
    ])
Successfully matched this instruction:
(set (reg/f:SI 135)
    (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 136 [ console_printk ])
            (const_int 0 [0x0]))
        (label_ref 15)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 15)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (eq (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
    (const_int 15 [0xf]))
Failed to match this instruction:
(set (reg:SI 1 r1)
    (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 134 [ reason ])
                (const_int 4 [0x4]))
            (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) [0 handler S4 A32]))


bad_mode

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={7d,4u} r1={6d,3u} r2={5d,1u} r3={4d} r11={1d,4u} r12={4d} r13={1d,7u} r14={4d,1u} r15={3d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={5d,1u} r25={1d,4u} r26={1d,3u} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r32={3d} r33={3d} r34={3d} r35={3d} r36={3d} r37={3d} r38={3d} r39={3d} r40={3d} r41={3d} r42={3d} r43={3d} r44={3d} r45={3d} r46={3d} r47={3d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={3d} r101={3d} r102={3d} r103={3d} r104={3d} r105={3d} r106={3d} r107={3d} r108={3d} r109={3d} r110={3d} r111={3d} r112={3d} r113={3d} r114={3d} r115={3d} r116={3d} r117={3d} r118={3d} r119={3d} r120={3d} r121={3d} r122={3d} r123={3d} r124={3d} r125={3d} r126={3d} r127={3d} r133={1d,1u} r134={1d,1u,1d} r135={1d,2u} r136={1d,1u} r138={1d,1u} r140={1d,1u} 
;;    total ref usage 411{375d,35u,1e} in 19{16 regular + 3 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 133 134 135 136
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 133 134 135 136
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:412 (set (reg/v/f:SI 133 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(insn 3 2 4 2 arch/arm/kernel/traps.c:412 (set (reg/v:SI 134 [ reason ])
        (reg:SI 1 r1 [ reason ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ reason ])
        (nil)))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 include/linux/printk.h:41 (set (reg/f:SI 135)
        (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>)) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 include/linux/printk.h:41 (set (reg:SI 136 [ console_printk ])
        (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/j:SI (symbol_ref:SI ("console_printk") [flags 0xc0] <var_decl 0x10a9ad20 console_printk>) [0 console_printk+0 S4 A32])
        (nil)))

(insn 9 8 10 2 include/linux/printk.h:41 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ console_printk ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ console_printk ])
        (nil)))

(jump_insn 10 9 11 2 include/linux/printk.h:41 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 15)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  4 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(11){ }u10(13){ }u11(25){ }u12(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 138
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134 135
;; live  gen 	 138
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 11 10 13 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 13 11 14 3 include/linux/printk.h:42 (set (reg:SI 138)
        (const_int 15 [0xf])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 3 include/linux/printk.h:42 (set (mem/s/j:SI (reg/f:SI 135) [0 console_printk+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_DEAD (reg/f:SI 135)
            (expr_list:REG_EQUAL (const_int 15 [0xf])
                (nil)))))
;; End of basic block 3 -> ( 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134


;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(11){ }u16(13){ }u17(25){ }u18(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 140
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 133 134
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 140
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  3 [100.0%]  (fallthru)
;; Pred edge  2 [50.0%] 
(code_label 15 14 16 4 100 "" [1 uses])

(note 16 15 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 19 4 arch/arm/kernel/traps.c:415 (set (reg/f:SI 140)
        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 20 4 arch/arm/kernel/traps.c:415 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC27") [flags 0x82] <string_cst 0x11271a40>)
        (nil)))

(insn 20 19 21 4 arch/arm/kernel/traps.c:415 (set (reg:SI 1 r1)
        (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 134 [ reason ])
                    (const_int 4 [0x4]))
                (reg/f:SI 140)) [0 handler S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_DEAD (reg/v:SI 134 [ reason ])
            (expr_list:REG_EQUAL (mem/s/u/f/j:SI (plus:SI (mult:SI (reg/v:SI 134 [ reason ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR2") [flags 0x182])) [0 handler S4 A32])
                (nil)))))

(call_insn 21 20 23 4 arch/arm/kernel/traps.c:415 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10aa9180 printk>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 23 21 24 4 arch/arm/kernel/traps.c:417 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC28") [flags 0x82] <string_cst 0x112edd80>)
        (nil)))

(insn 24 23 25 4 arch/arm/kernel/traps.c:417 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 133 [ regs ])
        (nil)))

(insn 25 24 26 4 arch/arm/kernel/traps.c:417 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(call_insn 26 25 27 4 arch/arm/kernel/traps.c:417 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 27 26 29 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/irqflags.h:35 (parallel [
            (asm_operands/v ("	cpsid i			@ arch_local_irq_disable") ("") 0 []
                 [] 1179107)
            (clobber (reg:QI 24 cc))
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (nil)))

(insn 29 27 30 4 arch/arm/kernel/traps.c:419 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC29") [flags 0x82] <string_cst 0x112edf60>)
        (nil)))

(call_insn 30 29 31 4 arch/arm/kernel/traps.c:419 (parallel [
            (call (mem:SI (symbol_ref:SI ("panic") [flags 0x41] <function_decl 0x10aa9d00 panic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_NORETURN (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 4 -> ()
;; lr  out 	 13 [sp] 25 [sfp] 26 [afp]
;; live  out 	 13 [sp] 25 [sfp] 26 [afp]



(barrier 31 30 0)

starting the processing of deferred insns
ending the processing of deferred insns

;; Function arm_notify_die (arm_notify_die)[0:1064]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 4: 4
insn_cost 5: 4
insn_cost 6: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 0
insn_cost 16: 4
insn_cost 17: 4
insn_cost 18: 4
insn_cost 19: 4
insn_cost 23: 4
insn_cost 24: 4
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 0
insn_cost 37: 4
insn_cost 38: 0
Successfully matched this instruction:
(set (reg:SI 142 [ <variable>.uregs+64 ])
    (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
deferring deletion of insn with uid = 3.
modifying insn i3    10 r142:SI=[r1:SI+0x40]
deferring rescan insn with uid = 10.
Failed to match this instruction:
(set (reg:SI 141)
    (and:SI (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 15 [0xf])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 33)
        (pc)))
deferring deletion of insn with uid = 11.
modifying other_insn    13 pc={(cc:CC_NOOV!=0x0)?L33:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 13.
modifying insn i3    12 cc:CC_NOOV=cmp(zero_extract(r142:SI,0x4,0x0),0x0)
      REG_DEAD: r142:SI
deferring rescan insn with uid = 12.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 1 r1 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 4 [0x4])
            (const_int 0 [0x0]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 33)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 1 r1 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))
        (label_ref 33)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 143)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 16.
modifying insn i3    17 r143:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 17.
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 145 [ <variable>.task ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
        (set (reg:SI 143)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 145 [ <variable>.task ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
        (set (reg:SI 143)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 143)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
    (reg/v:SI 139 [ err ]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
            (reg/v:SI 139 [ err ]))
        (set (reg:SI 143)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
            (reg/v:SI 139 [ err ]))
        (set (reg:SI 143)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg:SI 143)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
    (reg/v:SI 139 [ err ]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 143)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
    (reg/v:SI 140 [ trap ]))


arm_notify_die

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 24[cc]
;;  ref usage 	r0={4d,2u} r1={4d,3u} r2={5d,3u} r3={3d,1u} r11={1d,4u} r12={3d} r13={1d,7u,1d} r14={1d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={3d,1u} r25={1d,4u} r26={1d,4u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r137={1d,1u} r138={1d,2u} r139={1d,2u} r140={1d,1u} r141={1d,1u} r142={1d,1u} r143={1d,3u} r144={1d,1u} r145={1d,1u} r148={1d,1u} 
;;    total ref usage 302{257d,44u,1e} in 17{15 regular + 2 call} insns.
(note 1 0 8 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 137 138 139 140 141 142
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 137 138 139 140 141 142
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 8 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 3 8 4 2 NOTE_INSN_DELETED)

(insn 4 3 5 2 arch/arm/kernel/traps.c:293 (set (reg/v/f:SI 138 [ info ])
        (reg:SI 2 r2 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ info ])
        (nil)))

(insn 5 4 6 2 arch/arm/kernel/traps.c:293 (set (reg/v:SI 139 [ err ])
        (reg:SI 3 r3 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 3 r3 [ err ])
        (nil)))

(insn 6 5 7 2 arch/arm/kernel/traps.c:293 (set (reg/v:SI 140 [ trap ])
        (mem/c/i:SI (plus:SI (reg/f:SI 26 afp)
                (const_int 4 [0x4])) [0 trap+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)

(insn 10 7 11 2 arch/arm/kernel/traps.c:294 (set (reg:SI 142 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg:SI 1 r1 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 11 10 12 2 NOTE_INSN_DELETED)

(insn 12 11 13 2 arch/arm/kernel/traps.c:294 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 142 [ <variable>.uregs+64 ])
                (const_int 4 [0x4])
                (const_int 0 [0x0]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 142 [ <variable>.uregs+64 ])
        (nil)))

(jump_insn 13 12 14 2 arch/arm/kernel/traps.c:294 (set (pc)
        (if_then_else (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140


;; Succ edge  3 [39.0%]  (fallthru)
;; Succ edge  4 [61.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u12(11){ }u13(13){ }u14(25){ }u15(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 138 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 144 145 148
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 138 139 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 143 144 145 148
;; live  kill	

;; Pred edge  2 [39.0%]  (fallthru)
(note 14 13 16 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 16 14 17 3 NOTE_INSN_DELETED)

(insn 17 16 18 3 arch/arm/kernel/traps.c:295 (set (reg:SI 143)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 18 17 19 3 arch/arm/kernel/traps.c:295 (set (reg/f:SI 145 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 19 18 23 3 arch/arm/kernel/traps.c:295 (set (mem/s/j:SI (plus:SI (reg/f:SI 145 [ <variable>.task ])
                (const_int 792 [0x318])) [0 <variable>.thread.error_code+0 S4 A64])
        (reg/v:SI 139 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 145 [ <variable>.task ])
        (expr_list:REG_DEAD (reg/v:SI 139 [ err ])
            (nil))))

(insn 23 19 24 3 arch/arm/kernel/traps.c:296 (set (reg/f:SI 148 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 24 23 28 3 arch/arm/kernel/traps.c:296 (set (mem/s/j:SI (plus:SI (reg/f:SI 148 [ <variable>.task ])
                (const_int 788 [0x314])) [0 <variable>.thread.trap_no+0 S4 A32])
        (reg/v:SI 140 [ trap ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148 [ <variable>.task ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ trap ])
            (nil))))

(insn 28 24 29 3 arch/arm/kernel/traps.c:298 (set (reg:SI 0 r0)
        (mem/s/j:SI (reg/v/f:SI 138 [ info ]) [0 <variable>.si_signo+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 3 arch/arm/kernel/traps.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 138 [ info ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 138 [ info ])
        (nil)))

(insn 30 29 31 3 arch/arm/kernel/traps.c:298 (set (reg:SI 2 r2)
        (mem/s/f/j:SI (plus:SI (reg:SI 143)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(call_insn/j 31 30 32 3 arch/arm/kernel/traps.c:298 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("force_sig_info") [flags 0x41] <function_decl 0x11008e80 force_sig_info>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (return)
            (use (const_int 0 [0x0]))
        ]) 259 {*sibcall_value_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 3 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 32 31 33)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u32(11){ }u33(13){ }u34(25){ }u35(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 139
;; live  gen 	 2 [r2]
;; live  kill	

;; Pred edge  2 [61.0%] 
(code_label 33 32 34 4 105 "" [1 uses])

(note 34 33 37 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 37 34 38 4 arch/arm/kernel/traps.c:300 (set (reg:SI 2 r2)
        (reg/v:SI 139 [ err ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ err ])
        (nil)))

(call_insn/j 38 37 39 4 arch/arm/kernel/traps.c:300 (parallel [
            (call (mem:SI (symbol_ref:SI ("die") [flags 0x3] <function_decl 0x512e8c80 die>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) 258 {*sibcall_insn} (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_EH_REGION (const_int 0 [0x0])
                    (nil)))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))
;; End of basic block 4 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 39 38 0)

starting the processing of deferred insns
deleting insn with uid = 3.
deleting insn with uid = 11.
deleting insn with uid = 16.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 12.
deleting insn with uid = 12.
verify found no changes in insn with uid = 13.
rescanning insn with uid = 17.
deleting insn with uid = 17.
ending the processing of deferred insns

;; Function baddataabort (baddataabort)[0:1075]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 3: 4
insn_cost 4: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 8
insn_cost 14: 4
insn_cost 15: 4
insn_cost 16: 8
insn_cost 17: 8
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 4
insn_cost 23: 4
insn_cost 24: 0
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ addr ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32]))
        (set (reg/v/f:SI 136 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ addr ])
            (mem/s/j:SI (plus:SI (reg:SI 2 r2 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32]))
        (set (reg/v/f:SI 136 [ regs ])
            (reg:SI 2 r2 [ regs ]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (const_int 4 [0x4]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 138)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 138)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (const_int 196609 [0x30001]))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>))
deferring deletion of insn with uid = 16.
modifying insn i3    20 r0:SI=`*.LC30'
      REG_EQUAL: `*.LC30'
deferring rescan insn with uid = 20.
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 17.
modifying insn i3    22 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 22.


baddataabort

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr]
;;  ref usage 	r0={3d,1u} r1={3d,2u} r2={3d,2u} r3={3d,1u} r11={1d,2u} r12={2d} r13={1d,4u} r14={2d,1u} r15={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d,7u,1d} r26={1d,1u} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r32={1d} r33={1d} r34={1d} r35={1d} r36={1d} r37={1d} r38={1d} r39={1d} r40={1d} r41={1d} r42={1d} r43={1d} r44={1d} r45={1d} r46={1d} r47={1d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={1d} r101={1d} r102={1d} r103={1d} r104={1d} r105={1d} r106={1d} r107={1d} r108={1d} r109={1d} r110={1d} r111={1d} r112={1d} r113={1d} r114={1d} r115={1d} r116={1d} r117={1d} r118={1d} r119={1d} r120={1d} r121={1d} r122={1d} r123={1d} r124={1d} r125={1d} r126={1d} r127={1d} r133={1d,1u} r135={1d,1u} r136={1d,2u} r137={1d,1u} r138={1d,2u} r139={1d,1u} r140={1d,1u} r141={1d,1u} 
;;    total ref usage 171{139d,31u,1e} in 16{15 regular + 1 call} insns.
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 135 136 137 138 139 140 141
;; live  in  	 1 [r1] 2 [r2] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 133 135 136 137 138 139 140 141
;; live  kill	 14 [lr]

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 arch/arm/kernel/traps.c:690 (set (reg/v:SI 135 [ instr ])
        (reg:SI 1 r1 [ instr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 1 r1 [ instr ])
        (nil)))

(insn 4 3 5 2 arch/arm/kernel/traps.c:690 (set (reg/v/f:SI 136 [ regs ])
        (reg:SI 2 r2 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 2 r2 [ regs ])
        (nil)))

(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 5 9 2 arch/arm/kernel/traps.c:691 (set (reg/v:SI 133 [ addr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 136 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:703 (set (reg:SI 137)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 10 9 11 2 arch/arm/kernel/traps.c:703 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 137)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 137)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 11 10 12 2 arch/arm/kernel/traps.c:704 (set (reg:SI 138)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 12 11 13 2 arch/arm/kernel/traps.c:704 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 13 12 14 2 arch/arm/kernel/traps.c:705 (set (reg:SI 139)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 14 13 15 2 arch/arm/kernel/traps.c:705 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 139)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 139)
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 15 14 16 2 arch/arm/kernel/traps.c:706 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg/v:SI 133 [ addr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 133 [ addr ])
        (nil)))

(note 16 15 17 2 NOTE_INSN_DELETED)

(note 17 16 19 2 NOTE_INSN_DELETED)

(insn 19 17 20 2 arch/arm/kernel/traps.c:708 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 138)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 138)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 20 19 21 2 arch/arm/kernel/traps.c:708 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC30") [flags 0x82] <string_cst 0x11273e00>)
        (nil)))

(insn 21 20 22 2 arch/arm/kernel/traps.c:708 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ regs ])
        (nil)))

(insn 22 21 23 2 arch/arm/kernel/traps.c:708 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 23 22 24 2 arch/arm/kernel/traps.c:708 (set (reg:SI 3 r3)
        (reg/v:SI 135 [ instr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 135 [ instr ])
        (nil)))

(call_insn 24 23 0 2 arch/arm/kernel/traps.c:708 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 2 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 16.
deleting insn with uid = 17.
rescanning insn with uid = 20.
deleting insn with uid = 20.
rescanning insn with uid = 22.
deleting insn with uid = 22.
ending the processing of deferred insns

;; Function bad_syscall (bad_syscall)[0:1071]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 9: 4
insn_cost 10: 4
insn_cost 11: 4
insn_cost 12: 4
insn_cost 13: 4
insn_cost 14: 4
insn_cost 15: 0
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 26: 0
insn_cost 27: 4
insn_cost 82: 0
insn_cost 32: 4
insn_cost 33: 4
insn_cost 34: 4
insn_cost 35: 4
insn_cost 36: 8
insn_cost 37: 4
insn_cost 38: 4
insn_cost 39: 4
insn_cost 80: 4
insn_cost 81: 24
insn_cost 51: 4
insn_cost 52: 4
insn_cost 53: 4
insn_cost 55: 8
insn_cost 57: 4
insn_cost 58: 8
insn_cost 59: 4
insn_cost 60: 4
insn_cost 61: 4
insn_cost 62: 0
insn_cost 63: 4
insn_cost 70: 4
insn_cost 76: 0
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 9.
modifying insn i3    10 r141:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 10.
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 143 [ <variable>.task ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/f:SI 143 [ <variable>.task ])
            (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(set (reg:SI 145 [ <variable>.personality ])
    (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 524 [0x20c])) [0 <variable>.personality+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ <variable>.personality ])
            (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S4 A32]))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 145 [ <variable>.personality ])
            (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                (const_int -8192 [0xffffffffffffe000]))
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S4 A32]))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 145 [ <variable>.personality ])
    (mem/s/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 524 [0x20c])) [0 <variable>.personality+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 144)
    (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
deferring deletion of insn with uid = 12.
modifying insn i3    13 r144:SI=zero_extend([r143:SI+0x20c])
      REG_DEAD: r143:SI
deferring rescan insn with uid = 13.
Failed to match this instruction:
(set (reg:SI 144)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                        (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                    (const_int -8192 [0xffffffffffffe000]))
                                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                        (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 144)
            (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                                    (const_int -8192 [0xffffffffffffe000]))
                                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                        (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
        (set (reg:SI 141)
            (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000])))
    ])
Successfully matched this instruction:
(set (reg:SI 141)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
Failed to match this instruction:
(set (reg:SI 144)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                            (const_int -8192 [0xffffffffffffe000]))
                        (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32]) 0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (subreg:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32]) 0)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 144)
    (zero_extend:SI (mem/s/j:QI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                        (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
                (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 144)
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (subreg:SI (mem/s/j:QI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                        (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32]) 0)
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (reg/f:SI 137 [ D.18616 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                    (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
            (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                        (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                        (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
                        (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                            (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
                        (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                (const_int 0 [0x0])))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                            (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Failed to match this instruction:
(set (reg/f:SI 137 [ D.18616 ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 141)
                    (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])
            (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/f:SI 137 [ D.18616 ])
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                            (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 30)
                (pc)))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                            (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
                    (const_int 0 [0x0]))
                (label_ref 30)
                (pc)))
        (set (reg/f:SI 137 [ D.18616 ])
            (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/f:SI 137 [ D.18616 ])
    (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
            (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                    (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])
            (const_int 0 [0x0]))
        (label_ref 30)
        (pc)))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (const_int 4 [0x4]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 150)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 150)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (const_int 196612 [0x30004]))
Failed to match this instruction:
(set (reg:SI 152)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 32 [0x20])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 153 [ <variable>.uregs+64 ])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 135 [ iftmp.302 ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
deferring deletion of insn with uid = 39.
modifying other_insn    81 r135:SI={(cc:CC_NOOV!=0x0)?0xfffffffffffffffe:0xfffffffffffffffc}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 81.
modifying insn i3    80 cc:CC_NOOV=cmp(zero_extract(r153:SI,0x1,0x5),0x0)
      REG_DEAD: r153:SI
deferring rescan insn with uid = 80.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 140 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 135 [ iftmp.302 ])
    (if_then_else:SI (ne (zero_extract:SI (reg:SI 153 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 135 [ iftmp.302 ])
    (if_then_else:SI (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 140 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 154 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (reg:SI 135 [ iftmp.302 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (if_then_else:SI (ne (zero_extract:SI (reg:SI 153 [ <variable>.uregs+64 ])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 154 [ <variable>.uregs+60 ])))
Successfully matched this instruction:
(set (reg:SI 135 [ iftmp.302 ])
    (zero_extract:SI (reg:SI 153 [ <variable>.uregs+64 ])
        (const_int 1 [0x1])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (if_then_else:SI (ne (reg:SI 135 [ iftmp.302 ])
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 154 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 155)
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Failed to match this instruction:
(set (reg:SI 154 [ <variable>.uregs+60 ])
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (reg:SI 135 [ iftmp.302 ])
        (reg:SI 154 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 154 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 155)
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (reg:SI 135 [ iftmp.302 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 55.
modifying insn i3    60 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 60.
Failed to match this instruction:
(parallel [
        (use (reg:SI 136 [ D.18619 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 136 [ D.18619 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 136 [ D.18619 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 136 [ D.18619 ]))
    ])


bad_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={5d,5u} r1={4d,3u} r2={4d,1u} r3={4d,1u} r11={1d,6u} r12={3d} r13={1d,10u,1d} r14={3d,1u} r15={2d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={5d,3u} r25={1d,11u,1d} r26={1d,5u} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r32={2d} r33={2d} r34={2d} r35={2d} r36={2d} r37={2d} r38={2d} r39={2d} r40={2d} r41={2d} r42={2d} r43={2d} r44={2d} r45={2d} r46={2d} r47={2d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={2d} r103={2d} r104={2d} r105={2d} r106={2d} r107={2d} r108={2d} r109={2d} r110={2d} r111={2d} r112={2d} r113={2d} r114={2d} r115={2d} r116={2d} r117={2d} r118={2d} r119={2d} r120={2d} r121={2d} r122={2d} r123={2d} r124={2d} r125={2d} r126={2d} r127={2d} r135={1d,1u} r136={2d,1u} r137={1d,2u} r139={1d,1u} r140={1d,5u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r144={1d,1u} r145={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d,2u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r157={1d,1u} 
;;    total ref usage 346{272d,72u,2e} in 35{33 regular + 2 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 139 140 141 142 143 144 145
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 139 140 141 142 143 144 145
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:423 (set (reg/v:SI 139 [ n ])
        (reg:SI 0 r0 [ n ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:423 (set (reg/v/f:SI 140 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)

(note 9 4 10 2 NOTE_INSN_DELETED)

(insn 10 9 11 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 141)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 11 10 12 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 143 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 12 11 13 2 NOTE_INSN_DELETED)

(insn 13 12 14 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 144)
        (zero_extend:SI (mem/s/j:QI (plus:SI (reg/f:SI 143 [ <variable>.task ])
                    (const_int 524 [0x20c])) [0 <variable>.personality+0 S1 A32]))) 149 {*arm_zero_extendqisi2_v6} (expr_list:REG_DEAD (reg/f:SI 143 [ <variable>.task ])
        (nil)))

(insn 14 13 15 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 144)
        (nil)))

(jump_insn 15 14 16 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 2 -> ( 3 5)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141


;; Succ edge  3 [50.0%]  (fallthru)
;; Succ edge  5 [50.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u14(11){ }u15(13){ }u16(25){ }u17(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141
;; lr  def 	 24 [cc] 137 148
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140 141
;; live  gen 	 24 [cc] 137 148
;; live  kill	

;; Pred edge  2 [50.0%]  (fallthru)
(note 16 15 19 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 19 16 20 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 148 [ <variable>.exec_domain ])
        (mem/s/f/j:SI (plus:SI (reg:SI 141)
                (const_int 16 [0x10])) [0 <variable>.exec_domain+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 141)
        (nil)))

(insn 20 19 21 3 arch/arm/kernel/traps.c:428 (set (reg/f:SI 137 [ D.18616 ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 148 [ <variable>.exec_domain ])
                (const_int 4 [0x4])) [0 <variable>.handler+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 148 [ <variable>.exec_domain ])
        (nil)))

(insn 21 20 22 3 arch/arm/kernel/traps.c:427 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/f:SI 137 [ D.18616 ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 22 21 23 3 arch/arm/kernel/traps.c:427 discrim 1 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 30)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 4032 [0xfc0])
            (nil))))
;; End of basic block 3 -> ( 4 5)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 139 140


;; Succ edge  4 [59.7%]  (fallthru)
;; Succ edge  5 [40.3%] 

;; Start of basic block ( 3) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 136
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; live  gen 	 136
;; live  kill	 14 [lr]

;; Pred edge  3 [59.7%]  (fallthru)
(note 23 22 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(call_insn 26 23 27 4 arch/arm/kernel/traps.c:429 (parallel [
            (call (mem:SI (reg/f:SI 137 [ D.18616 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 244 {*call_reg_armv5} (expr_list:REG_DEAD (reg/f:SI 137 [ D.18616 ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 27 26 82 4 arch/arm/kernel/traps.c:430 (set (reg:SI 136 [ D.18619 ])
        (mem/s/j:SI (reg/v/f:SI 140 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ regs ])
        (nil)))

(jump_insn 82 27 83 4 arch/arm/kernel/traps.c:430 (set (pc)
        (label_ref 64)) -1 (nil))
;; End of basic block 4 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [100.0%] 

(barrier 83 82 30)

;; Start of basic block ( 2 3) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u31(11){ }u32(13){ }u33(25){ }u34(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 149 150 151 152 153 154 155 157
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 139 140
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 135 136 149 150 151 152 153 154 155 157
;; live  kill	 14 [lr]

;; Pred edge  2 [50.0%] 
;; Pred edge  3 [40.3%] 
(code_label 30 83 31 5 112 "" [2 uses])

(note 31 30 32 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 32 31 33 5 arch/arm/kernel/traps.c:441 (set (reg:SI 149)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 34 5 arch/arm/kernel/traps.c:441 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 149)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 149)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 34 33 35 5 arch/arm/kernel/traps.c:442 (set (reg:SI 150)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 35 34 36 5 arch/arm/kernel/traps.c:442 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 36 35 37 5 arch/arm/kernel/traps.c:443 (set (reg:SI 151)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (nil))

(insn 37 36 38 5 arch/arm/kernel/traps.c:443 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 151)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (expr_list:REG_EQUAL (const_int 196612 [0x30004])
            (nil))))

(insn 38 37 39 5 arch/arm/kernel/traps.c:445 (set (reg:SI 153 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 39 38 80 5 NOTE_INSN_DELETED)

(insn 80 39 81 5 arch/arm/kernel/traps.c:444 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 153 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 153 [ <variable>.uregs+64 ])
        (nil)))

(insn 81 80 51 5 arch/arm/kernel/traps.c:444 discrim 2 (set (reg:SI 135 [ iftmp.302 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 51 81 52 5 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 154 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 140 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 52 51 53 5 arch/arm/kernel/traps.c:444 discrim 3 (set (reg:SI 155)
        (plus:SI (reg:SI 135 [ iftmp.302 ])
            (reg:SI 154 [ <variable>.uregs+60 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 154 [ <variable>.uregs+60 ])
        (expr_list:REG_DEAD (reg:SI 135 [ iftmp.302 ])
            (nil))))

(insn 53 52 55 5 arch/arm/kernel/traps.c:444 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (nil)))

(note 55 53 57 5 NOTE_INSN_DELETED)

(insn 57 55 58 5 arch/arm/kernel/traps.c:447 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 150)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 150)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(insn 58 57 59 5 arch/arm/kernel/traps.c:447 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC31") [flags 0x82] <string_cst 0x11300840>)
        (nil)))

(insn 59 58 60 5 arch/arm/kernel/traps.c:447 (set (reg:SI 1 r1)
        (reg/v/f:SI 140 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 60 59 61 5 arch/arm/kernel/traps.c:447 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 61 60 62 5 arch/arm/kernel/traps.c:447 (set (reg:SI 3 r3)
        (reg/v:SI 139 [ n ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 139 [ n ])
        (nil)))

(call_insn 62 61 63 5 arch/arm/kernel/traps.c:447 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 63 62 64 5 arch/arm/kernel/traps.c:449 (set (reg:SI 136 [ D.18619 ])
        (mem/s/j:SI (reg/v/f:SI 140 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 140 [ regs ])
        (nil)))
;; End of basic block 5 -> ( 6)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136


;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u63(11){ }u64(13){ }u65(25){ }u66(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  4 [100.0%] 
(code_label 64 63 65 6 113 "" [1 uses])

(note 65 64 70 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 70 65 76 6 arch/arm/kernel/traps.c:450 (set (reg/i:SI 0 r0)
        (reg:SI 136 [ D.18619 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 136 [ D.18619 ])
        (nil)))

(insn 76 70 0 6 arch/arm/kernel/traps.c:450 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 6 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 9.
deleting insn with uid = 12.
deleting insn with uid = 39.
deleting insn with uid = 55.
rescanning insn with uid = 10.
deleting insn with uid = 10.
rescanning insn with uid = 13.
deleting insn with uid = 13.
rescanning insn with uid = 60.
deleting insn with uid = 60.
rescanning insn with uid = 80.
deleting insn with uid = 80.
verify found no changes in insn with uid = 81.
ending the processing of deferred insns

;; Function arm_syscall (arm_syscall)[0:1073]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 3: 4
insn_cost 7: 4
insn_cost 8: 4
insn_cost 9: 4
insn_cost 10: 0
insn_cost 14: 0
insn_cost 15: 4
insn_cost 244: 0
insn_cost 20: 4
insn_cost 21: 4
insn_cost 22: 0
insn_cost 28: 4
insn_cost 29: 4
insn_cost 30: 4
insn_cost 31: 4
insn_cost 32: 8
insn_cost 33: 4
insn_cost 35: 4
insn_cost 37: 8
insn_cost 39: 4
insn_cost 40: 8
insn_cost 41: 4
insn_cost 42: 4
insn_cost 43: 4
insn_cost 44: 0
insn_cost 45: 4
insn_cost 246: 0
insn_cost 50: 4
insn_cost 51: 4
insn_cost 52: 4
insn_cost 240: 4
insn_cost 241: 16
insn_cost 64: 4
insn_cost 65: 4
insn_cost 67: 4
insn_cost 68: 4
insn_cost 69: 4
insn_cost 70: 4
insn_cost 71: 0
insn_cost 72: 4
insn_cost 248: 0
insn_cost 77: 4
insn_cost 78: 4
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 4
insn_cost 84: 4
insn_cost 85: 4
insn_cost 86: 4
insn_cost 88: 4
insn_cost 89: 4
insn_cost 91: 4
insn_cost 92: 4
insn_cost 93: 4
insn_cost 94: 4
insn_cost 95: 0
insn_cost 97: 4
insn_cost 250: 0
insn_cost 102: 4
insn_cost 103: 4
insn_cost 104: 0
insn_cost 105: 4
insn_cost 106: 4
insn_cost 107: 0
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 0
insn_cost 112: 4
insn_cost 113: 4
insn_cost 114: 0
insn_cost 116: 4
insn_cost 117: 4
insn_cost 118: 4
insn_cost 119: 0
insn_cost 120: 8
insn_cost 121: 4
insn_cost 122: 4
insn_cost 123: 4
insn_cost 124: 4
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 4
insn_cost 129: 4
insn_cost 130: 4
insn_cost 131: 0
insn_cost 132: 4
insn_cost 252: 0
insn_cost 137: 4
insn_cost 138: 0
insn_cost 139: 4
insn_cost 254: 0
insn_cost 144: 8
insn_cost 145: 4
insn_cost 146: 4
insn_cost 147: 4
insn_cost 148: 0
insn_cost 150: 4
insn_cost 151: 4
insn_cost 152: 4
insn_cost 153: 4
insn_cost 256: 0
insn_cost 158: 8
insn_cost 159: 4
insn_cost 160: 4
insn_cost 161: 4
insn_cost 162: 0
insn_cost 164: 4
insn_cost 165: 4
insn_cost 166: 4
insn_cost 167: 4
insn_cost 258: 0
insn_cost 172: 4
insn_cost 173: 4
insn_cost 174: 4
insn_cost 175: 4
insn_cost 177: 0
insn_cost 178: 4
insn_cost 260: 0
insn_cost 183: 8
insn_cost 184: 4
insn_cost 185: 0
insn_cost 187: 4
insn_cost 262: 0
insn_cost 192: 4
insn_cost 193: 4
insn_cost 194: 4
insn_cost 195: 4
insn_cost 196: 8
insn_cost 197: 4
insn_cost 198: 4
insn_cost 199: 4
insn_cost 242: 4
insn_cost 243: 24
insn_cost 211: 4
insn_cost 212: 4
insn_cost 213: 4
insn_cost 215: 8
insn_cost 217: 4
insn_cost 218: 8
insn_cost 219: 4
insn_cost 220: 4
insn_cost 221: 4
insn_cost 222: 0
insn_cost 223: 4
insn_cost 230: 4
insn_cost 236: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (ashiftrt:SI (reg:SI 0 r0 [ no ])
                (const_int 16 [0x10])))
        (set (reg/v:SI 149 [ no ])
            (reg:SI 0 r0 [ no ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 151)
            (ashiftrt:SI (reg:SI 0 r0 [ no ])
                (const_int 16 [0x10])))
        (set (reg/v:SI 149 [ no ])
            (reg:SI 0 r0 [ no ]))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (ashiftrt:SI (reg/v:SI 149 [ no ])
            (const_int 16 [0x10]))
        (const_int 15 [0xf])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (ashiftrt:SI (reg:SI 0 r0 [ no ])
                    (const_int 16 [0x10]))
                (const_int 15 [0xf])))
        (set (reg/v:SI 149 [ no ])
            (reg:SI 0 r0 [ no ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (ashiftrt:SI (reg:SI 0 r0 [ no ])
                    (const_int 16 [0x10]))
                (const_int 15 [0xf])))
        (set (reg/v:SI 149 [ no ])
            (reg:SI 0 r0 [ no ]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 149 [ no ])
    (reg:SI 0 r0 [ no ]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (ashiftrt:SI (reg:SI 0 r0 [ no ])
            (const_int 16 [0x10]))
        (const_int 15 [0xf])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 151)
            (const_int 15 [0xf]))
        (label_ref 18)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (ashiftrt:SI (reg/v:SI 149 [ no ])
                (const_int 16 [0x10]))
            (const_int 15 [0xf]))
        (label_ref 18)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 146 [ D.18679 ])
    (zero_extend:SI (subreg:HI (reg/v:SI 149 [ no ]) 0)))
deferring deletion of insn with uid = 20.
modifying insn i3    21 r146:SI=zero_extend(r149:SI#0)
deferring rescan insn with uid = 21.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (subreg:HI (reg/v:SI 149 [ no ]) 0)
                    (const_int 5 [0x5]))
                (mem:SI (plus:SI (and:SI (mult:SI (reg/v:SI 149 [ no ])
                                (const_int 4 [0x4]))
                            (const_int 262140 [0x3fffc]))
                        (label_ref 23)) [0 S4 A32])
                (label_ref 181)))
        (clobber (reg:CC 24 cc))
        (use (label_ref 23))
        (set (reg:SI 146 [ D.18679 ])
            (zero_extend:SI (subreg:HI (reg/v:SI 149 [ no ]) 0)))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (leu (subreg:HI (reg/v:SI 149 [ no ]) 0)
                    (const_int 5 [0x5]))
                (mem:SI (plus:SI (and:SI (mult:SI (reg/v:SI 149 [ no ])
                                (const_int 4 [0x4]))
                            (const_int 262140 [0x3fffc]))
                        (label_ref 23)) [0 S4 A32])
                (label_ref 181)))
        (use (label_ref 23))
        (set (reg:SI 146 [ D.18679 ])
            (zero_extend:SI (subreg:HI (reg/v:SI 149 [ no ]) 0)))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (const_int 11 [0xb]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 154)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 154)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (const_int 196609 [0x30001]))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 37.
modifying insn i3    42 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 42.
Failed to match this instruction:
(set (reg:SI 160)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 32 [0x20])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 161 [ <variable>.uregs+64 ])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 144 [ iftmp.305 ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 52.
modifying other_insn   241 r144:SI={(cc:CC_NOOV!=0x0)?0x2:0x4}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 241.
modifying insn i3   240 cc:CC_NOOV=cmp(zero_extract(r161:SI,0x1,0x5),0x0)
      REG_DEAD: r161:SI
deferring rescan insn with uid = 240.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 144 [ iftmp.305 ])
    (if_then_else:SI (ne (zero_extract:SI (reg:SI 161 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 144 [ iftmp.305 ])
    (if_then_else:SI (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 162)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 144 [ iftmp.305 ])))
Failed to match this instruction:
(set (reg:SI 162)
    (minus:SI (reg:SI 145 [ D.18680 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 162)
    (minus:SI (reg:SI 145 [ D.18680 ])
        (if_then_else:SI (ne (zero_extract:SI (reg:SI 161 [ <variable>.uregs+64 ])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Successfully matched this instruction:
(set (reg:SI 144 [ iftmp.305 ])
    (zero_extract:SI (reg:SI 161 [ <variable>.uregs+64 ])
        (const_int 1 [0x1])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 162)
    (minus:SI (reg:SI 145 [ D.18680 ])
        (if_then_else:SI (ne (reg:SI 144 [ iftmp.305 ])
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 162)
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 144 [ iftmp.305 ])
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
    (minus:SI (reg:SI 145 [ D.18680 ])
        (reg:SI 144 [ iftmp.305 ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 144 [ iftmp.305 ])))
Successfully matched this instruction:
(set (reg:SI 162)
    (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
    (minus:SI (reg:SI 162)
        (reg:SI 144 [ iftmp.305 ])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
    (minus:SI (reg:SI 145 [ D.18680 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 162)
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 163)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 67.
modifying insn i3    68 r163:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 68.
Failed to match this instruction:
(set (reg:SI 0 r0)
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 165)
    (and:SI (reg/f:SI 13 sp)
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 80.
modifying insn i3    81 r165:SI=sp:SI&0xffffffffffffe000
deferring rescan insn with uid = 81.
Failed to match this instruction:
(set (reg/f:SI 167 [ <variable>.task ])
    (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32]))
Failed to match this instruction:
(set (reg/v/f:SI 136 [ mm ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (reg:SI 165)
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
Failed to match this instruction:
(set (reg/v/f:SI 136 [ mm ])
    (mem/s/f/j:SI (plus:SI (mem/s/f/j:SI (plus:SI (and:SI (reg/f:SI 13 sp)
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])
            (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64]))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 170)
    (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 85.
modifying insn i3    86 {r170:SI=r169:SI!=0x0;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r169:SI
deferring rescan insn with uid = 86.
Failed to match this instruction:
(parallel [
        (set (reg:SI 170)
            (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                (const_int 0 [0x0])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 170)
    (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 140 [ end ])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg/v:SI 140 [ end ])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (reg/v:SI 139 [ start ])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (reg/v:SI 139 [ start ])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 172)
    (ltu:SI (reg/v:SI 140 [ end ])
        (reg/v:SI 139 [ start ])))
deferring deletion of insn with uid = 88.
modifying insn i3    89 {r172:SI=ltu(r140:SI,r139:SI);clobber cc:CC;}
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 89.
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (reg/v:SI 139 [ start ])))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (reg/v:SI 139 [ start ])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (reg/v:SI 140 [ end ])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (reg/v:SI 140 [ end ])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 172)
            (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 173)
    (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
            (const_int 0 [0x0]))
        (reg:SI 172)))
deferring deletion of insn with uid = 86.
modifying insn i3    91 {r173:SI=r169:SI!=0x0|r172:SI;clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r169:SI
      REG_DEAD: r172:SI
deferring rescan insn with uid = 91.
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (reg:SI 172)))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 173)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (reg:SI 172)))
Successfully matched this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
    ])
deferring deletion of insn with uid = 89.
modifying insn i3    91 {r173:SI=r169:SI!=0x0|ltu(r140:SI,r139:SI);clobber cc:CC;}
      REG_DEAD: r169:SI
      REG_UNUSED: cc:CC
deferring rescan insn with uid = 91.
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 173)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 139 [ start ])
    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 173)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 173)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 140 [ end ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
Failed to match this instruction:
(set (reg:SI 173)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
            (reg/v:SI 139 [ start ]))))
Successfully matched this instruction:
(set (subreg:SI (reg:QI 174) 0)
    (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
deferring deletion of insn with uid = 91.
modifying insn i3    92 {r174:QI#0=r169:SI!=0x0|ltu(r140:SI,r139:SI);clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r169:SI
deferring rescan insn with uid = 92.
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (subreg:SI (reg:QI 174) 0)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 140 [ end ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
Failed to match this instruction:
(set (subreg:SI (reg:QI 174) 0)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
            (reg/v:SI 139 [ start ]))))
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 139 [ start ])
    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
Failed to match this instruction:
(set (subreg:SI (reg:QI 174) 0)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (subreg:SI (reg:QI 174) 0)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 175)
    (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
deferring deletion of insn with uid = 92.
modifying insn i3    93 {r175:SI=r169:SI!=0x0|ltu(r140:SI,r139:SI);clobber cc:CC;}
      REG_UNUSED: cc:CC
      REG_DEAD: r169:SI
deferring rescan insn with uid = 93.
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg:SI 175)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 139 [ start ])
    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 175)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (clobber (reg:CC 24 cc))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg/v:SI 140 [ end ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
Failed to match this instruction:
(set (reg:SI 175)
    (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
            (const_int 0 [0x0]))
        (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
            (reg/v:SI 139 [ start ]))))
Successfully matched this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_DNE 24 cc)
            (const_int 0 [0x0]))
        (label_ref 100)
        (pc)))
deferring deletion of insn with uid = 93.
modifying other_insn    95 pc={(cc:CC_DNE==0x0)?L100:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0xf3a
deferring rescan insn with uid = 95.
modifying insn i3    94 {cc:CC_DNE=cmp(r169:SI!=0x0|ltu(r140:SI,r139:SI),0x0);r175:SI=r169:SI!=0x0|ltu(r140:SI,r139:SI);}
      REG_DEAD: r169:SI
deferring rescan insn with uid = 94.
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (reg/v:SI 139 [ start ])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (reg/v:SI 139 [ start ]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_DNE 24 cc)
            (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])))
                (const_int 0 [0x0])))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                            (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])
                    (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))))
        (set (reg/v:SI 140 [ end ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32]))
        (set (reg/v:SI 139 [ start ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                            (const_int 0 [0x0]))
                        (ltu:SI (reg/v:SI 140 [ end ])
                            (reg/v:SI 139 [ start ])))
                    (const_int 0 [0x0]))
                (label_ref 100)
                (pc)))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                            (const_int 0 [0x0]))
                        (ltu:SI (reg/v:SI 140 [ end ])
                            (reg/v:SI 139 [ start ])))
                    (const_int 0 [0x0]))
                (label_ref 100)
                (pc)))
        (set (reg:SI 175)
            (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                    (const_int 0 [0x0]))
                (ltu:SI (reg/v:SI 140 [ end ])
                    (reg/v:SI 139 [ start ]))))
    ])
Successfully matched this instruction:
(set (reg:SI 175)
    (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
            (const_int 0 [0x0]))
        (ltu:SI (reg/v:SI 140 [ end ])
            (reg/v:SI 139 [ start ]))))
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/v/f:SI 136 [ mm ])
                (const_int 60 [0x3c])))
        (set (reg/f:SI 134 [ D.19141 ])
            (plus:SI (reg/v/f:SI 136 [ mm ])
                (const_int 60 [0x3c])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 0 r0)
            (plus:SI (reg/v/f:SI 136 [ mm ])
                (const_int 60 [0x3c])))
        (set (reg/f:SI 134 [ D.19141 ])
            (plus:SI (reg/v/f:SI 136 [ mm ])
                (const_int 60 [0x3c])))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:SI 0 r0)
                (const_int 0 [0x0])))
        (set (reg/v/f:SI 137 [ vma ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 135)
        (pc)))
deferring deletion of insn with uid = 108.
modifying other_insn   110 pc={(cc:CC==0x0)?L135:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1b9
deferring rescan insn with uid = 110.
modifying insn i3   109 {cc:CC=cmp(r0:SI,0x0);r137:SI=r0:SI;}
      REG_DEAD: r0:SI
deferring rescan insn with uid = 109.
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 135)
                (pc)))
        (set (reg/v/f:SI 137 [ vma ])
            (reg:SI 0 r0))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (eq (reg:SI 0 r0)
                    (const_int 0 [0x0]))
                (label_ref 135)
                (pc)))
        (set (reg/v/f:SI 137 [ vma ])
            (reg:SI 0 r0))
    ])
Successfully matched this instruction:
(set (reg/v/f:SI 137 [ vma ])
    (reg:SI 0 r0))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref 135)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
                (reg/v:SI 140 [ end ])))
        (set (reg:SI 135 [ D.19140 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                        (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
                (reg/v:SI 140 [ end ])))
        (set (reg:SI 135 [ D.19140 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (reg:SI 135 [ D.19140 ])
            (reg/v:SI 140 [ end ]))
        (label_ref 135)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                            (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
                    (reg/v:SI 140 [ end ]))
                (label_ref 135)
                (pc)))
        (set (reg:SI 135 [ D.19140 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (geu (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                            (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
                    (reg/v:SI 140 [ end ]))
                (label_ref 135)
                (pc)))
        (set (reg:SI 135 [ D.19140 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:SI 135 [ D.19140 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
            (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32]))
Failed to match this instruction:
(set (pc)
    (if_then_else (geu (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                    (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])
            (reg/v:SI 140 [ end ]))
        (label_ref 135)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 133 [ end.889 ])
            (umin:SI (reg/v:SI 140 [ end ])
                (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                        (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])))
        (clobber (reg:CC 24 cc))
    ])
Failed to match this instruction:
(set (reg/v:SI 133 [ end.889 ])
    (umin:SI (reg/v:SI 140 [ end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 180)
    (and:SI (umax:SI (reg:SI 135 [ D.19140 ])
            (reg/v:SI 139 [ start ]))
        (const_int -4081 [0xfffffffffffff00f])))
Successfully matched this instruction:
(set (reg:SI 179)
    (and:SI (reg:SI 178)
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 122.
modifying insn i3   123 r179:SI=r178:SI&0xfffffffffffff000
      REG_DEAD: r178:SI
deferring rescan insn with uid = 123.
Failed to match this instruction:
(set (reg:SI 179)
    (and:SI (umax:SI (reg:SI 135 [ D.19140 ])
            (reg/v:SI 139 [ start ]))
        (const_int -4096 [0xfffffffffffff000])))
Successfully matched this instruction:
(set (reg:SI 181)
    (plus:SI (reg/v:SI 133 [ end.889 ])
        (const_int 4095 [0xfff])))
rejecting combination of insns 124 and 125
original costs 4 + 4 = 8
replacement cost 12
Failed to match this instruction:
(set (reg:SI 184)
    (and:SI (plus:SI (reg:SI 182)
            (const_int 15 [0xf]))
        (const_int -4081 [0xfffffffffffff00f])))
Failed to match this instruction:
(set (reg:SI 184)
    (and:SI (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4095 [0xfff]))
        (const_int -4081 [0xfffffffffffff00f])))
Successfully matched this instruction:
(set (reg:SI 181)
    (plus:SI (reg/v:SI 133 [ end.889 ])
        (const_int 4095 [0xfff])))
Successfully matched this instruction:
(set (reg:SI 184)
    (and:SI (reg:SI 181)
        (const_int -4081 [0xfffffffffffff00f])))
rejecting combination of insns 124, 125 and 126
original costs 4 + 4 + 4 = 12
replacement costs 12 + 4 = 16
Successfully matched this instruction:
(set (reg:SI 183)
    (and:SI (reg:SI 181)
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 126.
modifying insn i3   127 r183:SI=r181:SI&0xfffffffffffff000
      REG_DEAD: r181:SI
deferring rescan insn with uid = 127.
Failed to match this instruction:
(set (reg:SI 183)
    (and:SI (plus:SI (reg:SI 182)
            (const_int 15 [0xf]))
        (const_int -4096 [0xfffffffffffff000])))
Failed to match this instruction:
(set (reg:SI 183)
    (and:SI (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4095 [0xfff]))
        (const_int -4096 [0xfffffffffffff000])))
Successfully matched this instruction:
(set (reg:SI 181)
    (plus:SI (reg/v:SI 133 [ end.889 ])
        (const_int 4095 [0xfff])))
Successfully matched this instruction:
(set (reg:SI 183)
    (and:SI (reg:SI 181)
        (const_int -4096 [0xfffffffffffff000])))
rejecting combination of insns 124, 125 and 127
original costs 4 + 4 + 8 = 16
replacement costs 12 + 8 = 20
Failed to match this instruction:
(set (reg/f:SI 185 [ cpu_cache.coherent_user_range ])
    (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                (const_int 20 [0x14]))) [0 cpu_cache.coherent_user_range+0 S4 A32]))
Successfully matched this instruction:
(set (reg:SI 0 r0)
    (and:SI (reg:SI 178)
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 123.
modifying insn i3   129 r0:SI=r178:SI&0xfffffffffffff000
      REG_DEAD: r178:SI
deferring rescan insn with uid = 129.
Failed to match this instruction:
(set (reg:SI 0 r0)
    (and:SI (umax:SI (reg:SI 135 [ D.19140 ])
            (reg/v:SI 139 [ start ]))
        (const_int -4096 [0xfffffffffffff000])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (and:SI (reg:SI 181)
        (const_int -4096 [0xfffffffffffff000])))
deferring deletion of insn with uid = 127.
modifying insn i3   130 r1:SI=r181:SI&0xfffffffffffff000
      REG_DEAD: r181:SI
deferring rescan insn with uid = 130.
Failed to match this instruction:
(set (reg:SI 1 r1)
    (and:SI (plus:SI (reg:SI 182)
            (const_int 15 [0xf]))
        (const_int -4096 [0xfffffffffffff000])))
Failed to match this instruction:
(set (reg:SI 1 r1)
    (and:SI (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4095 [0xfff]))
        (const_int -4096 [0xfffffffffffff000])))
Successfully matched this instruction:
(set (reg:SI 181)
    (plus:SI (reg/v:SI 133 [ end.889 ])
        (const_int 4095 [0xfff])))
Successfully matched this instruction:
(set (reg:SI 1 r1)
    (and:SI (reg:SI 181)
        (const_int -4096 [0xfffffffffffff000])))
rejecting combination of insns 124, 125 and 130
original costs 4 + 4 + 8 = 16
replacement costs 12 + 8 = 20
Successfully matched this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                        (const_int 20 [0x14])) [0 cpu_cache.coherent_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
deferring deletion of insn with uid = 128.
modifying insn i3   131 call [[r177:SI+0x14]] argc:0x0
      REG_DEAD: r177:SI
      REG_DEAD: r0:SI
      REG_DEAD: r1:SI
deferring rescan insn with uid = 131.
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                            (const_int 20 [0x14]))) [0 cpu_cache.coherent_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
        (clobber (reg:SI 14 lr))
    ])
Failed to match this instruction:
(parallel [
        (call (mem:SI (mem/s/f/j/c:SI (const:SI (plus:SI (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)
                            (const_int 20 [0x14]))) [0 cpu_cache.coherent_user_range+0 S4 A32]) [0 S4 A32])
            (const_int 0 [0x0]))
        (use (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (reg:SI 188 [ elf_hwcap ])
    (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/c/i:SI (reg/f:SI 186) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:SI 188 [ elf_hwcap ])
    (high:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)))
Failed to match this instruction:
(set (reg:SI 187)
    (and:SI (mem/c/i:SI (lo_sum:SI (reg:SI 188 [ elf_hwcap ])
                (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 188 [ elf_hwcap ])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
deferring deletion of insn with uid = 146.
modifying other_insn   148 pc={(cc:CC_NOOV==0x0)?L190:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 148.
modifying insn i3   147 cc:CC_NOOV=cmp(zero_extract(r188:SI,0x1,0x3),0x0)
      REG_DEAD: r188:SI
deferring rescan insn with uid = 147.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (reg/f:SI 186) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 188 [ elf_hwcap ])
    (high:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (lo_sum:SI (reg:SI 188 [ elf_hwcap ])
                    (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 188 [ elf_hwcap ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/c/i:QI (reg/f:SI 186) [0 elf_hwcap+0 S1 A32])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
Failed to match this instruction:
(set (reg:SI 190)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int -17 [0xffffffffffffffef])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (and:SI (reg:SI 189 [ <variable>.uregs+64 ])
        (const_int -17 [0xffffffffffffffef])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int -17 [0xffffffffffffffef])))
Successfully matched this instruction:
(set (reg:SI 190)
    (const_int -17 [0xffffffffffffffef]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 190)))
Failed to match this instruction:
(set (reg:SI 193 [ elf_hwcap ])
    (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 192)
    (and:SI (mem/c/i:SI (reg/f:SI 191) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Failed to match this instruction:
(set (reg:SI 192)
    (and:SI (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:SI 193 [ elf_hwcap ])
    (high:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)))
Failed to match this instruction:
(set (reg:SI 192)
    (and:SI (mem/c/i:SI (lo_sum:SI (reg:SI 193 [ elf_hwcap ])
                (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) [0 elf_hwcap+0 S4 A32])
        (const_int 8 [0x8])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 193 [ elf_hwcap ])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (eq (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
deferring deletion of insn with uid = 160.
modifying other_insn   162 pc={(cc:CC_NOOV==0x0)?L190:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 162.
modifying insn i3   161 cc:CC_NOOV=cmp(zero_extract(r193:SI,0x1,0x3),0x0)
      REG_DEAD: r193:SI
deferring rescan insn with uid = 161.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (reg/f:SI 191) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 193 [ elf_hwcap ])
    (high:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)))
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/c/i:QI (lo_sum:SI (reg:SI 193 [ elf_hwcap ])
                    (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) [0 elf_hwcap+0 S1 A32])
            (const_int 1 [0x1])
            (const_int 3 [0x3]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (reg:SI 193 [ elf_hwcap ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (zero_extract:SI (mem/c/i:QI (reg/f:SI 191) [0 elf_hwcap+0 S1 A32])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
Failed to match this instruction:
(set (reg:SI 195)
    (ior:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (ior:SI (reg:SI 194 [ <variable>.uregs+64 ])
        (const_int 16 [0x10])))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (ior:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 16 [0x10])))
Successfully matched this instruction:
(set (reg:SI 195)
    (const_int 16 [0x10]))
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
            (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
    (ior:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 195)))
Successfully matched this instruction:
(set (reg:SI 196)
    (and:SI (reg:SI 142 [ sp.88 ])
        (const_int -8192 [0xffffffffffffe000])))
deferring deletion of insn with uid = 172.
modifying insn i3   173 r196:SI=r142:SI&0xffffffffffffe000
      REG_DEAD: r142:SI
deferring rescan insn with uid = 173.
Failed to match this instruction:
(set (mem/s/j:SI (plus:SI (and:SI (reg:SI 142 [ sp.88 ])
                (const_int -8192 [0xffffffffffffe000]))
            (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
    (reg:SI 198 [ <variable>.uregs ]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 196)
                    (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
        (set (reg:SI 198 [ <variable>.uregs ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg:SI 196)
                    (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
        (set (reg:SI 198 [ <variable>.uregs ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (and:SI (reg:SI 142 [ sp.88 ])
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
        (set (reg:SI 198 [ <variable>.uregs ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (and:SI (reg:SI 142 [ sp.88 ])
                        (const_int -8192 [0xffffffffffffe000]))
                    (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
        (set (reg:SI 198 [ <variable>.uregs ])
            (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32]))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 146 [ D.18679 ])
        (const_int 2048 [0x800])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ge (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 190)
        (pc)))
deferring deletion of insn with uid = 183.
modifying other_insn   185 pc={(cc:CC>=0x0)?L190:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x17d4
deferring rescan insn with uid = 185.
modifying insn i3   184 cc:CC=cmp(r146:SI,0x800)
      REG_DEAD: r146:SI
deferring rescan insn with uid = 184.
Failed to match this instruction:
(set (pc)
    (if_then_else (ge (reg:SI 146 [ D.18679 ])
            (const_int 2048 [0x800]))
        (label_ref 190)
        (pc)))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (const_int 4 [0x4]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 202)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 202)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (const_int 196612 [0x30004]))
Failed to match this instruction:
(set (reg:SI 204)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (const_int 32 [0x20])))
Successfully matched this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (reg:SI 205 [ <variable>.uregs+64 ])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Successfully matched this instruction:
(set (reg:SI 143 [ iftmp.307 ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
deferring deletion of insn with uid = 199.
modifying other_insn   243 r143:SI={(cc:CC_NOOV!=0x0)?0xfffffffffffffffe:0xfffffffffffffffc}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 243.
modifying insn i3   242 cc:CC_NOOV=cmp(zero_extract(r205:SI,0x1,0x5),0x0)
      REG_DEAD: r205:SI
deferring rescan insn with uid = 242.
Failed to match this instruction:
(set (reg:CC_NOOV 24 cc)
    (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 150 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
            (const_int 1 [0x1])
            (const_int 5 [0x5]))
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (reg:SI 143 [ iftmp.307 ])
    (if_then_else:SI (ne (zero_extract:SI (reg:SI 205 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 143 [ iftmp.307 ])
    (if_then_else:SI (ne (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 150 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int -2 [0xfffffffffffffffe])
        (const_int -4 [0xfffffffffffffffc])))
Failed to match this instruction:
(set (reg:SI 207)
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 206 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 207)
    (plus:SI (reg:SI 143 [ iftmp.307 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Failed to match this instruction:
(set (reg:SI 207)
    (plus:SI (if_then_else:SI (ne (zero_extract:SI (reg:SI 205 [ <variable>.uregs+64 ])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 206 [ <variable>.uregs+60 ])))
Successfully matched this instruction:
(set (reg:SI 143 [ iftmp.307 ])
    (zero_extract:SI (reg:SI 205 [ <variable>.uregs+64 ])
        (const_int 1 [0x1])
        (const_int 5 [0x5])))
Failed to match this instruction:
(set (reg:SI 207)
    (plus:SI (if_then_else:SI (ne (reg:SI 143 [ iftmp.307 ])
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 206 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 207)
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Failed to match this instruction:
(set (reg:SI 206 [ <variable>.uregs+60 ])
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (reg:SI 143 [ iftmp.307 ])
        (reg:SI 206 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))
        (reg:SI 206 [ <variable>.uregs+60 ])))
Failed to match this instruction:
(set (reg:SI 207)
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
    (plus:SI (reg:SI 143 [ iftmp.307 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 215.
modifying insn i3   220 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 220.
Failed to match this instruction:
(parallel [
        (use (reg:SI 147 [ D.18677 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 147 [ D.18677 ]))
    ])
Failed to match this instruction:
(parallel [
        (use (reg:SI 147 [ D.18677 ]))
        (set (reg/i:SI 0 r0)
            (reg:SI 147 [ D.18677 ]))
    ])


arm_syscall

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={19d,14u} r1={15d,7u} r2={12d,2u} r3={12d,2u} r11={1d,21u} r12={10d} r13={1d,35u,2d} r14={10d,1u} r15={9d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={23d,11u} r25={1d,31u,2d} r26={1d,20u} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r32={9d} r33={9d} r34={9d} r35={9d} r36={9d} r37={9d} r38={9d} r39={9d} r40={9d} r41={9d} r42={9d} r43={9d} r44={9d} r45={9d} r46={9d} r47={9d} r48={9d} r49={9d} r50={9d} r51={9d} r52={9d} r53={9d} r54={9d} r55={9d} r56={9d} r57={9d} r58={9d} r59={9d} r60={9d} r61={9d} r62={9d} r63={9d} r64={9d} r65={9d} r66={9d} r67={9d} r68={9d} r69={9d} r70={9d} r71={9d} r72={9d} r73={9d} r74={9d} r75={9d} r76={9d} r77={9d} r78={9d} r79={9d} r80={9d} r81={9d} r82={9d} r83={9d} r84={9d} r85={9d} r86={9d} r87={9d} r88={9d} r89={9d} r90={9d} r91={9d} r92={9d} r93={9d} r94={9d} r95={9d} r96={9d} r97={9d} r98={9d} r99={9d} r100={9d} r101={9d} r102={9d} r103={9d} r104={9d} r105={9d} r106={9d} r107={9d} r108={9d} r109={9d} r110={9d} r111={9d} r112={9d} r113={9d} r114={9d} r115={9d} r116={9d} r117={9d} r118={9d} r119={9d} r120={9d} r121={9d} r122={9d} r123={9d} r124={9d} r125={9d} r126={9d} r127={9d} r133={1d,1u,1d} r134={1d,3u} r135={1d,2u} r136={1d,2u} r137={1d,3u} r139={1d,3u} r140={1d,3u} r142={1d,1u,1d} r143={1d,1u} r144={1d,1u} r145={1d,1u} r146={1d,3u,1d} r147={11d,1u} r149={1d,3u,1d} r150={1d,19u} r151={1d,1u} r152={1d,1u} r153={1d,1u} r154={1d,5u} r155={1d,1u} r158={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r166={1d,1u} r167={1d,1u} r169={1d,1u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} r175={1d,2u} r176={1d,1u} r177={1d,1u} r178={1d,1u,1d} r179={1d,1u} r180={1d,1u} r181={1d,1u,1d} r182={1d,1u} r183={1d,1u} r184={1d,1u} r185={1d,1u} r186={1d,1u} r187={1d,1u} r188={1d,1u} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u} r193={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r200={1d,1u} r201={1d,1u} r202={1d,3u} r203={1d,1u} r204={1d,1u} r205={1d,1u} r206={1d,1u} r207={1d,1u} r209={1d,1u} 
;;    total ref usage 1433{1172d,251u,10e} in 125{116 regular + 9 call} insns.
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 149 150 151
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 149 150 151
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/kernel/traps.c:482 (set (reg/v:SI 149 [ no ])
        (reg:SI 0 r0 [ no ])) 167 {*arm_movsi_insn} (nil))

(insn 3 2 4 2 arch/arm/kernel/traps.c:482 (set (reg/v/f:SI 150 [ regs ])
        (reg:SI 1 r1 [ regs ])) 167 {*arm_movsi_insn} (nil))

(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)

(insn 7 4 8 2 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.88 ])
        (reg/v:SI 13 sp [ sp ])) 167 {*arm_movsi_insn} (nil))

(insn 8 7 9 2 arch/arm/kernel/traps.c:486 (set (reg:SI 151)
        (ashiftrt:SI (reg/v:SI 149 [ no ])
            (const_int 16 [0x10]))) 117 {*arm_shiftsi3} (nil))

(insn 9 8 10 2 arch/arm/kernel/traps.c:486 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 15 [0xf]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(jump_insn 10 9 11 2 arch/arm/kernel/traps.c:486 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 18)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5983 [0x175f])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; live  out 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150


;; Succ edge  3 [40.2%]  (fallthru)
;; Succ edge  4 [59.8%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(11){ }u11(13){ }u12(25){ }u13(26){ }}
;; lr  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 0 [r0] 1 [r1] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 0 [r0] 147
;; live  kill	 14 [lr]

;; Pred edge  2 [40.2%]  (fallthru)
(note 11 10 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(call_insn 14 11 15 3 arch/arm/kernel/traps.c:487 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("bad_syscall") [flags 0x3] <function_decl 0x111e7800 bad_syscall>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 15 14 244 3 arch/arm/kernel/traps.c:487 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 244 15 245 3 arch/arm/kernel/traps.c:487 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 3 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 245 244 18)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(11){ }u19(13){ }u20(25){ }u21(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149
;; lr  def 	 24 [cc] 146 152
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 149 150
;; live  gen 	 146 152
;; live  kill	 24 [cc]

;; Pred edge  2 [59.8%] 
(code_label 18 245 19 4 121 "" [1 uses])

(note 19 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(note 20 19 21 4 NOTE_INSN_DELETED)

(insn 21 20 22 4 arch/arm/kernel/traps.c:489 (set (reg:SI 146 [ D.18679 ])
        (zero_extend:SI (subreg:HI (reg/v:SI 149 [ no ]) 0))) 144 {*arm_zero_extendhisi2_v6} (nil))

(jump_insn 22 21 23 4 arch/arm/kernel/traps.c:489 (parallel [
            (set (pc)
                (if_then_else (leu (reg:SI 146 [ D.18679 ])
                        (const_int 5 [0x5]))
                    (mem:SI (plus:SI (mult:SI (reg:SI 146 [ D.18679 ])
                                (const_int 4 [0x4]))
                            (label_ref 23)) [0 S4 A32])
                    (label_ref 181)))
            (clobber (reg:CC 24 cc))
            (use (label_ref 23))
        ]) 265 {arm_casesi_internal} (expr_list:REG_UNUSED (reg:CC 24 cc)
        (insn_list:REG_LABEL_TARGET 181 (nil))))
;; End of basic block 4 -> ( 18 5 6 7 13 15 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 146 149 150


;; Succ edge  18 [14.3%] 
;; Succ edge  5 [14.3%] 
;; Succ edge  6 [14.3%] 
;; Succ edge  7 [14.3%] 
;; Succ edge  13 [14.3%] 
;; Succ edge  15 [14.3%] 
;; Succ edge  17 [14.3%] 

;; Insn is not within a basic block
(code_label 23 22 24 130 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 24 23 25 arch/arm/kernel/traps.c:489 (addr_vec:SI [
            (label_ref:SI 26)
            (label_ref:SI 48)
            (label_ref:SI 75)
            (label_ref:SI 142)
            (label_ref:SI 156)
            (label_ref:SI 170)
        ]) -1 (nil))

(barrier 25 24 26)

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(11){ }u28(13){ }u29(25){ }u30(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147 153 154 155 158
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 147 153 154 155 158
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 26 25 27 5 124 "" [1 uses])

(note 27 26 28 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 29 5 arch/arm/kernel/traps.c:491 (set (reg:SI 153)
        (const_int 11 [0xb])) 167 {*arm_movsi_insn} (nil))

(insn 29 28 30 5 arch/arm/kernel/traps.c:491 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 153)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (const_int 11 [0xb])
            (nil))))

(insn 30 29 31 5 arch/arm/kernel/traps.c:492 (set (reg:SI 154)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 31 30 32 5 arch/arm/kernel/traps.c:492 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 32 31 33 5 arch/arm/kernel/traps.c:493 (set (reg:SI 155)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 33 32 35 5 arch/arm/kernel/traps.c:493 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 155)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 35 33 37 5 arch/arm/kernel/traps.c:494 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(note 37 35 39 5 NOTE_INSN_DELETED)

(insn 39 37 40 5 arch/arm/kernel/traps.c:496 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 40 39 41 5 arch/arm/kernel/traps.c:496 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC32") [flags 0x82] <string_cst 0x1123f9f0>)
        (nil)))

(insn 41 40 42 5 arch/arm/kernel/traps.c:496 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(insn 42 41 43 5 arch/arm/kernel/traps.c:496 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 43 42 44 5 arch/arm/kernel/traps.c:496 (set (reg:SI 3 r3)
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(call_insn 44 43 45 5 arch/arm/kernel/traps.c:496 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 45 44 246 5 arch/arm/kernel/traps.c:497 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 154)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 154)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 246 45 247 5 arch/arm/kernel/traps.c:497 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 5 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 247 246 48)

;; Start of basic block ( 4) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u52(11){ }u53(13){ }u54(25){ }u55(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 144 145 147 160 161 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 144 145 147 160 161 162 163 164
;; live  kill	 14 [lr]

;; Pred edge  4 [14.3%] 
(code_label 48 247 49 6 125 "" [1 uses])

(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 6 arch/arm/kernel/traps.c:500 (set (reg:SI 145 [ D.18680 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 51 50 52 6 arch/arm/kernel/traps.c:500 (set (reg:SI 161 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 52 51 240 6 NOTE_INSN_DELETED)

(insn 240 52 241 6 arch/arm/kernel/traps.c:500 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 161 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 161 [ <variable>.uregs+64 ])
        (nil)))

(insn 241 240 64 6 arch/arm/kernel/traps.c:500 discrim 2 (set (reg:SI 144 [ iftmp.305 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 64 241 65 6 arch/arm/kernel/traps.c:500 discrim 3 (set (reg:SI 162)
        (minus:SI (reg:SI 145 [ D.18680 ])
            (reg:SI 144 [ iftmp.305 ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 145 [ D.18680 ])
        (expr_list:REG_DEAD (reg:SI 144 [ iftmp.305 ])
            (nil))))

(insn 65 64 67 6 arch/arm/kernel/traps.c:500 discrim 3 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 162)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 162)
        (nil)))

(note 67 65 68 6 NOTE_INSN_DELETED)

(insn 68 67 69 6 arch/arm/kernel/traps.c:501 (set (reg:SI 163)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 69 68 70 6 arch/arm/kernel/traps.c:501 (set (reg:SI 0 r0)
        (mem/s/f/j:SI (plus:SI (reg:SI 163)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 163)
        (nil)))

(insn 70 69 71 6 arch/arm/kernel/traps.c:501 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (nil))

(call_insn 71 70 72 6 arch/arm/kernel/traps.c:501 (parallel [
            (call (mem:SI (symbol_ref:SI ("ptrace_break") [flags 0x41] <function_decl 0x111aa500 ptrace_break>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 72 71 248 6 arch/arm/kernel/traps.c:502 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(jump_insn 248 72 249 6 arch/arm/kernel/traps.c:502 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 6 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 249 248 75)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u74(11){ }u75(13){ }u76(25){ }u77(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 24 [cc] 136 139 140 165 166 167 169 170 172 173 174 175
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 24 [cc] 136 139 140 165 166 167 169 170 172 173 174 175
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 75 249 76 7 126 "" [1 uses])

(note 76 75 77 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 77 76 78 7 arch/arm/kernel/traps.c:519 (set (reg/v:SI 139 [ start ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 78 77 80 7 arch/arm/kernel/traps.c:519 (set (reg/v:SI 140 [ end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 4 [0x4])) [0 <variable>.uregs+4 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 80 78 81 7 NOTE_INSN_DELETED)

(insn 81 80 82 7 arch/arm/kernel/traps.c:455 (set (reg:SI 165)
        (and:SI (reg/f:SI 13 sp)
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (nil))

(insn 82 81 83 7 arch/arm/kernel/traps.c:455 (set (reg/f:SI 167 [ <variable>.task ])
        (mem/s/f/j:SI (plus:SI (reg:SI 165)
                (const_int 12 [0xc])) [0 <variable>.task+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 83 82 84 7 arch/arm/kernel/traps.c:455 (set (reg/v/f:SI 136 [ mm ])
        (mem/s/f/j:SI (plus:SI (reg/f:SI 167 [ <variable>.task ])
                (const_int 496 [0x1f0])) [0 <variable>.active_mm+0 S4 A64])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 167 [ <variable>.task ])
        (nil)))

(insn 84 83 85 7 arch/arm/kernel/traps.c:519 (set (reg:SI 169 [ <variable>.uregs+8 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 8 [0x8])) [0 <variable>.uregs+8 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(note 85 84 86 7 NOTE_INSN_DELETED)

(note 86 85 88 7 NOTE_INSN_DELETED)

(note 88 86 89 7 NOTE_INSN_DELETED)

(note 89 88 91 7 NOTE_INSN_DELETED)

(note 91 89 92 7 NOTE_INSN_DELETED)

(note 92 91 93 7 NOTE_INSN_DELETED)

(note 93 92 94 7 NOTE_INSN_DELETED)

(insn 94 93 95 7 arch/arm/kernel/traps.c:458 (parallel [
            (set (reg:CC_DNE 24 cc)
                (compare:CC_DNE (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                            (const_int 0 [0x0]))
                        (ltu:SI (reg/v:SI 140 [ end ])
                            (reg/v:SI 139 [ start ])))
                    (const_int 0 [0x0])))
            (set (reg:SI 175)
                (ior:SI (ne:SI (reg:SI 169 [ <variable>.uregs+8 ])
                        (const_int 0 [0x0]))
                    (ltu:SI (reg/v:SI 140 [ end ])
                        (reg/v:SI 139 [ start ]))))
        ]) 287 {*ior_scc_scc_cmp} (expr_list:REG_DEAD (reg:SI 169 [ <variable>.uregs+8 ])
        (nil)))

(jump_insn 95 94 96 7 arch/arm/kernel/traps.c:458 (set (pc)
        (if_then_else (eq (reg:CC_DNE 24 cc)
                (const_int 0 [0x0]))
            (label_ref 100)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3898 [0xf3a])
            (nil))))
;; End of basic block 7 -> ( 8 9)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 140 175
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 136 139 140 175


;; Succ edge  8 [61.0%]  (fallthru)
;; Succ edge  9 [39.0%] 

;; Start of basic block ( 7) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u97(11){ }u98(13){ }u99(25){ }u100(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 147
;; live  kill	

;; Pred edge  7 [61.0%]  (fallthru)
(note 96 95 97 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 97 96 250 8 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 250 97 251 8 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 8 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 251 250 100)

;; Start of basic block ( 7) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u101(11){ }u102(13){ }u103(25){ }u104(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 134 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 139 140 175
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 134 137
;; live  kill	 14 [lr]

;; Pred edge  7 [39.0%] 
(code_label 100 251 101 9 133 "" [1 uses])

(note 101 100 102 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 102 101 103 9 arch/arm/kernel/traps.c:461 (set (reg/f:SI 134 [ D.19141 ])
        (plus:SI (reg/v/f:SI 136 [ mm ])
            (const_int 60 [0x3c]))) 4 {*arm_addsi3} (nil))

(insn 103 102 104 9 arch/arm/kernel/traps.c:461 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (nil))

(call_insn 104 103 105 9 arch/arm/kernel/traps.c:461 (parallel [
            (call (mem:SI (symbol_ref:SI ("down_read") [flags 0x41] <function_decl 0x10cb2700 down_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 105 104 106 9 arch/arm/kernel/traps.c:462 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ mm ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 136 [ mm ])
        (nil)))

(insn 106 105 107 9 arch/arm/kernel/traps.c:462 (set (reg:SI 1 r1)
        (reg/v:SI 139 [ start ])) 167 {*arm_movsi_insn} (nil))

(call_insn 107 106 108 9 arch/arm/kernel/traps.c:462 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("find_vma") [flags 0x41] <function_decl 0x1118a380 find_vma>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 108 107 109 9 NOTE_INSN_DELETED)

(insn 109 108 110 9 arch/arm/kernel/traps.c:463 (parallel [
            (set (reg:CC 24 cc)
                (compare:CC (reg:SI 0 r0)
                    (const_int 0 [0x0])))
            (set (reg/v/f:SI 137 [ vma ])
                (reg:SI 0 r0))
        ]) 174 {*movsi_compare0} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 110 109 111 9 arch/arm/kernel/traps.c:463 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 441 [0x1b9])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175


;; Succ edge  10 [95.6%]  (fallthru)
;; Succ edge  12 [4.4%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u117(11){ }u118(13){ }u119(25){ }u120(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 140
;; lr  def 	 24 [cc] 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 137 139 140 175
;; live  gen 	 24 [cc] 135
;; live  kill	

;; Pred edge  9 [95.6%]  (fallthru)
(note 111 110 112 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 112 111 113 10 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 135 [ D.19140 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                (const_int 4 [0x4])) [0 <variable>.vm_start+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 113 112 114 10 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.19140 ])
            (reg/v:SI 140 [ end ]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 114 113 115 10 arch/arm/kernel/traps.c:463 discrim 1 (set (pc)
        (if_then_else (geu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 135)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175


;; Succ edge  11 [61.0%]  (fallthru)
;; Succ edge  12 [39.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u125(11){ }u126(13){ }u127(25){ }u128(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 133 147 176 177 178 179 180 181 182 183 184 185
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134 135 137 139 140 175
;; live  gen 	 0 [r0] 1 [r1] 133 147 176 177 178 179 180 181 182 183 184 185
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  10 [61.0%]  (fallthru)
(note 115 114 116 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 116 115 117 11 arch/arm/kernel/traps.c:463 discrim 1 (set (reg:SI 176 [ <variable>.vm_end ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 137 [ vma ])
                (const_int 8 [0x8])) [0 <variable>.vm_end+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 137 [ vma ])
        (nil)))

(insn 117 116 118 11 arch/arm/kernel/traps.c:463 discrim 1 (parallel [
            (set (reg/v:SI 133 [ end.889 ])
                (umin:SI (reg/v:SI 140 [ end ])
                    (reg:SI 176 [ <variable>.vm_end ])))
            (clobber (reg:CC 24 cc))
        ]) 107 {*arm_uminsi3} (expr_list:REG_DEAD (reg:SI 176 [ <variable>.vm_end ])
        (expr_list:REG_DEAD (reg/v:SI 140 [ end ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(insn 118 117 119 11 arch/arm/kernel/traps.c:469 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.19141 ])
        (nil)))

(call_insn 119 118 120 11 arch/arm/kernel/traps.c:469 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 120 119 121 11 arch/arm/kernel/traps.c:470 (set (reg/f:SI 177)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111974e0 cpu_cache>)) 167 {*arm_movsi_insn} (nil))

(insn 121 120 122 11 arch/arm/kernel/traps.c:470 (parallel [
            (set (reg:SI 178)
                (umax:SI (reg:SI 135 [ D.19140 ])
                    (reg/v:SI 139 [ start ])))
            (clobber (reg:CC 24 cc))
        ]) 106 {*arm_umaxsi3} (expr_list:REG_DEAD (reg/v:SI 139 [ start ])
        (expr_list:REG_DEAD (reg:SI 135 [ D.19140 ])
            (expr_list:REG_UNUSED (reg:CC 24 cc)
                (nil)))))

(note 122 121 123 11 NOTE_INSN_DELETED)

(note 123 122 124 11 NOTE_INSN_DELETED)

(insn 124 123 125 11 arch/arm/kernel/traps.c:470 (set (reg:SI 182)
        (plus:SI (reg/v:SI 133 [ end.889 ])
            (const_int 4080 [0xff0]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg/v:SI 133 [ end.889 ])
        (nil)))

(insn 125 124 126 11 arch/arm/kernel/traps.c:470 (set (reg:SI 181)
        (plus:SI (reg:SI 182)
            (const_int 15 [0xf]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_EQUAL (plus:SI (reg/v:SI 133 [ end.889 ])
                (const_int 4095 [0xfff]))
            (nil))))

(note 126 125 127 11 NOTE_INSN_DELETED)

(note 127 126 128 11 NOTE_INSN_DELETED)

(note 128 127 129 11 NOTE_INSN_DELETED)

(insn 129 128 130 11 arch/arm/kernel/traps.c:470 (set (reg:SI 0 r0)
        (and:SI (reg:SI 178)
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 178)
        (nil)))

(insn 130 129 131 11 arch/arm/kernel/traps.c:470 (set (reg:SI 1 r1)
        (and:SI (reg:SI 181)
            (const_int -4096 [0xfffffffffffff000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 181)
        (nil)))

(call_insn 131 130 132 11 arch/arm/kernel/traps.c:470 (parallel [
            (call (mem:SI (mem/s/f/j/c:SI (plus:SI (reg/f:SI 177)
                            (const_int 20 [0x14])) [0 cpu_cache.coherent_user_range+0 S4 A32]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 246 {*call_mem} (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (nil))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 132 131 252 11 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 175)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 175)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(jump_insn 252 132 253 11 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 11 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 253 252 135)

;; Start of basic block ( 9 10) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u154(11){ }u155(13){ }u156(25){ }u157(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 147
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 134
;; live  gen 	 0 [r0] 147
;; live  kill	 14 [lr]

;; Pred edge  9 [4.4%] 
;; Pred edge  10 [39.0%] 
(code_label 135 253 136 12 134 "" [2 uses])

(note 136 135 137 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 137 136 138 12 arch/arm/kernel/traps.c:473 (set (reg:SI 0 r0)
        (reg/f:SI 134 [ D.19141 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 134 [ D.19141 ])
        (nil)))

(call_insn 138 137 139 12 arch/arm/kernel/traps.c:473 (parallel [
            (call (mem:SI (symbol_ref:SI ("up_read") [flags 0x41] <function_decl 0x10cb2900 up_read>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 139 138 254 12 arch/arm/kernel/traps.c:520 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 254 139 255 12 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 12 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 255 254 142)

;; Start of basic block ( 4) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u161(11){ }u162(13){ }u163(25){ }u164(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 186 187 188
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 24 [cc] 186 187 188
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 142 255 143 13 127 "" [1 uses])

(note 143 142 144 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 144 143 145 13 arch/arm/kernel/traps.c:523 (set (reg/f:SI 186)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 145 144 146 13 arch/arm/kernel/traps.c:523 (set (reg:SI 188 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 186) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 186)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(note 146 145 147 13 NOTE_INSN_DELETED)

(insn 147 146 148 13 arch/arm/kernel/traps.c:523 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 188 [ elf_hwcap ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 188 [ elf_hwcap ])
        (nil)))

(jump_insn 148 147 149 13 arch/arm/kernel/traps.c:523 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 13 -> ( 20 14)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150


;; Succ edge  20 [61.0%] 
;; Succ edge  14 [39.0%]  (fallthru)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u169(11){ }u170(13){ }u171(25){ }u172(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 147 189 190
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 147 189 190
;; live  kill	

;; Pred edge  13 [39.0%]  (fallthru)
(note 149 148 150 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 150 149 151 14 arch/arm/kernel/traps.c:525 (set (reg:SI 189 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 151 150 152 14 arch/arm/kernel/traps.c:525 (set (reg:SI 190)
        (and:SI (reg:SI 189 [ <variable>.uregs+64 ])
            (const_int -17 [0xffffffffffffffef]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 189 [ <variable>.uregs+64 ])
        (nil)))

(insn 152 151 153 14 arch/arm/kernel/traps.c:525 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 190)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 190)
        (nil)))

(insn 153 152 256 14 arch/arm/kernel/traps.c:526 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(jump_insn 256 153 257 14 arch/arm/kernel/traps.c:526 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 14 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 257 256 156)

;; Start of basic block ( 4) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u178(11){ }u179(13){ }u180(25){ }u181(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 191 192 193
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 24 [cc] 191 192 193
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 156 257 157 15 128 "" [1 uses])

(note 157 156 158 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 158 157 159 15 arch/arm/kernel/traps.c:529 (set (reg/f:SI 191)
        (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>)) 167 {*arm_movsi_insn} (nil))

(insn 159 158 160 15 arch/arm/kernel/traps.c:529 (set (reg:SI 193 [ elf_hwcap ])
        (mem/c/i:SI (reg/f:SI 191) [0 elf_hwcap+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 191)
        (expr_list:REG_EQUAL (mem/c/i:SI (symbol_ref:SI ("elf_hwcap") [flags 0xc0] <var_decl 0x512d73c0 elf_hwcap>) [0 elf_hwcap+0 S4 A32])
            (nil))))

(note 160 159 161 15 NOTE_INSN_DELETED)

(insn 161 160 162 15 arch/arm/kernel/traps.c:529 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 193 [ elf_hwcap ])
                (const_int 1 [0x1])
                (const_int 3 [0x3]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 193 [ elf_hwcap ])
        (nil)))

(jump_insn 162 161 163 15 arch/arm/kernel/traps.c:529 (set (pc)
        (if_then_else (eq (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 15 -> ( 20 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150


;; Succ edge  20 [61.0%] 
;; Succ edge  16 [39.0%]  (fallthru)

;; Start of basic block ( 15) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u186(11){ }u187(13){ }u188(25){ }u189(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 150
;; lr  def 	 147 194 195
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 150
;; live  gen 	 147 194 195
;; live  kill	

;; Pred edge  15 [39.0%]  (fallthru)
(note 163 162 164 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 164 163 165 16 arch/arm/kernel/traps.c:531 (set (reg:SI 194 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 165 164 166 16 arch/arm/kernel/traps.c:531 (set (reg:SI 195)
        (ior:SI (reg:SI 194 [ <variable>.uregs+64 ])
            (const_int 16 [0x10]))) 89 {*arm_iorsi3} (expr_list:REG_DEAD (reg:SI 194 [ <variable>.uregs+64 ])
        (nil)))

(insn 166 165 167 16 arch/arm/kernel/traps.c:531 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
        (reg:SI 195)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 195)
        (nil)))

(insn 167 166 258 16 arch/arm/kernel/traps.c:532 (set (reg:SI 147 [ D.18677 ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(jump_insn 258 167 259 16 arch/arm/kernel/traps.c:532 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 16 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 259 258 170)

;; Start of basic block ( 4) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u195(11){ }u196(13){ }u197(25){ }u198(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 142 150
;; lr  def 	 147 196 197 198
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 142 150
;; live  gen 	 147 196 197 198
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 170 259 171 17 129 "" [1 uses])

(note 171 170 172 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 172 171 173 17 NOTE_INSN_DELETED)

(insn 173 172 174 17 arch/arm/kernel/traps.c:535 (set (reg:SI 196)
        (and:SI (reg:SI 142 [ sp.88 ])
            (const_int -8192 [0xffffffffffffe000]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 142 [ sp.88 ])
        (nil)))

(insn 174 173 175 17 arch/arm/kernel/traps.c:535 (set (reg:SI 198 [ <variable>.uregs ])
        (mem/s/j:SI (reg/v/f:SI 150 [ regs ]) [0 <variable>.uregs+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(insn 175 174 177 17 arch/arm/kernel/traps.c:535 (set (mem/s/j:SI (plus:SI (reg:SI 196)
                (const_int 96 [0x60])) [0 <variable>.tp_value+0 S4 A64])
        (reg:SI 198 [ <variable>.uregs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 196)
        (nil)))

(insn 177 175 178 17 arch/arm/kernel/traps.c:539 (asm_operands/v ("mcr p15, 0, %0, c13, c0, 3") ("") 0 [
            (reg:SI 198 [ <variable>.uregs ])
        ]
         [
            (asm_input:SI ("r") 0)
        ] 6977136) -1 (expr_list:REG_DEAD (reg:SI 198 [ <variable>.uregs ])
        (nil)))

(insn 178 177 260 17 arch/arm/kernel/traps.c:550 (set (reg:SI 147 [ D.18677 ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(jump_insn 260 178 261 17 arch/arm/kernel/traps.c:550 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 17 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 261 260 181)

;; Start of basic block ( 4) -> 18
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u206(11){ }u207(13){ }u208(25){ }u209(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 24 [cc] 200
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 149 150
;; live  gen 	 24 [cc] 200
;; live  kill	

;; Pred edge  4 [14.3%] 
(code_label 181 261 182 18 123 "" [1 uses])

(note 182 181 183 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 183 182 184 18 NOTE_INSN_DELETED)

(insn 184 183 185 18 arch/arm/kernel/traps.c:609 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 146 [ D.18679 ])
            (const_int 2048 [0x800]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.18679 ])
        (nil)))

(jump_insn 185 184 186 18 arch/arm/kernel/traps.c:609 (set (pc)
        (if_then_else (ge (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 190)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
            (nil))))
;; End of basic block 18 -> ( 19 20)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 149 150


;; Succ edge  19 [39.0%]  (fallthru)
;; Succ edge  20 [61.0%] 

;; Start of basic block ( 18) -> 19
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u214(11){ }u215(13){ }u216(25){ }u217(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 147
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  gen 	 147
;; live  kill	

;; Pred edge  18 [39.0%]  (fallthru)
(note 186 185 187 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 187 186 262 19 arch/arm/kernel/traps.c:610 (set (reg:SI 147 [ D.18677 ])
        (const_int -38 [0xffffffffffffffda])) 167 {*arm_movsi_insn} (nil))

(jump_insn 262 187 263 19 (set (pc)
        (label_ref 224)) -1 (nil))
;; End of basic block 19 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%] 

(barrier 263 262 190)

;; Start of basic block ( 13 15 18) -> 20
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u218(11){ }u219(13){ }u220(25){ }u221(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 143 147 201 202 203 204 205 206 207 209
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 149 150
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 24 [cc] 143 147 201 202 203 204 205 206 207 209
;; live  kill	 14 [lr]

;; Pred edge  13 [61.0%] 
;; Pred edge  15 [61.0%] 
;; Pred edge  18 [61.0%] 
(code_label 190 263 191 20 135 "" [3 uses])

(note 191 190 192 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 192 191 193 20 arch/arm/kernel/traps.c:628 (set (reg:SI 201)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 193 192 194 20 arch/arm/kernel/traps.c:628 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 201)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 194 193 195 20 arch/arm/kernel/traps.c:629 (set (reg:SI 202)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 195 194 196 20 arch/arm/kernel/traps.c:629 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 196 195 197 20 arch/arm/kernel/traps.c:630 (set (reg:SI 203)
        (const_int 196612 [0x30004])) 167 {*arm_movsi_insn} (nil))

(insn 197 196 198 20 arch/arm/kernel/traps.c:630 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 203)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 203)
        (expr_list:REG_EQUAL (const_int 196612 [0x30004])
            (nil))))

(insn 198 197 199 20 arch/arm/kernel/traps.c:632 (set (reg:SI 205 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 199 198 242 20 NOTE_INSN_DELETED)

(insn 242 199 243 20 arch/arm/kernel/traps.c:631 discrim 2 (set (reg:CC_NOOV 24 cc)
        (compare:CC_NOOV (zero_extract:SI (reg:SI 205 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))) 71 {*zeroextractsi_compare0_scratch} (expr_list:REG_DEAD (reg:SI 205 [ <variable>.uregs+64 ])
        (nil)))

(insn 243 242 211 20 arch/arm/kernel/traps.c:631 discrim 2 (set (reg:SI 143 [ iftmp.307 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int -2 [0xfffffffffffffffe])
            (const_int -4 [0xfffffffffffffffc]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 211 243 212 20 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 206 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 150 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 212 211 213 20 arch/arm/kernel/traps.c:631 discrim 3 (set (reg:SI 207)
        (plus:SI (reg:SI 143 [ iftmp.307 ])
            (reg:SI 206 [ <variable>.uregs+60 ]))) 4 {*arm_addsi3} (expr_list:REG_DEAD (reg:SI 206 [ <variable>.uregs+60 ])
        (expr_list:REG_DEAD (reg:SI 143 [ iftmp.307 ])
            (nil))))

(insn 213 212 215 20 arch/arm/kernel/traps.c:631 discrim 3 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 207)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 207)
        (nil)))

(note 215 213 217 20 NOTE_INSN_DELETED)

(insn 217 215 218 20 arch/arm/kernel/traps.c:634 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 218 217 219 20 arch/arm/kernel/traps.c:634 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC33") [flags 0x82] <string_cst 0x113100c0>)
        (nil)))

(insn 219 218 220 20 arch/arm/kernel/traps.c:634 (set (reg:SI 1 r1)
        (reg/v/f:SI 150 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 150 [ regs ])
        (nil)))

(insn 220 219 221 20 arch/arm/kernel/traps.c:634 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 221 220 222 20 arch/arm/kernel/traps.c:634 (set (reg:SI 3 r3)
        (reg/v:SI 149 [ no ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 149 [ no ])
        (nil)))

(call_insn 222 221 223 20 arch/arm/kernel/traps.c:634 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 223 222 224 20 arch/arm/kernel/traps.c:635 (set (reg:SI 147 [ D.18677 ])
        (reg:SI 202)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 202)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))
;; End of basic block 20 -> ( 21)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147


;; Succ edge  21 [100.0%]  (fallthru)

;; Start of basic block ( 11 3 5 6 12 14 20 16 17 8 19) -> 21
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u250(11){ }u251(13){ }u252(25){ }u253(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 147
;; lr  def 	 0 [r0]
;; live  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 147
;; live  gen 	 0 [r0]
;; live  kill	

;; Pred edge  11 [100.0%] 
;; Pred edge  3 [100.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%] 
;; Pred edge  12 [100.0%] 
;; Pred edge  14 [100.0%] 
;; Pred edge  20 [100.0%]  (fallthru)
;; Pred edge  16 [100.0%] 
;; Pred edge  17 [100.0%] 
;; Pred edge  8 [100.0%] 
;; Pred edge  19 [100.0%] 
(code_label 224 223 225 21 122 "" [10 uses])

(note 225 224 230 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 230 225 236 21 arch/arm/kernel/traps.c:636 (set (reg/i:SI 0 r0)
        (reg:SI 147 [ D.18677 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 147 [ D.18677 ])
        (nil)))

(insn 236 230 0 21 arch/arm/kernel/traps.c:636 (use (reg/i:SI 0 r0)) -1 (nil))
;; End of basic block 21 -> ( 1)
;; lr  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 0 [r0] 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 20.
deleting insn with uid = 37.
deleting insn with uid = 52.
deleting insn with uid = 67.
deleting insn with uid = 80.
deleting insn with uid = 85.
deleting insn with uid = 86.
deleting insn with uid = 88.
deleting insn with uid = 89.
deleting insn with uid = 91.
deleting insn with uid = 92.
deleting insn with uid = 93.
deleting insn with uid = 108.
deleting insn with uid = 122.
deleting insn with uid = 123.
deleting insn with uid = 126.
deleting insn with uid = 127.
deleting insn with uid = 128.
deleting insn with uid = 146.
deleting insn with uid = 160.
deleting insn with uid = 172.
deleting insn with uid = 183.
deleting insn with uid = 199.
deleting insn with uid = 215.
rescanning insn with uid = 21.
deleting insn with uid = 21.
rescanning insn with uid = 42.
deleting insn with uid = 42.
rescanning insn with uid = 68.
deleting insn with uid = 68.
rescanning insn with uid = 81.
deleting insn with uid = 81.
rescanning insn with uid = 94.
deleting insn with uid = 94.
verify found no changes in insn with uid = 95.
rescanning insn with uid = 109.
deleting insn with uid = 109.
verify found no changes in insn with uid = 110.
rescanning insn with uid = 129.
deleting insn with uid = 129.
rescanning insn with uid = 130.
deleting insn with uid = 130.
rescanning insn with uid = 131.
deleting insn with uid = 131.
rescanning insn with uid = 147.
deleting insn with uid = 147.
verify found no changes in insn with uid = 148.
rescanning insn with uid = 161.
deleting insn with uid = 161.
verify found no changes in insn with uid = 162.
rescanning insn with uid = 173.
deleting insn with uid = 173.
rescanning insn with uid = 184.
deleting insn with uid = 184.
rescanning insn with uid = 185.
deleting insn with uid = 185.
rescanning insn with uid = 220.
deleting insn with uid = 220.
rescanning insn with uid = 240.
deleting insn with uid = 240.
verify found no changes in insn with uid = 241.
rescanning insn with uid = 242.
deleting insn with uid = 242.
verify found no changes in insn with uid = 243.
ending the processing of deferred insns

;; Function do_undefinstr (do_undefinstr)[0:1068]

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
insn_cost 2: 4
insn_cost 6: 4
insn_cost 7: 4
insn_cost 138: 4
insn_cost 139: 16
insn_cost 19: 4
insn_cost 20: 4
insn_cost 21: 4
insn_cost 24: 4
insn_cost 25: 4
insn_cost 26: 0
insn_cost 28: 4
insn_cost 141: 0
insn_cost 34: 4
insn_cost 35: 0
insn_cost 38: 4
insn_cost 39: 0
insn_cost 40: 4
insn_cost 41: 4
insn_cost 42: 8
insn_cost 43: 4
insn_cost 44: 0
insn_cost 46: 4
insn_cost 47: 0
insn_cost 48: 4
insn_cost 49: 4
insn_cost 50: 4
insn_cost 51: 4
insn_cost 143: 0
insn_cost 56: 4
insn_cost 57: 0
insn_cost 58: 4
insn_cost 63: 8
insn_cost 64: 0
insn_cost 65: 4
insn_cost 66: 8
insn_cost 67: 4
insn_cost 68: 4
insn_cost 93: 4
insn_cost 145: 0
insn_cost 72: 4
insn_cost 73: 4
insn_cost 74: 4
insn_cost 75: 4
insn_cost 76: 0
insn_cost 78: 4
insn_cost 79: 4
insn_cost 80: 4
insn_cost 81: 4
insn_cost 82: 4
insn_cost 83: 0
insn_cost 85: 4
insn_cost 88: 4
insn_cost 94: 4
insn_cost 95: 0
insn_cost 99: 8
insn_cost 100: 4
insn_cost 101: 0
insn_cost 102: 4
insn_cost 103: 0
insn_cost 105: 4
insn_cost 106: 4
insn_cost 107: 0
insn_cost 108: 4
insn_cost 109: 4
insn_cost 110: 0
insn_cost 113: 4
insn_cost 114: 4
insn_cost 115: 4
insn_cost 116: 4
insn_cost 117: 8
insn_cost 118: 4
insn_cost 119: 4
insn_cost 121: 8
insn_cost 122: 4
insn_cost 123: 4
insn_cost 124: 8
insn_cost 125: 4
insn_cost 126: 4
insn_cost 127: 4
insn_cost 128: 0
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Successfully matched this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                    (const_int 32 [0x20]))
                (const_int 0 [0x0])))
        (set (reg:SI 148)
            (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 142 [ correction ])
    (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 4 [0x4])))
deferring deletion of insn with uid = 7.
modifying other_insn   139 r142:SI={(cc:CC_NOOV!=0x0)?0x2:0x4}
      REG_DEAD: cc:CC
deferring rescan insn with uid = 139.
modifying insn i3   138 {cc:CC_NOOV=cmp(r149:SI&0x20,0x0);r148:SI=r149:SI&0x20;}
deferring rescan insn with uid = 138.
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 147 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg/v/f:SI 147 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 0 r0 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC_NOOV 24 cc)
            (compare:CC_NOOV (zero_extract:SI (mem/s/j:QI (plus:SI (reg:SI 0 r0 [ regs ])
                            (const_int 64 [0x40])) [0 <variable>.uregs+64 S1 A32])
                    (const_int 1 [0x1])
                    (const_int 5 [0x5]))
                (const_int 0 [0x0])))
        (set (reg:SI 148)
            (and:SI (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                        (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])
                (const_int 32 [0x20])))
        (set (reg:SI 149 [ <variable>.uregs+64 ])
            (mem/s/j:SI (plus:SI (reg:SI 0 r0 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (set (reg/v/f:SI 147 [ regs ])
            (reg:SI 0 r0 [ regs ]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 142 [ correction ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 149 [ <variable>.uregs+64 ])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5]))
                    (const_int 0 [0x0]))
                (const_int 2 [0x2])
                (const_int 4 [0x4])))
        (set (reg:SI 148)
            (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v:SI 142 [ correction ])
            (if_then_else:SI (ne (zero_extract:SI (reg:SI 149 [ <variable>.uregs+64 ])
                        (const_int 1 [0x1])
                        (const_int 5 [0x5]))
                    (const_int 0 [0x0]))
                (const_int 2 [0x2])
                (const_int 4 [0x4])))
        (set (reg:SI 148)
            (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                (const_int 32 [0x20])))
    ])
Successfully matched this instruction:
(set (reg:SI 148)
    (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
        (const_int 32 [0x20])))
Failed to match this instruction:
(set (reg/v:SI 142 [ correction ])
    (if_then_else:SI (ne (zero_extract:SI (reg:SI 149 [ <variable>.uregs+64 ])
                (const_int 1 [0x1])
                (const_int 5 [0x5]))
            (const_int 0 [0x0]))
        (const_int 2 [0x2])
        (const_int 4 [0x4])))
Failed to match this instruction:
(set (reg:SI 146 [ D.18571 ])
    (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 146 [ D.18571 ])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg/v:SI 142 [ correction ])))
Failed to match this instruction:
(set (reg:SI 146 [ D.18571 ])
    (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(set (reg:SI 150 [ <variable>.uregs+60 ])
    (ne (reg:CC_NOOV 24 cc)
        (const_int 0 [0x0])))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (reg/v:SI 142 [ correction ])))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (reg/v:SI 142 [ correction ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (reg/v:SI 142 [ correction ])))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (reg/v:SI 142 [ correction ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                        (const_int 0 [0x0]))
                    (const_int 2 [0x2])
                    (const_int 4 [0x4]))))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                        (const_int 0 [0x0]))
                    (const_int 2 [0x2])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                        (const_int 0 [0x0]))
                    (const_int 2 [0x2])
                    (const_int 4 [0x4]))))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
                (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                        (const_int 0 [0x0]))
                    (const_int 2 [0x2])
                    (const_int 4 [0x4]))))
    ])
Failed to match this instruction:
(set (reg:SI 146 [ D.18571 ])
    (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))))
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
                (reg/v:SI 142 [ correction ])))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
                (reg/v:SI 142 [ correction ])))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
                (reg/v:SI 142 [ correction ])))
        (set (reg:SI 146 [ D.18571 ])
            (minus:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                        (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
                (reg/v:SI 142 [ correction ])))
    ])
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
            (const_int 31 [0x1f]))
        (const_int 19 [0x13])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 151)
            (const_int 19 [0x13]))
        (label_ref 31)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                (const_int 31 [0x1f]))
            (const_int 19 [0x13]))
        (label_ref 31)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 148)
            (const_int 0 [0x0]))
        (label_ref 54)
        (pc)))
Successfully matched this instruction:
(set (reg/v:SI 141 [ instr ])
    (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
deferring deletion of insn with uid = 40.
modifying insn i3    41 r141:SI=zero_extend(r2:HI)
      REG_DEAD: r2:SI
deferring rescan insn with uid = 41.
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))
                (reg:SI 153)))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))
                (reg:SI 153)))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg/v:SI 141 [ instr ])
        (const_int 59392 [0xe800])))
Successfully matched this instruction:
(set (pc)
    (if_then_else (ltu (reg:CC 24 cc)
            (const_int 0 [0x0]))
        (label_ref 59)
        (pc)))
deferring deletion of insn with uid = 42.
modifying other_insn    44 pc={(ltu(cc:CC,0x0))?L59:pc}
      REG_DEAD: cc:CC
      REG_BR_PROB: 0x1388
deferring rescan insn with uid = 44.
modifying insn i3    43 cc:CC=cmp(r141:SI,0xe800)
deferring rescan insn with uid = 43.
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:HI 2 r2 [ __r2 ])
                (const_int -6144 [0xffffffffffffe800])))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (reg:CC 24 cc)
            (compare:CC (reg:HI 2 r2 [ __r2 ])
                (const_int -6144 [0xffffffffffffe800])))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg/v:SI 141 [ instr ])
            (const_int 59392 [0xe800]))
        (label_ref 59)
        (pc)))
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg:HI 2 r2 [ __r2 ])
                    (const_int -6144 [0xffffffffffffe800]))
                (label_ref 59)
                (pc)))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Failed to match this instruction:
(parallel [
        (set (pc)
            (if_then_else (ltu (reg:HI 2 r2 [ __r2 ])
                    (const_int -6144 [0xffffffffffffe800]))
                (label_ref 59)
                (pc)))
        (set (reg/v:SI 141 [ instr ])
            (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
    ])
Successfully matched this instruction:
(set (reg/v:SI 141 [ instr ])
    (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ltu (reg:HI 2 r2 [ __r2 ])
            (const_int -6144 [0xffffffffffffe800]))
        (label_ref 59)
        (pc)))
Successfully matched this instruction:
(set (reg:SI 154 [ __r2.298 ])
    (zero_extend:SI (reg:HI 2 r2 [ __r2 ])))
deferring deletion of insn with uid = 48.
modifying insn i3    50 r154:SI=zero_extend(r2:HI)
      REG_DEAD: r2:SI
deferring rescan insn with uid = 50.
Successfully matched this instruction:
(set (reg/v:SI 141 [ instr ])
    (ior:SI (ashift:SI (reg/v:SI 141 [ instr ])
            (const_int 16 [0x10]))
        (reg:SI 154 [ __r2.298 ])))
deferring deletion of insn with uid = 49.
modifying insn i3    51 r141:SI=r141:SI<<0x10|r154:SI
      REG_DEAD: r154:SI
deferring rescan insn with uid = 51.
Failed to match this instruction:
(set (reg/v:SI 141 [ instr ])
    (ior:SI (ashift:SI (reg/v:SI 141 [ instr ])
            (const_int 16 [0x10]))
        (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))))
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ hook ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 157)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])
Failed to match this instruction:
(parallel [
        (set (reg/v/f:SI 135 [ hook ])
            (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32]))
        (set (reg/f:SI 157)
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
    ])
Failed to match this instruction:
(set (reg:SI 158)
    (and:SI (reg/v:SI 141 [ instr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg/v:SI 141 [ instr ])
            (reg:SI 159 [ <variable>.instr_mask ]))
        (reg:SI 160 [ <variable>.instr_val ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg/v:SI 141 [ instr ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                    (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32]))
        (reg:SI 160 [ <variable>.instr_val ])))
Failed to match this instruction:
(set (reg:SI 158)
    (and:SI (reg/v:SI 141 [ instr ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg/v:SI 141 [ instr ])
            (reg:SI 159 [ <variable>.instr_mask ]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 160 [ <variable>.instr_val ])
    (and:SI (reg/v:SI 141 [ instr ])
        (reg:SI 159 [ <variable>.instr_mask ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 160 [ <variable>.instr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 158)
            (reg:SI 160 [ <variable>.instr_val ]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg/v:SI 141 [ instr ])
                (reg:SI 159 [ <variable>.instr_mask ]))
            (reg:SI 160 [ <variable>.instr_val ]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 158)
            (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                    (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])
        (reg:SI 163 [ <variable>.uregs+64 ])))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 163 [ <variable>.uregs+64 ])
    (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
            (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32]))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (reg:SI 163 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
            (reg:SI 163 [ <variable>.uregs+64 ]))
        (reg:SI 164 [ <variable>.cpsr_val ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                    (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])
            (reg:SI 163 [ <variable>.uregs+64 ]))
        (reg:SI 164 [ <variable>.cpsr_val ])))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])
        (reg:SI 163 [ <variable>.uregs+64 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
            (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                    (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32]))
        (reg:SI 164 [ <variable>.cpsr_val ])))
Failed to match this instruction:
(set (reg:SI 161)
    (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
            (reg:SI 163 [ <variable>.uregs+64 ]))
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])))
Successfully matched this instruction:
(set (reg:SI 164 [ <variable>.cpsr_val ])
    (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
        (reg:SI 163 [ <variable>.uregs+64 ])))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 164 [ <variable>.cpsr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 161)
            (reg:SI 164 [ <variable>.cpsr_val ]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
                (reg:SI 163 [ <variable>.uregs+64 ]))
            (reg:SI 164 [ <variable>.cpsr_val ]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg:SI 161)
            (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                    (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32]))
        (label_ref 86)
        (pc)))
Failed to match this instruction:
(set (reg:CC 24 cc)
    (ne (reg:SI 161)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 135 [ hook ])
            (reg/f:SI 174))
        (label_ref 92)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (ne (reg/v/f:SI 135 [ hook ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (label_ref 92)
        (pc)))
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg/v/f:SI 137 [ fn ])
            (const_int 0 [0x0]))
        (label_ref 111)
        (pc)))
Successfully matched this instruction:
(set (reg:CC 24 cc)
    (compare:CC (reg:SI 0 r0)
        (const_int 0 [0x0])))
deferring deletion of insn with uid = 108.
modifying insn i3   109 cc:CC=cmp(r0:SI,0x0)
      REG_DEAD: r0:SI
deferring rescan insn with uid = 109.
Failed to match this instruction:
(set (pc)
    (if_then_else (eq (reg:SI 0 r0)
            (const_int 0 [0x0]))
        (label_ref:SI 134)
        (pc)))
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
    (const_int 4 [0x4]))
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 169)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(parallel [
        (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                    (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
            (const_int 0 [0x0]))
        (set (reg:SI 169)
            (const_int 0 [0x0]))
    ])
Failed to match this instruction:
(set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
            (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
    (const_int 196609 [0x30001]))
Failed to match this instruction:
(set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
    (const_int 6 [0x6]))
Successfully matched this instruction:
(set (reg:SI 2 r2)
    (plus:SI (reg/f:SI 25 sfp)
        (const_int -128 [0xffffffffffffff80])))
deferring deletion of insn with uid = 121.
modifying insn i3   126 r2:SI=sfp:SI-0x80
deferring rescan insn with uid = 126.


do_undefinstr

Dataflow summary:
;;  invalidated by call 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;;  hardware regs used 	 13 [sp] 25 [sfp] 26 [afp]
;;  regular block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  eh block artificial uses 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 11 [fp] 12 [ip] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;;  exit block uses 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp]
;;  regs ever live 	 0[r0] 1[r1] 2[r2] 3[r3] 13[sp] 14[lr] 24[cc]
;;  ref usage 	r0={15d,10u} r1={8d,3u} r2={9d,4u} r3={8d,1u} r11={1d,17u} r12={5d} r13={1d,22u} r14={8d,1u} r15={4d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={16d,9u} r25={1d,22u,1d} r26={1d,16u} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r32={4d} r33={4d} r34={4d} r35={4d} r36={4d} r37={4d} r38={4d} r39={4d} r40={4d} r41={4d} r42={4d} r43={4d} r44={4d} r45={4d} r46={4d} r47={4d} r48={4d} r49={4d} r50={4d} r51={4d} r52={4d} r53={4d} r54={4d} r55={4d} r56={4d} r57={4d} r58={4d} r59={4d} r60={4d} r61={4d} r62={4d} r63={4d} r64={4d} r65={4d} r66={4d} r67={4d} r68={4d} r69={4d} r70={4d} r71={4d} r72={4d} r73={4d} r74={4d} r75={4d} r76={4d} r77={4d} r78={4d} r79={4d} r80={4d} r81={4d} r82={4d} r83={4d} r84={4d} r85={4d} r86={4d} r87={4d} r88={4d} r89={4d} r90={4d} r91={4d} r92={4d} r93={4d} r94={4d} r95={4d} r96={4d} r97={4d} r98={4d} r99={4d} r100={4d} r101={4d} r102={4d} r103={4d} r104={4d} r105={4d} r106={4d} r107={4d} r108={4d} r109={4d} r110={4d} r111={4d} r112={4d} r113={4d} r114={4d} r115={4d} r116={4d} r117={4d} r118={4d} r119={4d} r120={4d} r121={4d} r122={4d} r123={4d} r124={4d} r125={4d} r126={4d} r127={4d} r133={1d,1u} r135={2d,7u,1d} r136={1d,1u} r137={2d,2u} r139={1d,1u} r141={4d,4u,1d} r142={1d,1u} r143={1d,1u} r144={1d,1u} r146={1d,6u} r147={1d,6u} r148={1d,2u} r149={1d,2u} r150={1d,1u} r151={1d,1u} r153={1d,1u} r154={1d,1u} r157={1d,2u} r158={1d,1u} r159={1d,1u} r160={1d,1u} r161={1d,1u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r168={1d,1u} r169={1d,2u} r170={1d,1u} r172={1d,1u} r173={1d,1u} r174={1d,1u} 
;;    total ref usage 712{549d,160u,3e} in 74{70 regular + 4 call} insns.
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(11){ }u1(13){ }u2(25){ }u3(26){ }}
;; lr  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  use 	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 24 [cc] 142 146 147 148 149 150 151
;; live  in  	 0 [r0] 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	 24 [cc] 142 146 147 148 149 150 151
;; live  kill	

;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/traps.c:342 (set (reg/v/f:SI 147 [ regs ])
        (reg:SI 0 r0 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0 [ regs ])
        (nil)))

(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)

(insn 6 3 7 2 arch/arm/kernel/traps.c:343 (set (reg:SI 149 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(note 7 6 138 2 NOTE_INSN_DELETED)

(insn 138 7 139 2 arch/arm/kernel/traps.c:343 discrim 2 (parallel [
            (set (reg:CC_NOOV 24 cc)
                (compare:CC_NOOV (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                        (const_int 32 [0x20]))
                    (const_int 0 [0x0])))
            (set (reg:SI 148)
                (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
                    (const_int 32 [0x20])))
        ]) 69 {*andsi3_compare0} (nil))

(insn 139 138 19 2 arch/arm/kernel/traps.c:343 discrim 2 (set (reg/v:SI 142 [ correction ])
        (if_then_else:SI (ne (reg:CC_NOOV 24 cc)
                (const_int 0 [0x0]))
            (const_int 2 [0x2])
            (const_int 4 [0x4]))) 240 {*movsicc_insn} (expr_list:REG_DEAD (reg:CC 24 cc)
        (nil)))

(insn 19 139 20 2 arch/arm/kernel/traps.c:353 (set (reg:SI 150 [ <variable>.uregs+60 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 20 19 21 2 arch/arm/kernel/traps.c:353 (set (reg:SI 146 [ D.18571 ])
        (minus:SI (reg:SI 150 [ <variable>.uregs+60 ])
            (reg/v:SI 142 [ correction ]))) 28 {*arm_subsi3_insn} (expr_list:REG_DEAD (reg:SI 150 [ <variable>.uregs+60 ])
        (expr_list:REG_DEAD (reg/v:SI 142 [ correction ])
            (nil))))

(insn 21 20 24 2 arch/arm/kernel/traps.c:353 (set (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 60 [0x3c])) [0 <variable>.uregs+60 S4 A32])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 24 21 25 2 arch/arm/kernel/traps.c:357 (set (reg:SI 151)
        (and:SI (reg:SI 149 [ <variable>.uregs+64 ])
            (const_int 31 [0x1f]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 149 [ <variable>.uregs+64 ])
        (nil)))

(insn 25 24 26 2 arch/arm/kernel/traps.c:357 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 151)
            (const_int 19 [0x13]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 151)
        (nil)))

(jump_insn 26 25 27 2 arch/arm/kernel/traps.c:357 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 31)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 2 -> ( 3 4)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148


;; Succ edge  3 [28.0%]  (fallthru)
;; Succ edge  4 [72.0%] 

;; Start of basic block ( 2) -> 3
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u17(11){ }u18(13){ }u19(25){ }u20(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; live  gen 	 141
;; live  kill	

;; Pred edge  2 [28.0%]  (fallthru)
(note 27 26 28 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 28 27 141 3 arch/arm/kernel/traps.c:367 (set (reg/v:SI 141 [ instr ])
        (mem:SI (reg:SI 146 [ D.18571 ]) [0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(jump_insn 141 28 142 3 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 3 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147


;; Succ edge  8 [100.0%] 

(barrier 142 141 31)

;; Start of basic block ( 2) -> 4
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(11){ }u23(13){ }u24(25){ }u25(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 148
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147 148
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  2 [72.0%] 
(code_label 31 142 32 4 148 "" [1 uses])

(note 32 31 34 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 34 32 35 4 arch/arm/kernel/traps.c:368 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 148)
        (nil)))

(jump_insn 35 34 36 4 arch/arm/kernel/traps.c:368 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 4 -> ( 5 7)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147


;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 4) -> 5
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(11){ }u29(13){ }u30(25){ }u31(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 14 [lr] 24 [cc] 141 144 153
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; live  gen 	 0 [r0] 2 [r2] 24 [cc] 141 144 153
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

;; Pred edge  4 [50.0%]  (fallthru)
(note 36 35 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 38 36 39 5 arch/arm/kernel/traps.c:369 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 39 38 40 5 arch/arm/kernel/traps.c:369 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011968))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 3 r3)
                (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                    (nil))))))

(note 40 39 41 5 NOTE_INSN_DELETED)

(insn 41 40 42 5 arch/arm/kernel/traps.c:369 discrim 5 (set (reg/v:SI 141 [ instr ])
        (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v:SI 2 r2 [ __r2 ])
        (nil)))

(note 42 41 43 5 NOTE_INSN_DELETED)

(insn 43 42 44 5 arch/arm/kernel/traps.c:370 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 141 [ instr ])
            (const_int 59392 [0xe800]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 44 43 45 5 arch/arm/kernel/traps.c:370 (set (pc)
        (if_then_else (ltu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 59)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
            (nil))))
;; End of basic block 5 -> ( 6 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147


;; Succ edge  6 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 5) -> 6
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u40(11){ }u41(13){ }u42(25){ }u43(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146
;; lr  def 	 0 [r0] 2 [r2] 3 [r3] 14 [lr] 24 [cc] 133 141 143 154
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  gen 	 0 [r0] 2 [r2] 133 141 143 154
;; live  kill	 3 [r3] 14 [lr] 24 [cc]

;; Pred edge  5 [50.0%]  (fallthru)
(note 45 44 46 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 6 arch/arm/kernel/traps.c:372 (set (reg/v:SI 0 r0 [ __p ])
        (plus:SI (reg:SI 146 [ D.18571 ])
            (const_int 2 [0x2]))) 4 {*arm_addsi3} (nil))

(insn 47 46 48 6 arch/arm/kernel/traps.c:372 discrim 3 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_2") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011973))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
            (clobber (reg:QI 3 r3))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg:QI 3 r3)
                (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                    (nil))))))

(note 48 47 49 6 NOTE_INSN_DELETED)

(note 49 48 50 6 NOTE_INSN_DELETED)

(insn 50 49 51 6 arch/arm/kernel/traps.c:374 (set (reg:SI 154 [ __r2.298 ])
        (zero_extend:SI (reg:HI 2 r2 [ __r2 ]))) 144 {*arm_zero_extendhisi2_v6} (expr_list:REG_DEAD (reg/v:SI 2 r2 [ __r2 ])
        (nil)))

(insn 51 50 143 6 arch/arm/kernel/traps.c:374 (set (reg/v:SI 141 [ instr ])
        (ior:SI (ashift:SI (reg/v:SI 141 [ instr ])
                (const_int 16 [0x10]))
            (reg:SI 154 [ __r2.298 ]))) 270 {*arith_shiftsi} (expr_list:REG_DEAD (reg:SI 154 [ __r2.298 ])
        (nil)))

(jump_insn 143 51 144 6 (set (pc)
        (label_ref 59)) -1 (nil))
;; End of basic block 6 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147


;; Succ edge  8 [100.0%] 

(barrier 144 143 54)

;; Start of basic block ( 4) -> 7
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u51(11){ }u52(13){ }u53(25){ }u54(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146
;; lr  def 	 0 [r0] 2 [r2] 14 [lr] 24 [cc] 141
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; live  gen 	 0 [r0] 2 [r2] 141
;; live  kill	 14 [lr] 24 [cc]

;; Pred edge  4 [50.0%] 
(code_label 54 144 55 7 150 "" [1 uses])

(note 55 54 56 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 56 55 57 7 arch/arm/kernel/traps.c:377 (set (reg/v:SI 0 r0 [ __p ])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (nil))

(insn 57 56 58 7 arch/arm/kernel/traps.c:377 discrim 4 (parallel [
            (set (reg/v:SI 0 r0 [ __e ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=&r") 0 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (set (reg/v:SI 2 r2 [ __r2 ])
                (asm_operands/v:SI (".ifnc %0,r0 ; .err ; .endif
	.ifnc %1,r2 ; .err ; .endif
	bl	__get_user_4") ("=r") 1 [
                        (reg/v:SI 0 r0 [ __p ])
                    ]
                     [
                        (asm_input:SI ("0") 0)
                    ] 7011979))
            (clobber (reg:QI 24 cc))
            (clobber (reg:QI 14 lr))
        ]) -1 (expr_list:REG_UNUSED (reg:QI 24 cc)
        (expr_list:REG_UNUSED (reg:QI 14 lr)
            (expr_list:REG_UNUSED (reg/v:SI 0 r0 [ __e ])
                (nil)))))

(insn 58 57 59 7 arch/arm/kernel/traps.c:377 discrim 5 (set (reg/v:SI 141 [ instr ])
        (reg/v:SI 2 r2 [ __r2 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 2 r2 [ __r2 ])
        (nil)))
;; End of basic block 7 -> ( 8)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147


;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 5 3 7 6) -> 8
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u58(11){ }u59(13){ }u60(25){ }u61(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 135 136 137 157 174
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 141 146 147
;; live  gen 	 0 [r0] 135 136 137 157 174
;; live  kill	 14 [lr]

;; Pred edge  5 [50.0%] 
;; Pred edge  3 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
;; Pred edge  6 [100.0%] 
(code_label 59 58 60 8 149 "" [3 uses])

(note 60 59 63 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 63 60 64 8 arch/arm/kernel/traps.c:331 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(call_insn 64 63 65 8 arch/arm/kernel/traps.c:331 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_raw_spin_lock_irqsave") [flags 0x41] <function_decl 0x10b28b80 _raw_spin_lock_irqsave>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 255 {*call_value_symbol} (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 65 64 66 8 arch/arm/kernel/traps.c:331 (set (reg/v:SI 136 [ flags ])
        (reg:SI 0 r0)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(insn 66 65 67 8 arch/arm/kernel/traps.c:332 (set (reg/f:SI 157)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 167 {*arm_movsi_insn} (nil))

(insn 67 66 68 8 arch/arm/kernel/traps.c:332 (set (reg/v/f:SI 135 [ hook ])
        (mem/s/f/j/c:SI (reg/f:SI 157) [0 undef_hook.next+0 S4 A32])) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (mem/s/f/j/c:SI (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]) [0 undef_hook.next+0 S4 A32])
        (nil)))

(insn 68 67 93 8 arch/arm/kernel/traps.c:329 (set (reg/v/f:SI 137 [ fn ])
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 93 68 145 8 arch/arm/kernel/traps.c:332 discrim 1 (set (reg/f:SI 174)
        (reg/f:SI 157)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/f:SI 157)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])
            (nil))))

(jump_insn 145 93 146 8 (set (pc)
        (label_ref 90)) -1 (nil))
;; End of basic block 8 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  13 [100.0%] 

(barrier 146 145 92)

;; Start of basic block ( 13) -> 9
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u67(11){ }u68(13){ }u69(25){ }u70(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 141
;; lr  def 	 24 [cc] 158 159 160
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  gen 	 24 [cc] 158 159 160
;; live  kill	

;; Pred edge  13 [91.0%] 
(code_label 92 146 71 9 153 "" [1 uses])

(note 71 92 72 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 72 71 73 9 arch/arm/kernel/traps.c:333 (set (reg:SI 159 [ <variable>.instr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 8 [0x8])) [0 <variable>.instr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 73 72 74 9 arch/arm/kernel/traps.c:333 (set (reg:SI 158)
        (and:SI (reg/v:SI 141 [ instr ])
            (reg:SI 159 [ <variable>.instr_mask ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 159 [ <variable>.instr_mask ])
        (nil)))

(insn 74 73 75 9 arch/arm/kernel/traps.c:333 (set (reg:SI 160 [ <variable>.instr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 12 [0xc])) [0 <variable>.instr_val+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 75 74 76 9 arch/arm/kernel/traps.c:333 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (reg:SI 160 [ <variable>.instr_val ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 160 [ <variable>.instr_val ])
        (expr_list:REG_DEAD (reg:SI 158)
            (nil))))

(jump_insn 76 75 77 9 arch/arm/kernel/traps.c:333 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 9 -> ( 10 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  10 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 9) -> 10
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u78(11){ }u79(13){ }u80(25){ }u81(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 147
;; lr  def 	 24 [cc] 161 162 163 164
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  gen 	 24 [cc] 161 162 163 164
;; live  kill	

;; Pred edge  9 [28.0%]  (fallthru)
(note 77 76 78 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 10 arch/arm/kernel/traps.c:334 (set (reg:SI 162 [ <variable>.cpsr_mask ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 16 [0x10])) [0 <variable>.cpsr_mask+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 79 78 80 10 arch/arm/kernel/traps.c:334 (set (reg:SI 163 [ <variable>.uregs+64 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 147 [ regs ])
                (const_int 64 [0x40])) [0 <variable>.uregs+64 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 80 79 81 10 arch/arm/kernel/traps.c:334 (set (reg:SI 161)
        (and:SI (reg:SI 162 [ <variable>.cpsr_mask ])
            (reg:SI 163 [ <variable>.uregs+64 ]))) 67 {*arm_andsi3_insn} (expr_list:REG_DEAD (reg:SI 163 [ <variable>.uregs+64 ])
        (expr_list:REG_DEAD (reg:SI 162 [ <variable>.cpsr_mask ])
            (nil))))

(insn 81 80 82 10 arch/arm/kernel/traps.c:334 (set (reg:SI 164 [ <variable>.cpsr_val ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 20 [0x14])) [0 <variable>.cpsr_val+0 S4 A32])) 167 {*arm_movsi_insn} (nil))

(insn 82 81 83 10 arch/arm/kernel/traps.c:334 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 161)
            (reg:SI 164 [ <variable>.cpsr_val ]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 164 [ <variable>.cpsr_val ])
        (expr_list:REG_DEAD (reg:SI 161)
            (nil))))

(jump_insn 83 82 84 10 arch/arm/kernel/traps.c:334 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
            (nil))))
;; End of basic block 10 -> ( 11 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  11 [28.0%]  (fallthru)
;; Succ edge  12 [72.0%] 

;; Start of basic block ( 10) -> 11
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u90(11){ }u91(13){ }u92(25){ }u93(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 146 147 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 137
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 141 146 147 174
;; live  gen 	 137
;; live  kill	

;; Pred edge  10 [28.0%]  (fallthru)
(note 84 83 85 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 85 84 86 11 arch/arm/kernel/traps.c:335 (set (reg/v/f:SI 137 [ fn ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ hook ])
                (const_int 24 [0x18])) [0 <variable>.fn+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 11 -> ( 12)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 9 10 11) -> 12
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u95(11){ }u96(13){ }u97(25){ }u98(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135
;; lr  def 	 135
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  gen 	 135
;; live  kill	

;; Pred edge  9 [72.0%] 
;; Pred edge  10 [72.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 86 85 87 12 152 "" [2 uses])

(note 87 86 88 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 90 12 arch/arm/kernel/traps.c:332 (set (reg/v/f:SI 135 [ hook ])
        (mem/s/f/j:SI (reg/v/f:SI 135 [ hook ]) [0 <variable>.node.next+0 S4 A32])) 167 {*arm_movsi_insn} (nil))
;; End of basic block 12 -> ( 13)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  13 [100.0%]  (fallthru,dfs_back)

;; Start of basic block ( 12 8) -> 13
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u100(11){ }u101(13){ }u102(25){ }u103(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 174
;; lr  def 	 24 [cc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  gen 	 24 [cc]
;; live  kill	

;; Pred edge  12 [100.0%]  (fallthru,dfs_back)
;; Pred edge  8 [100.0%] 
(code_label 90 88 91 13 151 "" [1 uses])

(note 91 90 94 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 94 91 95 13 arch/arm/kernel/traps.c:332 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ hook ])
            (reg/f:SI 174))) 219 {*arm_cmpsi_insn} (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 135 [ hook ])
            (symbol_ref:SI ("*.LANCHOR1") [flags 0x182]))
        (nil)))

(jump_insn 95 94 96 13 arch/arm/kernel/traps.c:332 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 92)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 9100 [0x238c])
            (nil))))
;; End of basic block 13 -> ( 9 14)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 135 136 137 141 146 147 174


;; Succ edge  9 [91.0%] 
;; Succ edge  14 [9.0%]  (fallthru,loop_exit)

;; Start of basic block ( 13) -> 14
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u108(11){ }u109(13){ }u110(25){ }u111(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc]
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 136 137 141 146 147
;; live  gen 	 0 [r0] 1 [r1] 24 [cc]
;; live  kill	 14 [lr]

;; Pred edge  13 [9.0%]  (fallthru,loop_exit)
(note 96 95 99 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 99 96 100 14 include/linux/spinlock.h:340 (set (reg:SI 0 r0)
        (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
                (const_int 4 [0x4])))
        (nil)))

(insn 100 99 101 14 include/linux/spinlock.h:340 (set (reg:SI 1 r1)
        (reg/v:SI 136 [ flags ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 136 [ flags ])
        (nil)))

(call_insn 101 100 102 14 include/linux/spinlock.h:340 (parallel [
            (call (mem:SI (symbol_ref:SI ("_raw_spin_unlock_irqrestore") [flags 0x41] <function_decl 0x10b28f00 _raw_spin_unlock_irqrestore>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 102 101 103 14 arch/arm/kernel/traps.c:338 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 137 [ fn ])
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (nil))

(jump_insn 103 102 104 14 arch/arm/kernel/traps.c:338 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 111)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
            (nil))))
;; End of basic block 14 -> ( 15 16)
;; lr  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 146 147


;; Succ edge  15 [69.8%]  (fallthru)
;; Succ edge  16 [30.2%] 

;; Start of basic block ( 14) -> 15
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u118(11){ }u119(13){ }u120(25){ }u121(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 139
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 137 141 146 147
;; live  gen 	 0 [r0] 1 [r1] 24 [cc] 139
;; live  kill	 14 [lr]

;; Pred edge  14 [69.8%]  (fallthru)
(note 104 103 105 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 105 104 106 15 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 147 [ regs ])) 167 {*arm_movsi_insn} (nil))

(insn 106 105 107 15 arch/arm/kernel/traps.c:338 discrim 1 (set (reg:SI 1 r1)
        (reg/v:SI 141 [ instr ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v:SI 141 [ instr ])
        (nil)))

(call_insn 107 106 108 15 arch/arm/kernel/traps.c:338 discrim 1 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (reg/v/f:SI 137 [ fn ]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 249 {*call_value_reg_armv5} (expr_list:REG_DEAD (reg/v/f:SI 137 [ fn ])
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (nil)))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(note 108 107 109 15 NOTE_INSN_DELETED)

(insn 109 108 110 15 arch/arm/kernel/traps.c:380 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 0 r0)
            (const_int 0 [0x0]))) 219 {*arm_cmpsi_insn} (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))

(jump_insn 110 109 111 15 arch/arm/kernel/traps.c:380 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 134)
            (pc))) 229 {*arm_cond_branch} (expr_list:REG_DEAD (reg:CC 24 cc)
        (expr_list:REG_BR_PROB (const_int 8745 [0x2229])
            (nil))))
;; End of basic block 15 -> ( 17 16)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp] 146 147
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147


;; Succ edge  17 [87.5%] 
;; Succ edge  16 [12.6%]  (fallthru)

;; Start of basic block ( 15 14) -> 16
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u131(11){ }u132(13){ }u133(25){ }u134(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [f0] 17 [f1] 18 [f2] 19 [f3] 20 [f4] 21 [f5] 22 [f6] 23 [f7] 24 [cc] 27 [mv0] 28 [mv1] 29 [mv2] 30 [mv3] 31 [mv4] 32 [mv5] 33 [mv6] 34 [mv7] 35 [mv8] 36 [mv9] 37 [mv10] 38 [mv11] 39 [mv12] 40 [mv13] 41 [mv14] 42 [mv15] 43 [wcgr0] 44 [wcgr1] 45 [wcgr2] 46 [wcgr3] 47 [wr0] 48 [wr1] 49 [wr2] 50 [wr3] 51 [wr4] 52 [wr5] 53 [wr6] 54 [wr7] 55 [wr8] 56 [wr9] 57 [wr10] 58 [wr11] 59 [wr12] 60 [wr13] 61 [wr14] 62 [wr15] 63 [s0] 64 [s1] 65 [s2] 66 [s3] 67 [s4] 68 [s5] 69 [s6] 70 [s7] 71 [s8] 72 [s9] 73 [s10] 74 [s11] 75 [s12] 76 [s13] 77 [s14] 78 [s15] 79 [s16] 80 [s17] 81 [s18] 82 [s19] 83 [s20] 84 [s21] 85 [s22] 86 [s23] 87 [s24] 88 [s25] 89 [s26] 90 [s27] 91 [s28] 92 [s29] 93 [s30] 94 [s31] 95 [d16] 96 [?16] 97 [d17] 98 [?17] 99 [d18] 100 [?18] 101 [d19] 102 [?19] 103 [d20] 104 [?20] 105 [d21] 106 [?21] 107 [d22] 108 [?22] 109 [d23] 110 [?23] 111 [d24] 112 [?24] 113 [d25] 114 [?25] 115 [d26] 116 [?26] 117 [d27] 118 [?27] 119 [d28] 120 [?28] 121 [d29] 122 [?29] 123 [d30] 124 [?30] 125 [d31] 126 [?31] 127 [vfpcc] 168 169 170 172 173
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp] 146 147
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 168 169 170 172 173
;; live  kill	 14 [lr]

;; Pred edge  15 [12.6%]  (fallthru)
;; Pred edge  14 [30.2%] 
(code_label 111 110 112 16 154 "" [1 uses])

(note 112 111 113 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 113 112 114 16 arch/arm/kernel/traps.c:391 (set (reg:SI 168)
        (const_int 4 [0x4])) 167 {*arm_movsi_insn} (nil))

(insn 114 113 115 16 arch/arm/kernel/traps.c:391 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -128 [0xffffffffffffff80])) [0 info.si_signo+0 S4 A64])
        (reg:SI 168)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 168)
        (expr_list:REG_EQUAL (const_int 4 [0x4])
            (nil))))

(insn 115 114 116 16 arch/arm/kernel/traps.c:392 (set (reg:SI 169)
        (const_int 0 [0x0])) 167 {*arm_movsi_insn} (nil))

(insn 116 115 117 16 arch/arm/kernel/traps.c:392 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -124 [0xffffffffffffff84])) [0 info.si_errno+0 S4 A32])
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (const_int 0 [0x0])
        (nil)))

(insn 117 116 118 16 arch/arm/kernel/traps.c:393 (set (reg:SI 170)
        (const_int 196609 [0x30001])) 167 {*arm_movsi_insn} (nil))

(insn 118 117 119 16 arch/arm/kernel/traps.c:393 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -120 [0xffffffffffffff88])) [0 info.si_code+0 S4 A64])
        (reg:SI 170)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_EQUAL (const_int 196609 [0x30001])
            (nil))))

(insn 119 118 121 16 arch/arm/kernel/traps.c:394 (set (mem/s/f/j/c:SI (plus:SI (reg/f:SI 25 sfp)
                (const_int -116 [0xffffffffffffff8c])) [0 info._sifields._sigfault._addr+0 S4 A32])
        (reg:SI 146 [ D.18571 ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 146 [ D.18571 ])
        (nil)))

(note 121 119 122 16 NOTE_INSN_DELETED)

(insn 122 121 123 16 arch/arm/kernel/traps.c:396 (set (reg:SI 173)
        (const_int 6 [0x6])) 167 {*arm_movsi_insn} (nil))

(insn 123 122 124 16 arch/arm/kernel/traps.c:396 (set (mem:SI (reg/f:SI 13 sp) [0 S4 A32])
        (reg:SI 173)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 173)
        (expr_list:REG_EQUAL (const_int 6 [0x6])
            (nil))))

(insn 124 123 125 16 arch/arm/kernel/traps.c:396 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)) 167 {*arm_movsi_insn} (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC34") [flags 0x82] <string_cst 0x1127c100>)
        (nil)))

(insn 125 124 126 16 arch/arm/kernel/traps.c:396 (set (reg:SI 1 r1)
        (reg/v/f:SI 147 [ regs ])) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg/v/f:SI 147 [ regs ])
        (nil)))

(insn 126 125 127 16 arch/arm/kernel/traps.c:396 (set (reg:SI 2 r2)
        (plus:SI (reg/f:SI 25 sfp)
            (const_int -128 [0xffffffffffffff80]))) 4 {*arm_addsi3} (nil))

(insn 127 126 128 16 arch/arm/kernel/traps.c:396 (set (reg:SI 3 r3)
        (reg:SI 169)) 167 {*arm_movsi_insn} (expr_list:REG_DEAD (reg:SI 169)
        (expr_list:REG_EQUAL (const_int 0 [0x0])
            (nil))))

(call_insn 128 127 134 16 arch/arm/kernel/traps.c:396 (parallel [
            (call (mem:SI (symbol_ref:SI ("arm_notify_die") [flags 0x3] <function_decl 0x512e8d00 arm_notify_die>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) 254 {*call_symbol} (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_EH_REGION (const_int 0 [0x0])
                        (nil))))))
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))
;; End of basic block 16 -> ( 17)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  17 [100.0%]  (fallthru)

;; Start of basic block ( 16 15) -> 17
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u155(11){ }u156(13){ }u157(25){ }u158(26){ }}
;; lr  in  	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; lr  use 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; lr  def 	
;; live  in  	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]
;; live  gen 	
;; live  kill	

;; Pred edge  16 [100.0%]  (fallthru)
;; Pred edge  15 [87.5%] 
(code_label 134 128 137 17 156 "" [1 uses])

(note 137 134 0 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 17 -> ( 1)
;; lr  out 	 11 [fp] 13 [sp] 14 [lr] 25 [sfp] 26 [afp]
;; live  out 	 11 [fp] 13 [sp] 25 [sfp] 26 [afp]


;; Succ edge  EXIT [100.0%]  (fallthru)

starting the processing of deferred insns
deleting insn with uid = 7.
deleting insn with uid = 40.
deleting insn with uid = 42.
deleting insn with uid = 48.
deleting insn with uid = 49.
deleting insn with uid = 108.
deleting insn with uid = 121.
rescanning insn with uid = 41.
deleting insn with uid = 41.
rescanning insn with uid = 43.
deleting insn with uid = 43.
rescanning insn with uid = 44.
deleting insn with uid = 44.
rescanning insn with uid = 50.
deleting insn with uid = 50.
rescanning insn with uid = 51.
deleting insn with uid = 51.
rescanning insn with uid = 109.
deleting insn with uid = 109.
rescanning insn with uid = 126.
deleting insn with uid = 126.
rescanning insn with uid = 138.
deleting insn with uid = 138.
verify found no changes in insn with uid = 139.
ending the processing of deferred insns

;; Combiner totals: 953 attempts, 446 substitutions (122 requiring new space),
;; 93 successes.
